

# **5th Generation Intel<sup>®</sup> Core<sup>™</sup> Processor Family, Intel<sup>®</sup> Core<sup>™</sup> M-Processor Family, Mobile Intel<sup>®</sup> Pentium<sup>®</sup> Processor Family, and Mobile Intel<sup>®</sup> Celeron<sup>®</sup> Processor Family**

**Specification Update**

---

*December 2020*

*Revision 033*

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at [intel.com](http://intel.com).

Intel technologies may require enabled hardware, specific software, or services activation. Check with your system manufacturer or retailer.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or visit [www.intel.com/design/literature.htm](http://www.intel.com/design/literature.htm).

Intel, Intel Core, Pentium, Celeron and the Intel logo, are trademarks of Intel Corporation in the U.S. and/or other countries. \*Other names and brands may be claimed as the property of others.

© 2015 – 2020 Intel Corporation. All rights reserved.

# Table of Contents

---

<b>Table of Contents</b> .....	3
<b>Revision History</b> .....	4
<b>Preface</b> .....	7
<b>Summary Tables of Changes</b> .....	9
<b>Identification Information</b> .....	15
<b>Errata</b> .....	19
<b>Specification Changes</b> .....	53
<b>Specification Clarifications</b> .....	54
<b>Documentation Changes</b> .....	55



# Revision History

Revision	Description	Date
001	<ul style="list-style-type: none"> <li>Initial Release.</li> </ul>	September 2014
002	<ul style="list-style-type: none"> <li>Added F-0 Stepping</li> <li>Errata               <ul style="list-style-type: none"> <li>Added errata BDM58-66</li> </ul> </li> <li>Component Marking Information               <ul style="list-style-type: none"> <li>Updated Table 2</li> <li>Updated Table 3</li> </ul> </li> </ul>	November 2014
003	<ul style="list-style-type: none"> <li>Errata               <ul style="list-style-type: none"> <li>Added errata BDM67-75</li> </ul> </li> </ul>	December 2014
004	<ul style="list-style-type: none"> <li>Added U-Processor               <ul style="list-style-type: none"> <li>5th Generation Intel® Core™ processor family</li> <li>Mobile Intel® Pentium® processor family</li> <li>Mobile Intel® Celeron® processor family</li> </ul> </li> <li>Errata               <ul style="list-style-type: none"> <li>Added errata BDM76-81</li> </ul> </li> <li>Identification Information               <ul style="list-style-type: none"> <li>Updated Table 2, Processor Identification by Register Contents</li> <li>Added Figure 1, 5th Generation Intel® Core™ Processor Family, Mobile Intel® Pentium® Processor Family, and Mobile Intel® Celeron® Processor Family Multi-Chip Package BGA Top-Side Markings</li> <li>Added Table 3, 5th Generation Intel® Core™ Processor Family, Mobile Intel® Pentium® Processor Family, and Mobile Intel® Celeron® Processor Family</li> </ul> </li> </ul>	January 2015
005	<ul style="list-style-type: none"> <li>Errata               <ul style="list-style-type: none"> <li>Added errata BDM82-86</li> <li>Removed Errata Summary Table Note 1. This note affects BDM53 and BDM64</li> <li>Updated Errata Summary Table Note 2 (Note 1 in this document revision).</li> <li>Modified BDM64</li> </ul> </li> <li>Identification Information               <ul style="list-style-type: none"> <li>Added Note 1 to Table 4</li> </ul> </li> </ul>	February 2015
006	<ul style="list-style-type: none"> <li>Errata               <ul style="list-style-type: none"> <li>Added errata BDM87-89</li> <li>Modified BDM70-71</li> </ul> </li> </ul>	March 2015
007	<ul style="list-style-type: none"> <li>Identification Information               <ul style="list-style-type: none"> <li>Updated Table 3</li> </ul> </li> </ul>	March 2015
008	<ul style="list-style-type: none"> <li>Errata               <ul style="list-style-type: none"> <li>Added errata BDM90-91</li> </ul> </li> </ul>	April 2015
009	<ul style="list-style-type: none"> <li>Errata               <ul style="list-style-type: none"> <li>Added BDM93-94</li> </ul> </li> </ul>	May 2015
010	<ul style="list-style-type: none"> <li>Identification Information               <ul style="list-style-type: none"> <li>Updated Table 3</li> </ul> </li> </ul>	June 2015

<b>Revision</b>	<b>Description</b>	<b>Date</b>
011	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Added BDM95-96</li> </ul> </li> </ul>	June 2015
012	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Added BDM97</li> </ul> </li> </ul>	July 2015
013	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Added BDM98-103</li> </ul> </li> </ul>	August 2015
014	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Added BDM104</li> </ul> </li> </ul>	September 2015
015	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Added BDM105-108</li> </ul> </li> </ul>	October 2015
016	<ul style="list-style-type: none"> <li>• Skipped</li> </ul>	N/A
017	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Added BDM109-111</li> <li>— Modified BDM69, BDM94</li> </ul> </li> </ul>	February 2016
018	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Added BDM112-114</li> </ul> </li> </ul>	March 2016
019	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Modified BDM29, BDM104</li> <li>— Added BDM115-116</li> </ul> </li> </ul>	April 2016
020	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Added BDM117-118</li> </ul> </li> </ul>	May 2016
021	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Added BDM119</li> </ul> </li> </ul>	June 2016
022	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Added BDM120</li> </ul> </li> </ul>	July 2016
023	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Added BDM121</li> </ul> </li> </ul>	August 2016
024	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Added BDM122-123</li> </ul> </li> </ul>	September 2016
025	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Modified BDM115</li> </ul> </li> </ul>	October 2016
026	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Modified BDM120</li> <li>— Added BDM124-125</li> </ul> </li> </ul>	November 2016
027	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Removed BDM13, BDM78</li> <li>— Added BDM126-127</li> </ul> </li> </ul>	January 2017
028	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Added BDM128 and BDM129</li> </ul> </li> </ul>	May 2017
029	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Removed BDM129</li> </ul> </li> </ul>	July 2017
030	<ul style="list-style-type: none"> <li>• Errata <ul style="list-style-type: none"> <li>— Added BDM136 and BDM137</li> </ul> </li> </ul>	January 2020

Revision	Description	Date
031	<ul style="list-style-type: none"> <li>• Errata               <ul style="list-style-type: none"> <li>– Updated BDM135</li> <li>– Added BDM138</li> </ul> </li> </ul>	May 2020
032	<ul style="list-style-type: none"> <li>• Errata               <ul style="list-style-type: none"> <li>– Added BDM139</li> </ul> </li> </ul>	November 2020
033	<ul style="list-style-type: none"> <li>• Errata               <ul style="list-style-type: none"> <li>– Removed BDM139</li> </ul> </li> </ul>	December 2020

# Preface

This document is an update to the specifications contained in the [Affected Documents](#) table below. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Information types defined in [Nomenclature](#) are consolidated into the specification update and are no longer published in other documents.

This document may also contain information that was not previously published.

## Affected Documents

Document Title	Document Number
<i>5th Generation Intel® Core™ Processor Family, Intel® Core™ M Processor Family, Mobile Intel® Pentium® Processor Family, and Mobile Intel® Celeron® Processor Family Datasheet, Volume 1 of 2</i>	330834
<i>5th Generation Intel® Core™ Processor Family, Intel® Core™ M Processor Family, Mobile Intel® Pentium® Processor Family, Mobile Intel® Celeron® Processor Family Datasheet, Volume 2 of 2</i>	330835

## Related Documents

Document Title	Document Number/ Location
<i>AP-485, Intel® Processor Identification and the CPUID Instruction</i>	<a href="http://www.intel.com/design/processor/aplnots/241618.htm">http://www.intel.com/design/processor/aplnots/241618.htm</a>
<i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture</i> <i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M</i> <i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z</i> <i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide</i> <i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide</i> <i>Intel® 64 and IA-32 Intel Architecture Optimization Reference Manual</i>	<a href="https://software.intel.com/en-us/articles/intel-sdm">https://software.intel.com/en-us/articles/intel-sdm</a>
<i>Intel® 64 and IA-32 Architectures Software Developer's Manual Documentation Changes</i>	<a href="http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html">http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html</a>
<i>ACPI Specifications</i>	<a href="http://www.acpi.info">www.acpi.info</a>

## Nomenclature

**Errata** are design defects or errors. These may cause the processor behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

**S-Spec Number** is a five-digit code used to identify products. Products are differentiated by their unique characteristics such as, core speed, L2 cache size, package type, etc. as described in the processor identification information table. Read all notes associated with each S-Spec number.

**Specification Changes** are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

**Specification Clarifications** describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

**Documentation Changes** include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

**Note:** Errata remain in the specification update throughout the product's lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, and so on).



# Summary Tables of Changes

---

The following tables indicate the errata, specification changes, specification clarifications, or documentation changes which apply to the processor. Intel may fix some of the errata in a future stepping of the component, and account for the other outstanding issues through documentation or specification changes as noted. These tables use the following notations.

## Codes Used in Summary Tables

### Stepping

X: Errata exist in the stepping indicated. Specification Change or Clarification that applies to this stepping.

(No mark)

or (Blank box): This erratum is fixed in listed stepping or specification change does not apply to listed stepping.

### Page

(Page): Page location of item in this document.

### Status


Doc: Document change or update will be implemented.

Plan Fix: This erratum may be fixed in a future stepping of the product.

Fixed: This erratum has been previously fixed.

No Fix: There are no plans to fix this erratum.

### Row

 Change bar to left of a table row indicates this erratum is either new or modified from the previous version of the document.

## Errata (Sheet 1 of 4)

Number	Steppings		Status	ERRATA
	E-0	F-0		
BDM1	X	X	No Fix	LBR, BTS, BTM May Report a Wrong Address when an Exception/Interrupt Occurs in 64-bit Mode
BDM2	X	X	No Fix	EFLAGS Discrepancy on Page Faults and on EPT-Induced VM Exits after a Translation Change
BDM3	X	X	No Fix	MCI_Status Overflow Bit May Be Incorrectly Set on a Single Instance of a DTLB Error
BDM4	X	X	No Fix	LER MSRs May Be Unreliable
BDM5	X	X	No Fix	MONITOR or CLFLUSH on the Local XAPIC's Address Space Results in Hang
BDM6	X	X	No Fix	An Uncorrectable Error Logged in IA32_CR_MC2_STATUS May also Result in a System Hang
BDM7	X	X	No Fix	#GP on Segment Selector Descriptor that Straddles Canonical Boundary May Not Provide Correct Exception Error Code
BDM8	X	X	No Fix	FREEZE_WHILE_SMM Does Not Prevent Event From Pending PEBS During SMM
BDM9	X	X	No Fix	APIC Error "Received Illegal Vector" May be Lost
BDM10	X	X	No Fix	Changing the Memory Type for an In-Use Page Translation May Lead to Memory-Ordering Violations
BDM11	X	X	No Fix	Performance Monitor Precise Instruction Retired Event May Present Wrong Indications
BDM12	X	X	No Fix	CR0.CD Is Ignored in VMX Operation
BDM13	X	X	No Fix	N/A. Erratum has been Removed
BDM14	X	X	No Fix	Execution of VAESIMC or VAESKEYGENASSIST With An Illegal Value for VEX.vvvv May Produce a #NM Exception
BDM15	X	X	No Fix	Processor May Fail to Acknowledge a TLP Request
BDM16	X	X	No Fix	Interrupt From Local APIC Timer May Not Be Detectable While Being Delivered
BDM17	X	X	No Fix	PCIe* Root-port Initiated Compliance State Transmitter Equalization Settings May be Incorrect
BDM18	X	X	No Fix	PCIe* Controller May Incorrectly Log Errors on Transition to RxL0s
BDM19	X	X	No Fix	Unused PCIe* Lanes May Report Correctable Errors
BDM20	X	X	No Fix	PCIe Root Port May Not Initiate Link Speed Change
BDM21	X	X	No Fix	Pending x87 FPU Exceptions (#MF) May be Signaled Earlier Than Expected
BDM22	X	X	No Fix	DR6.B0-B3 May Not Report All Breakpoints Matched When a MOV/POP SS is Followed by a Store or an MMX Instruction
BDM23	X	X	No Fix	VEX.L is Not Ignored with VCVT*2SI Instructions
BDM24	X	X	No Fix	PCIe* Atomic Transactions From Two or More PCIe Controllers May Cause Starvation
BDM25	X	X	No Fix	The Corrected Error Count Overflow Bit in IA32_MC0_STATUS is Not Updated When The UC Bit is Set
BDM26	X	X	No Fix	PCIe* Controller May Initiate Speed Change While in DL_Init State Causing Certain PCIe Devices to Fail to Train
BDM27	X	X	No Fix	Spurious VT-d Interrupts May Occur When the PFO Bit is Set
BDM28	X	X	No Fix	Processor May Livelock During On Demand Clock Modulation
BDM29	X	X	No Fix	Internal Parity Errors May Incorrectly Report Overflow in The IA32_MC2_STATUS MSR
BDM30	X	X	No Fix	Performance Monitor Events OTHER_ASSISTS.AVX_TO_SSE And OTHER_ASSISTS.SSE_TO_AVX May Over Count
BDM31	X	X	No Fix	Performance Monitor Event DSB2MITE_SWITCHES.COUNT May Over Count
BDM32	X	X	No Fix	Timed MWAIT May Use Deadline of a Previous Execution
BDM33	X	X	No Fix	IA32_VMX_VMCS_ENUM MSR (48AH) Does Not Properly Report The Highest Index Value Used For VMCS Encoding
BDM34	X	X	No Fix	Incorrect FROM_IP Value For an RTM Abort in BTM or BTS May be Observed
BDM35	X	X	No Fix	Locked Load Performance Monitoring Events May Under Count

## Errata (Sheet 2 of 4)

Number	Steppings		Status	ERRATA
	E-0	F-0		
BDM36	X	X	No Fix	Transactional Abort May Produce an Incorrect Branch Record
BDM37	X	X	No Fix	SMRAM State-Save Area Above the 4GB Boundary May Cause Unpredictable System Behavior
BDM38	X	X	No Fix	PMI May be Signaled More Than Once For Performance Monitor Counter Overflow
BDM39	X	X	No Fix	Execution of FXSAVE or FXRSTOR With the VEX Prefix May Produce a #NM Exception
BDM40	X	X	No Fix	Intel® Turbo Boost Technology May be Incorrectly Reported as Supported on 5th Generation Intel® Core™ i3 U-series, and select Mobile Intel® Pentium® processors and Mobile Intel® Celeron® processors
BDM41	X	X	No Fix	The SAMPLE/PRELOAD JTAG Command Does Not Sample The Display Transmit Signals
BDM42	X	X	No Fix	VM Exit May Set IA32_EFER.NXE When IA32_MISC_ENABLE Bit 34 is Set to 1
BDM43	X	X	No Fix	CHAP Counter Values May be Cleared After Package C7 or Deeper C-State
BDM44	X	X	No Fix	Opcode Bytes F3 0F BC May Execute As TZCNT Even When TZCNT Not Enumerated by CPUID
BDM45	X	X	No Fix	Back to Back Updates of The VT-d Root Table Pointer May Lead to an Unexpected DMA Remapping Fault
BDM46	X	X	No Fix	A MOV to CR3 When EPT is Enabled May Lead to an Unexpected Page Fault or an Incorrect Page Translation
BDM47	X	X	No Fix	Peer IO Device Writes to The GMADR May Lead to a System Hang
BDM48	X	X	No Fix	Spurious Corrected Errors May be Reported
BDM49	X	X	No Fix	Intel® PT Packet Generation May Stop Sooner Than Expected
BDM50	X	X	No Fix	PEBS Eventing IP Field May be Incorrect After Not-Taken Branch
BDM51	X	X	No Fix	Reading The Memory Destination of an Instruction That Begins an HLE Transaction May Return The Original Value
BDM52	X	X	No Fix	Package C7 Entry May Cause Display Artifact
BDM53	X		Fixed	Intel® TSX Instructions Not Available
BDM54	X	X	No Fix	Spurious Corrected Errors May be Reported
BDM55	X	X	No Fix	Performance Monitoring Event INSTR_RETIRED.ALL May Generate Redundant PEBS Records For an Overflow
BDM56	X	X	No Fix	Concurrent Core And Graphics Operation at Turbo Ratios May Lead to System Hang
BDM57	X	X	No Fix	The System May Hang on First Package C6 or deeper C-State
BDM58	X	X	No Fix	SVM Doorbells Are Not Correctly Preserved Across Package C-States
BDM59	X	X	No Fix	Using The FIVR Spread Spectrum Control Mailbox May Not Produce The Requested Range
BDM60	X	X	No Fix	Intel® Processor Trace (Intel® PT) MODE.Exec, PIP, and CBR Packets Are Not Generated as Expected
BDM61	X	X	No Fix	Performance Monitor Instructions Retired Event May Not Count Consistently
BDM62	X	X	No Fix	General-Purpose Performance Counters May be Inaccurate with Any Thread
BDM63	X		Fixed	Glitches on Internal Voltage Planes During Package C9/C10 Exit May Cause a System Hang
BDM64		X	No Fix	An Incorrect LBR or Intel® Processor Trace Packet May Be Recorded Following a Transactional Abort
BDM65	X	X	No Fix	Executing an RSM Instruction With Intel® Processor Trace Enabled Will Signal a #GP
BDM66	X		Fixed	Intel® Processor Trace PIP May be Unexpectedly Generated
BDM67	X		Fixed	A #VE May Not Invalidate Cached Translation Information
BDM68	X		Fixed	Frequent Entries Into Package C8, C9, or C10 May Cause a Hang
BDM69	X		Fixed	Some Performance Monitor Events May Overcount During TLB Misses
BDM70	X	X	No Fix	Intel® Processor Trace PSB+ Packets May Contain Unexpected Packets
BDM71	X	X	No Fix	Writing Non-Zero Value to IA32_RTIT_CR3_MATCH [63:48] Will Cause #GP

## Errata (Sheet 3 of 4)

Number	Steppings		Status	ERRATA
	E-0	F-0		
BDM72	X		Fixed	Core C6 May Cause Interrupts to be Serviced Out of Order
BDM73	X		Fixed	The Display May Not Resume Correctly After Package C8-C10 Exit
BDM74	X		Fixed	LPDDR3 Memory Training May Cause Platform Boot Failure
BDM75		X	No Fix	Aggressive Ramp Down of Voltage May Result in Unpredictable Behavior
BDM76		X	No Fix	Performance Monitor Event For Outstanding Offcore Requests And Snoop Requests May be Incorrect
BDM77		X	No Fix	DR6 Register May Contain an Incorrect Value When a MOV to SS or POP SS Instruction is Followed by an XBEGIN Instruction
BDM78		X	No Fix	N/A. Erratum has been Removed
BDM79		X	No Fix	The Corrected Error Count Overflow Bit in IA32_MC0_STATUS is Not Updated After a UC Error is Logged
BDM80	X	X	No Fix	Processor May Incorrectly Enter Into Package-C States C8, C9, or C10
BDM81 <sup>1</sup>	X	X	No Fix	Certain LLC Frequency Changes May Result in Unpredictable System Behavior
BDM82	X	X	No Fix	Operand-Size Override Prefix Causes 64-bit Operand Form of MOVBE Instruction to Cause a #UD
BDM83	X	X	No Fix	Processor Operation at Turbo Frequencies Above 3.2 GHz May Cause The Processor to Hang
BDM84	X	X	No Fix	DDR-1600 With a Reference Clock of 100 MHz May Cause S3 Entry Failure
BDM85	X	X	No Fix	POPCNT Instruction May Take Longer to Execute Than Expected
BDM86	X	X	No Fix	System May Hang or Video May be Distorted After Graphics RC6 Exit
BDM87	X	X	No Fix	Certain eDP* Displays May Not Function as Expected
BDM88	X	X	No Fix	Instruction Fetch Power Saving Feature May Cause Unexpected Instruction Execution
BDM89	X	X	No Fix	C8 or Deeper Sleep State Exit May Result in an Incorrect HDCP Key
BDM90	X	X	No Fix	IA Core Ratio Change Coincident With Outstanding Read to the DE May Cause a System Hang
BDM91 <sup>2</sup>		X	No Fix	DDR1600 Clocking Marginality May Lead to Unpredictable System Behavior
BDM92 <sup>3</sup>	X	X	No Fix	Package C9/C10 Exit May Cause a System Hang
BDM93	X	X	No Fix	PL3 Power Limit Control Mechanism May Not Release Frequency Restrictions
BDM94	X	X	No Fix	Frequency Difference Between IA Core(s) and Ring Domains May Cause Unpredictable System Behavior
BDM95	X	X	No Fix	I/O Subsystem Clock Gating May Cause a System Hang
BDM96	X	X	No Fix	Intel® Trusted Execution Technology Uses Incorrect TPM 2.0 NV Space Index Handles
BDM97	X	X	No Fix	Transitions Through Package C7 or Deeper May Result in a System Hang
BDM98	X	X	No Fix	PAGE_WALKER_LOADS Performance Monitoring Event May Count Incorrectly
BDM99	X	X	No Fix	The System May Hang When Exiting From Deep Package C-States
BDM100	X	X	No Fix	Certain Local Memory Read/Load Retired PerfMon Events May Undercount
BDM101 <sup>3</sup>	X	X	No Fix	The System May Hang When Executing a Complex Sequence of Locked Instructions
BDM102	X	X	No Fix	Certain Settings of VM-Execution Controls May Result in Incorrect Linear-Address Translations
BDM103	X	X	No Fix	An IRET Instruction That Results in a Task Switch Does Not Serialize The Processor
BDM104	X	X	No Fix	Attempting Concurrent Enabling of Intel® PT With LBR, BTS, or BTM Results in a #GP
BDM105 <sup>2</sup>	X	X	No Fix	Processor May Hang When Package C-states Are Enabled
BDM106	X	X	No Fix	Setting TraceEn While Clearing BranchEn in IA32_RTIT_CTL Causes a #GP
BDM107	X	X	No Fix	Processor Graphics IOMMU Unit May Not Mask DMA Remapping Faults
BDM108	X	X	No Fix	Graphics Vtd Hardware May Cache Invalid Entries
BDM109	X	X	No Fix	PECI Frequency Limited to 1 MHz

## Errata (Sheet 4 of 4)

Number	Steppings		Status	ERRATA
	E-0	F-0		
BDM110	X	X	No Fix	Reads or Writes to LBRs with Intel® PT Enabled Will Result in a #GP
BDM111	X	X	No Fix	Graphics Configuration May Not be Correctly Restored After a Package C7 Exit
BDM112	X	X	No Fix	MTF VM Exit on XBEGIN Instruction May Save State Incorrectly
BDM113	X	X	No Fix	Back-to-Back Page Walks Due to Instruction Fetches May Cause a System Hang
BDM114	X	X	No Fix	PEBS Record May Be Generated After Being Disabled
BDM115	X	X	No Fix	Some OFFCORE_RESPONSE Performance Monitoring Events Related to RFO Request Types May Count Incorrectly
BDM116	X	X	No Fix	MOVNTDQA From WC Memory May Pass Earlier Locked Instructions
BDM117	X	X	No Fix	Data Breakpoint Coincident With a Machine Check Exception May be Lost
BDM118	X	X	No Fix	Internal Parity Errors May Incorrectly Report Overflow in the IA32_MC0_STATUS MSR
BDM119	X	X	No Fix	An Intel® Hyper-Threading Technology Enabled Processor May Exhibit Internal Parity Errors or Unpredictable System Behavior
BDM120	X	X	No Fix	Performance Monitoring Counters May Undercount When Using CPL Filtering
BDM121	X	X	No Fix	PEBS EventingIP Field May Be Incorrect Under Certain Conditions
BDM122	X	X	No Fix	RF May be Incorrectly Set in The EFLAGS That is Saved on a Fault in PEBS or BTS
BDM123	X	X	No Fix	Some Memory Performance Monitoring Events May Produce Incorrect Results When Filtering on Either OS or USR Modes
BDM124	X	X	No Fix	Some DRAM And L3 Cache Performance Monitoring Events May Undercount
BDM125	X	X	No Fix	An x87 Store Instruction Which Pends #PE While EPT is Enabled May Lead to an Unexpected Machine Check and/or Incorrect x87 State Information
BDM126	X	X	No Fix	General-Purpose Performance Monitoring Counters 4-7 Do Not Count With USR Mode Only Filtering
BDM127	X	X	No Fix	Writing MSR_LASTBRANCH_x_FROM_IP May #GP When Intel® TSX is Not Supported
BDM128	X	X	No Fix	APIC Timer Interrupt May Not be Generated at The Correct Time In TSC-Deadline Mode
BDM129	X	X	No Fix	N/A. Erratum has been Removed
BDM130	X	X	No Fix	Precise Performance Monitoring May Generate Redundant PEBS Records
BDM131	X	X	No Fix	Reads From MSR_LER_TO_LIP May Not Return a Canonical Address
BDM132	X	X	No Fix	In eMCA2 Mode, When The Retirement Watchdog Timeout Occurs CATERR# May be Asserted
BDM133	X	X	No Fix	VCVTPS2PH To Memory May Update MXCSR in The Case of a Fault on The Store
BDM134	X	X	No Fix	Using Intel® TSX Instructions May Lead to Unpredictable System Behavior
BDM135	X	X	No Fix	A Pending Fixed Interrupt May Be Dispatched Before an Interrupt of The Same Priority Completes
BDM136	X	X	No Fix	System May Hang Under Complex Conditions
BDM137	X	X	No Fix	Instruction Fetch May Cause Machine Check if Page Size Was Changed Without Invalidation
BDM138	X	X	No Fix	PMU MSR_UNC_PERF_FIXED_CTR is Cleared After Pkg C7 or Deeper
BDM139	X	X	No Fix	N/A. Erratum has been Removed

### Notes:

1. Affects 5th Generation Intel® Core™ processor family and Intel® Core™ M processor family.
2. Affects Intel® Core™ M processor family.
3. Affects 5th Generation Intel® Core™ processor family, Mobile Intel® Pentium® processor family, and Mobile Intel® Celeron® processor family.

## Specification Changes

Number	SPECIFICATION CHANGES
	None for this revision of this specification update.

## Specification Clarifications

Number	SPECIFICATION CLARIFICATIONS
	None for this revision of this specification update.

## Documentation Changes

Number	DOCUMENTATION CHANGES
	None for this revision of this specification update.

# Identification Information

## Component Identification Using Programming Interface

The processor stepping can be identified by the following register contents.

**Table 1. Component Identification**

Reserved	Extended Family	Extended Model	Reserved	Processor Type	Family Code	Model Number	Stepping ID
31:28	27:20	19:16	15:14	13:12	11:8	7:4	3:0
	00000000b	0011b		00b	0110b	1101b	xxxxb

**Notes:**

1. The Extended Family, Bits [27:20] are used in conjunction with the Family Code, specified in Bits[11:8], to indicate whether the processor belongs to the Intel386™, Intel486™, Pentium®, Pentium 4, or Intel® Core™ processor family.
2. The Extended Model, Bits [19:16] in conjunction with the Model Number, specified in Bits [7:4], are used to identify the model of the processor within the processor's family.
3. The Family Code corresponds to Bits [11:8] of the EDX register after RESET, Bits [11:8] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the generation field of the Device ID register accessible through Boundary Scan.
4. The Model Number corresponds to Bits [7:4] of the EDX register after RESET, Bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the model field of the Device ID register accessible through Boundary Scan.
5. The Stepping ID in Bits [3:0] indicates the revision number of that model. See the processor Identification table for the processor stepping ID number in the CPUID information.

When EAX is initialized to a value of '1', the CPUID instruction returns the Extended Family, Extended Model, Processor Type, Family Code, Model Number, and Stepping ID value in the EAX register.

Note that the EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register.

Cache and TLB descriptor parameters are provided in the EAX, EBX, ECX and EDX registers after the CPUID instruction is executed with a 2 in the EAX register.

The processor can be identified by the following register contents.


**Table 2. Processor Identification by Register Contents**

Processor Line	Stepping	Vendor ID	Host Device ID	Processor Graphics Device ID	Revision ID	Compatibility Revision ID
5th Generation Intel® Core™ Processor	E-0	8086h	1604h	GT1 = 1606h GT2 = 1616h	8	8
5th Generation Intel® Core™ Processor	F-0	8086h	1604h	GT1 = 1606h GT2 = 1616h	9	9
Intel® Core™ M Processor	E-0	8086h	1604h	GT2 = 161Eh	8	8
Intel® Core™ M Processor	F-0	8086h	1604h	GT2 = 161Eh	9	9

## Component Marking Information

The processor stepping can be identified by the following component markings.

**Figure 1. 5th Generation Intel® Core™ Processor Family, Mobile Intel® Pentium® Processor Family, and Mobile Intel® Celeron® Processor Family Multi-Chip Package BGA Top-Side Markings**



Pin Count: 1168 Package Size: 40 mm x 24 mm

### Production (SSPEC):Max. Characters/Line:

GRP2LINE1:{eX}2  
 GRP1LINE1:i{M}{C}YYFPOxxxxxSSPEC22  
 GRP1LINE1:xxxxxxxxxxxxxxxx15

**Table 3. 5th Generation Intel® Core™ Processor Family, Mobile Intel® Pentium® Processor Family, and Mobile Intel® Celeron® Processor Family (Sheet 1 of 2)**


S-Spec. Number	Processor Number	Stepping	Cache Size (MB)	Functional Core	Integrated Graphics Cores	Max. Turbo Frequency Rate (GHz)	Memory (MHz)	Core Frequency (GHz)	Thermal Design Power (W)
R26E	I7-5557U	F-0	4	2	3	3.4	1866	3.1	28
R26H	I5-5287U	F-0	3	2	3	3.3	1866	2.9	28
R26K	I5-5257U	F-0	3	2	3	3.1	1866	2.7	28
R26M	I3-5157U	F-0	3	2	3	2.5	1866	2.5	28
R27G	I3-5005U	F-0	3	2	2	2.0	1600	2	15
R23V	I7-5600U	F-0	4	2	2	3.2	1600	2.6	15
R23W	I7-5500U	F-0	4	2	2	3.0	1600	2.4	15
R23Y	I5-5200U	F-0	3	2	2	2.7	1600	2.2	15



**Table 3. 5th Generation Intel® Core™ Processor Family, Mobile Intel® Pentium® Processor Family, and Mobile Intel® Celeron® Processor Family (Sheet 2 of 2)**

S-Spec. Number	Processor Number	Stepping	Cache Size (MB)	Functional Core	Integrated Graphics Cores	Max. Turbo Frequency Rate (GHz)	Memory (MHz)	Core Frequency (GHz)	Thermal Design Power (W)
R23Z	I3-5010U	F-0	3	2	2	2.1	1600	2.1	15
R244	I3-5005U	F-0	3	2	2	2.0	1600	2	15
R245	I3-5015U	F-0	3	2	2	2.1	1600	2.1	15
R240	I3-5020U	F-0	3	2	2	2.2	1600	2.2	15
R24B	Celeron 3825U	F-0	2	2	1	1.9	1600	1.9	15
R242	Celeron 3765U	F-0	2	2	1	1.9	1600	1.9	15
R243	Celeron 3215U	F-0	2	2	1	1.7	1600	1.7	15

**Figure 2. Intel® Core™ M Processor Family Multi-Chip Package BGA Top-Side Markings**



Pin Count: 1234 Package Size: 30 mm x 16.5 mm

**Production (SSPEC) Max. Characters/ Line:**

G1L1: Intel logo 15  
 G2L1: {FPO} 15  
 G3L1: SSPEC 15  
 G4L1: {e1} 15

**Table 4. Intel® Core™ M Processor Family Processor Identification**

S-Spec Number	Processor Number	Stepping	Cache Size (MB)	Functional Core	Integrated Graphics Cores	Max Turbo Frequency Rate (GHz)	Memory (MHz)	Core Frequency (GHz)	Thermal Design Power (W)
R216	5Y70	E-0	4	2	2	2.6	1600	1.1	4.5
R217	5Y10	E-0	4	2	2	2.0	1600	0.8	4.5
R218	5Y10A	E-0	4	2	2	2.0	1600	0.8	4.5
R23Q	5Y71	F-0	4	2	2	2.9	1600	1.2	4.5
R23L	5Y51	F-0	4	2	2	2.6	1600	1.1	4.5
R23G	5Y31	F-0	4	2	2	2.4	1600	0.9	4.5
R23C	5Y10C	F-0	4	2	2	2.0	1600	0.8	4.5

**Note:**

1. Intel® Transactional Synchronization Extensions (Intel® TSX) is supported on this E-0 stepping SKU.



# Errata

---

## **BDM1. LBR, BTS, BTM May Report a Wrong Address when an Exception/Interrupt Occurs in 64-bit Mode**

**Problem:** An exception/interrupt event should be transparent to the LBR (Last Branch Record), BTS (Branch Trace Store) and BTM (Branch Trace Message) mechanisms. However, during a specific boundary condition where the exception/interrupt occurs right after the execution of an instruction at the lower canonical boundary (0x00007FFFFFFFFFFF) in 64-bit mode, the LBR return registers will save a wrong return address with bits 63 to 48 incorrectly sign extended to all 1's. Subsequent BTS and BTM operations which report the LBR will also be incorrect.

**Implication:** LBR, BTS and BTM may report incorrect information in the event of an exception/interrupt.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM2. EFLAGS Discrepancy on Page Faults and on EPT-Induced VM Exits after a Translation Change**

**Problem:** This erratum is regarding the case where paging structures are modified to change a linear address from writable to non-writable without software performing an appropriate TLB invalidation. When a subsequent access to that address by a specific instruction (ADD, AND, BTC, BTR, BTS, CMPXCHG, DEC, INC, NEG, NOT, OR, ROL/ROR, SAL/SAR/SHL/SHR, SHLD, SHRD, SUB, XOR, and XADD) causes a page fault or an EPT-induced VM exit, the value saved for EFLAGS may incorrectly contain the arithmetic flag values that the EFLAGS register would have held had the instruction completed without fault or VM exit. For page faults, this can occur even if the fault causes a VM exit or if its delivery causes a nested fault.

**Implication:** None identified. Although the EFLAGS value saved by an affected event (a page fault or an EPT-induced VM exit) may contain incorrect arithmetic flag values, Intel has not identified software that is affected by this erratum. This erratum will have no further effects once the original instruction is restarted because the instruction will produce the same results as if it had initially completed without fault or VM exit.

**Workaround:** If the handler of the affected events inspects the arithmetic portion of the saved EFLAGS value, then system software should perform a synchronized paging structure modification and TLB invalidation.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM3. MCI\_Status Overflow Bit May Be Incorrectly Set on a Single Instance of a DTLB Error**

**Problem:** A single Data Translation Look Aside Buffer (DTLB) error can incorrectly set the Overflow (bit [62]) in the MCI\_Status register. A DTLB error is indicated by MCA error code (bits [15:0]) appearing as binary value, 000x 0000 0001 0100, in the MCI\_Status register.

**Implication:** Due to this erratum, the Overflow bit in the MCI\_Status register may not be an accurate indication of multiple occurrences of DTLB errors. There is no other impact to normal processor functionality.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM4. LER MSR's May Be Unreliable**

**Problem:** Due to certain internal processor events, updates to the LER (Last Exception Record) MSR's, MSR\_LER\_FROM\_LIP (1DDH) and MSR\_LER\_TO\_LIP (1DEH), may happen when no update was expected.

**Implication:** The values of the LER MSR's may be unreliable.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM5. MONITOR or CLFLUSH on the Local xAPIC's Address Space Results in Hang**

**Problem:** If the target linear address range for a MONITOR or CLFLUSH is mapped to the local xAPIC's address space, the processor will hang.

**Implication:** When this erratum occurs, the processor will hang. The local xAPIC's address space must be uncached. The MONITOR instruction only functions correctly if the specified linear address range is of the type write-back. CLFLUSH flushes data from the cache. Intel has not observed this erratum with any commercially available software.

**Workaround:** Do not execute MONITOR or CLFLUSH instructions on the local xAPIC address space.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM6. An Uncorrectable Error Logged in IA32\_CR\_MC2\_STATUS May also Result in a System Hang**

**Problem:** Uncorrectable errors logged in IA32\_CR\_MC2\_STATUS MSR (409H) may also result in a system hang causing an Internal Timer Error (MCACOD = 0x0400h) to be logged in another machine check bank (IA32\_MCi\_STATUS).

**Implication:** Uncorrectable errors logged in IA32\_CR\_MC2\_STATUS can further cause a system hang and an Internal Timer Error to be logged.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM7. #GP on Segment Selector Descriptor that Straddles Canonical Boundary May Not Provide Correct Exception Error Code**

**Problem:** During a #GP (General Protection Exception), the processor pushes an error code on to the exception handler's stack. If the segment selector descriptor straddles the canonical boundary, the error code pushed onto the stack may be incorrect.

**Implication:** An incorrect error code may be pushed onto the stack. Intel has not observed this erratum with any commercially available software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM8. FREEZE\_WHILE\_SMM Does Not Prevent Event From Pending PEBS During SMM**

**Problem:** In general, a PEBS record should be generated on the first count of the event after the counter has overflowed. However, IA32\_DEBUGCTL\_MSR.FREEZE\_WHILE\_SMM (MSR 1D9H, bit [14]) prevents performance counters from counting during SMM (System Management Mode). Due to this erratum, if

1. A performance counter overflowed before an SMI
2. A PEBS record has not yet been generated because another count of the event has not occurred
3. The monitored event occurs during SMM then a PEBS record will be saved after the next RSM instruction.

When FREEZE\_WHILE\_SMM is set, a PEBS should not be generated until the event occurs outside of SMM.

**Implication:** A PEBS record may be saved after an RSM instruction due to the associated performance counter detecting the monitored event during SMM; even when FREEZE\_WHILE\_SMM is set.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM9. APIC Error “Received Illegal Vector” May be Lost**

**Problem:** APIC (Advanced Programmable Interrupt Controller) may not update the ESR (Error Status Register) flag Received Illegal Vector bit [6] properly when an illegal vector error is received on the same internal clock that the ESR is being written (as part of the write-read ESR access flow). The corresponding error interrupt will also not be generated for this case.

**Implication:** Due to this erratum, an incoming illegal vector error may not be logged into ESR properly and may not generate an error interrupt.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM10. Changing the Memory Type for an In-Use Page Translation May Lead to Memory-Ordering Violations**

**Problem:** Under complex microarchitectural conditions, if software changes the memory type for data being actively used and shared by multiple threads without the use of semaphores or barriers, software may see load operations execute out of order.

**Implication:** Memory ordering may be violated. Intel has not observed this erratum with any commercially available software.

**Workaround:** Software should ensure pages are not being actively used before requesting their memory type be changed.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM11. Performance Monitor Precise Instruction Retired Event May Present Wrong Indications**

**Problem:** When the PDIR (Precise Distribution for Instructions Retired) mechanism is activated (INST\_RETIRE.ALL (event C0H, umask value 00H) on Counter 1 programmed in PEBS mode), the processor may return wrong PEBS/PMI interrupts and/or incorrect counter values if the counter is reset with a SAV below 100 (Sample-After-Value is the counter reset value software programs in MSR IA32\_PMC1[47:0] in order to control interrupt frequency).

**Implication:** Due to this erratum, when using low SAV values, the program may get incorrect PEBS or PMI interrupts and/or an invalid counter state.

**Workaround:** The sampling driver should avoid using SAV<100.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM12. CR0.CD Is Ignored in VMX Operation**

**Problem:** If CR0.CD=1, the MTRRs and PAT should be ignored and the UC memory type should be used for all memory accesses. Due to this erratum, a logical processor in VMX operation will operate as if CR0.CD=0 even if that bit is set to 1.

**Implication:** Algorithms that rely on cache disabling may not function properly in VMX operation.

**Workaround:** Algorithms that rely on cache disabling should not be executed in VMX root operation.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM13. N/A. Erratum has been Removed**

### **BDM14. Execution of VAESIMC or VAESKEYGENASSIST With An Illegal Value for VEX.vvvv May Produce a #NM Exception**

**Problem:** The VAESIMC and VAESKEYGENASSIST instructions should produce a #UD (Invalid-Opcode) exception if the value of the vvvv field in the VEX prefix is not 1111b. Due to this erratum, if CR0.TS is "1", the processor may instead produce a #NM (Device-Not-Available) exception.

**Implication:** Due to this erratum, some undefined instruction encodings may produce a #NM instead of a #UD exception.

**Workaround:** Software should always set the vvvv field of the VEX prefix to 1111b for instances of the VAESIMC and VAESKEYGENASSIST instructions.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM15. Processor May Fail to Acknowledge a TLP Request**

**Problem:** When a PCIe root port's receiver is in Receiver L0s power state and the port initiates a Recovery event, it will issue Training Sets to the link partner. The link partner will respond by initiating an L0s exit sequence. Prior to transmitting its own Training Sets, the link partner may transmit a TLP (Transaction Layer Packet) request. Due to this erratum, the root port may not acknowledge the TLP request.

**Implication:** After completing the Recovery event, the PCIe link partner will replay the TLP request. The link partner may set a Correctable Error status bit, which has no functional effect.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM16. Interrupt From Local APIC Timer May Not Be Detectable While Being Delivered**

**Problem:** If the local-APIC timer's CCR (current-count register) is 0, software should be able to determine whether a previously generated timer interrupt is being delivered by first reading the delivery-status bit in the LVT timer register and then reading the bit in the IRR (interrupt-request register) corresponding to the vector in the LVT timer register. If both values are read as 0, no timer interrupt should be in the process of being delivered. Due to this erratum, a timer interrupt may be delivered even if the CCR is 0 and the LVT and IRR bits are read as 0. This can occur only if the DCR (Divide Configuration Register) is greater than or equal to 4. The erratum does not occur if software writes zero to the Initial Count Register before reading the LVT and IRR bits.

**Implication:** Software that relies on reads of the LVT and IRR bits to determine whether a timer interrupt is being delivered may not operate properly.

**Workaround:** Software that uses the local-APIC timer must be prepared to handle the timer interrupts, even those that would not be expected based on reading CCR and the LVT and IRR bits; alternatively, software can avoid the problem by writing zero to the Initial Count Register before reading the LVT and IRR bits.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM17. PCIe\* Root-port Initiated Compliance State Transmitter Equalization Settings May be Incorrect**

**Problem:** If the processor is directed to enter PCIe Polling.Compliance at 5.0 GT/s or 8.0 GT/s transfer rates, it should use the Link Control 2 Compliance Preset/De-emphasis field (bits [15:12]) to determine the correct de-emphasis level. Due to this erratum, when the processor is directed to enter Polling.Compliance from 2.5 GT/s transfer rate, it retains 2.5 GT/s de-emphasis values.

**Implication:** The processor may operate in Polling.Compliance mode with an incorrect transmitter de-emphasis level.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM18. PCIe\* Controller May Incorrectly Log Errors on Transition to RxL0s**

**Problem:** Due to this erratum, if a link partner transitions to RxL0s state within 20 ns of entering L0 state, the PCIe controller may incorrectly log an error in "Correctable Error Status.Receiver Error Status" field (Bus 0, Device 2, Function 0, 1, 2 and Device 6, Function 0, offset 1D0H, bit 0).

**Implication:** Correctable receiver errors may be incorrectly logged. Intel has not observed any functional impact due to this erratum with any commercially available add-in cards.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM19. Unused PCIe\* Lanes May Report Correctable Errors**

**Problem:** Due to this erratum, during PCIe\* link down configuration, unused lanes may report a Correctable Error Detected in Bus 0, Device 1, Function 0-2, and Device 6, Function 0, Offset 158H, Bit 0.

**Implication:** Correctable Errors may be reported by a PCIe controller for unused lanes.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM20. PCIe Root Port May Not Initiate Link Speed Change**

**Problem:** The PCIe Base specification requires the upstream component to maintain the PCIe link at the target link speed or the highest speed supported by both components on the link, whichever is lower. PCIe root port will not initiate the link speed change without being triggered by the software when the root port maximum link speed is configured to be 5.0 GT/s. System BIOS will trigger the link speed change under normal boot scenarios. However, BIOS is not involved in some scenarios such as link disable/re-enable or secondary bus reset and therefore the speed change may not occur unless initiated by the downstream component. This erratum does not affect the ability of the downstream component to initiate a link speed change. All known 5.0Gb/s-capable PCIe downstream components have been observed to initiate the link speed change without relying on the root port to do so.

**Implication:** Due to this erratum, the PCIe root port may not initiate a link speed change during some hardware scenarios causing the PCIe link to operate at a lower than expected speed. Intel has not observed this erratum with any commercially available platform.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM21. Pending x87 FPU Exceptions (#MF) May be Signaled Earlier Than Expected**

**Problem:** x87 instructions that trigger #MF normally service interrupts before the #MF. Due to this erratum, if an instruction that triggers #MF is executed while Enhanced Intel SpeedStep<sup>®</sup> Technology transitions, Intel<sup>®</sup> Turbo Boost Technology transitions, or Thermal Monitor events occur, the pending #MF may be signaled before pending interrupts are serviced.

**Implication:** Software may observe #MF being-signalized before pending interrupts are serviced.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM22. DR6.B0-B3 May Not Report All Breakpoints Matched When a MOV/POP SS is Followed by a Store or an MMX Instruction**

**Problem:** Normally, data breakpoints matches that occur on a MOV SS, r/m or POP SS will not cause a debug exception immediately after MOV/POP SS but will be delayed until the instruction boundary following the next instruction is reached. After the debug exception occurs, DR6.B0-B3 bits will contain information about data breakpoints matched during the MOV/POP SS as well as breakpoints detected by the following instruction. Due to this erratum, DR6.B0-B3 bits may not contain information about data breakpoints matched during the MOV/POP SS when the following instruction is either an MMX instruction that uses a memory addressing mode with an index or a store instruction.

**Implication:** When this erratum occurs, DR6 may not contain information about all breakpoints matched. This erratum will not be observed under the recommended usage of the MOV SS,r/m or POP SS instructions (i.e., following them only with an instruction that writes (E/R)SP).

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.



### **BDM23. VEX.L is Not Ignored with VCVT\*2SI Instructions**

**Problem:** The VEX.L bit should be ignored for the VCVTSS2SI, VCVTSD2SI, VCVTTSS2SI, and VCVTTSD2SI instructions, however due to this erratum the VEX.L bit is not ignored and will cause a #UD.

**Implication:** Unexpected #UDs will be seen when the VEX.L bit is set to 1 with VCVTSS2SI, VCVTSD2SI, VCVTTSS2SI, and VCVTTSD2SI instructions.

**Workaround:** Software should ensure that the VEX.L bit is set to 0 for all scalar instructions.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM24. PCIe\* Atomic Transactions From Two or More PCIe Controllers May Cause Starvation**

**Problem:** On a Processor PCIe controller configuration in which two or more controllers receive concurrent atomic transactions, a PCIe controller may experience starvation which eventually can lead to a completion timeout.

**Implication:** Atomic transactions from two or more PCIe controllers may lead to a completion timeout. Atomic transactions from only one controller will not be affected by this erratum. Intel has not observed this erratum with any commercially available device.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM25. The Corrected Error Count Overflow Bit in IA32\_MC0\_STATUS is Not Updated When The UC Bit is Set**

**Problem:** After a UC (uncorrected) error is logged in the IA32\_MC0\_STATUS MSR (401H), corrected errors will continue to be counted in the lower 14 bits (bits 51:38) of the Corrected Error Count. Due to this erratum, the sticky count overflow bit (bit 52) of the Corrected Error Count will not get updated when the UC bit (bit 61) is set to 1.

**Implication:** The Corrected Error Count Overflow indication will be lost if the overflow occurs after an uncorrectable error has been logged.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM26. PCIe\* Controller May Initiate Speed Change While in DL\_Init State Causing Certain PCIe Devices to Fail to Train**

**Problem:** The PCIe controller supports hardware autonomous speed change capabilities. Due to this erratum, the PCIe controller may initiate speed change while in the DL\_Init state which may prevent link training for certain PCIe devices.

**Implication:** Certain PCIe devices may fail to complete DL\_Init causing the PCIe link to fail to train.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM27. Spurious VT-d Interrupts May Occur When the PFO Bit is Set**

**Problem:** When the PFO (Primary Fault Overflow) field (bit [0] in the VT-d FSTS [Fault Status] register) is set to 1, further faults should not generate an interrupt. Due to this erratum, further interrupts may still occur.

**Implication:** Unexpected Invalidation Queue Error interrupts may occur. Intel has not observed this erratum with any commercially available software.

**Workaround:** Software should be written to handle spurious VT-d fault interrupts.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM28. Processor May Livelock During On Demand Clock Modulation**

**Problem:** The processor may livelock when (1) a processor thread has enabled on demand clock modulation via bit 4 of the IA32\_CLOCK\_MODULATION MSR (19AH) and the clock modulation duty cycle is set to 12.5% (02H in bits 3:0 of the same MSR), and (2) the other processor thread does not have on demand clock modulation enabled and that thread is executing a stream of instructions with the lock prefix that either split a cacheline or access UC memory.

**Implication:** Program execution may stall on both threads of the core subject to this erratum.

**Workaround:** This erratum will not occur if clock modulation is enabled on all threads when using on demand clock modulation or if the duty cycle programmed in the IA32\_CLOCK\_MODULATION MSR is 18.75% or higher.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM29. Internal Parity Errors May Incorrectly Report Overflow in The IA32\_MC2\_STATUS MSR**

**Problem:** Due to this erratum, uncorrectable internal parity error reports with an IA32\_MC2\_STATUS.MCACOD (bits [15:0]) value of 0005H and an IA32\_MC2\_STATUS.MSCOD (bits [31:16]) value of 0004H may incorrectly set the IA32\_MC2\_STATUS.OVER flag (bit 62) indicating an overflow even when only a single error has been observed.

**Implication:** IA32\_MC2\_STATUS.OVER may not accurately indicate multiple occurrences of uncorrectable internal parity errors. There is no other impact to normal processor functionality.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM30. Performance Monitor Events OTHER\_ASSISTS.AVX\_TO\_SSE And OTHER\_ASSISTS.SSE\_TO\_AVX May Over Count**

**Problem:** The Performance Monitor events OTHER\_ASSISTS.AVX\_TO\_SSE (Event C1H; Umask 08H) and OTHER\_ASSISTS.SSE\_TO\_AVX (Event C1H; Umask 10H) incorrectly increment and over count when an HLE (Hardware Lock Elision) abort occurs.

**Implication:** The Performance Monitor Events OTHER\_ASSISTS.AVX\_TO\_SSE And OTHER\_ASSISTS.SSE\_TO\_AVX may over count.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM31. Performance Monitor Event DSB2MITE\_SWITCHES.COUNT May Over Count**

**Problem:** The Performance Monitor Event DSB2MITE\_SWITCHES.COUNT (Event ABH; Umask 01H) should count the number of DSB (Decode Stream Buffer) to MITE (Macro Instruction Translation Engine) switches. Due to this erratum, the DSB2MITE\_SWITCHES.COUNT event will count speculative switches and cause the count to be higher than expected.

**Implication:** The Performance Monitor Event DSB2MITE\_SWITCHES.COUNT may report count higher than expected.

**Workaround:** None identified.

Status: For the steppings affected, see the *Summary Table of Changes*.

### **BDM32. Timed MWAIT May Use Deadline of a Previous Execution**

**Problem:** A timed MWAIT instruction specifies a TSC deadline for execution resumption. If a wake event causes execution to resume before the deadline is reached, a subsequent timed MWAIT instruction may incorrectly use the deadline of the previous timed MWAIT when that previous deadline is earlier than the new one.

**Implication:** A timed MWAIT may end earlier than expected.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the *Summary Table of Changes*.

### **BDM33. IA32\_VMX\_VMCS\_ENUM MSR (48AH) Does Not Properly Report The Highest Index Value Used For VMCS Encoding**

**Problem:** IA32\_VMX\_VMCS\_ENUM MSR (48AH) bits 9:1 report the highest index value used for any VMCS encoding. Due to this erratum, the value 21 is returned in bits 9:1 although there is a VMCS field whose encoding uses the index value 23.

**Implication:** Software that uses the value reported in IA32\_VMX\_VMCS\_ENUM[9:1] to read and write all VMCS fields may omit one field.

**Workaround:** None identified.

Status: For the steppings affected, see the *Summary Table of Changes*.

### **BDM34. Incorrect FROM\_IP Value For an RTM Abort in BTM or BTS May be Observed**

**Problem:** During RTM (Restricted Transactional Memory) operation when branch tracing is enabled using BTM (Branch Trace Message) or BTS (Branch Trace Store), the incorrect EIP value (From\_IP pointer) may be observed for an RTM abort.

**Implication:** Due to this erratum, the From\_IP pointer may be the same as that of the immediately preceding taken branch.

**Workaround:** None identified.

Status: For the steppings affected, see the *Summary Table of Changes*.

### **BDM35. Locked Load Performance Monitoring Events May Under Count**

**Problem:** The performance monitoring events MEM\_TRANS\_RETIRED.LOAD\_LATENCY (Event CDH; Umask 01H), MEM\_LOAD\_RETIRED.L2\_HIT (Event D1H; Umask 02H), and MEM\_UOPS\_RETIRED.LOCKED (Event DOH; Umask 20H) should count the number of locked loads. Due to this erratum, these events may under count for locked transactions that hit the L2 cache.

**Implication:** The above event count will under count on locked loads hitting the L2 cache.

**Workaround:** None identified.

Status: For the steppings affected, see the *Summary Table of Changes*.

### **BDM36. Transactional Abort May Produce an Incorrect Branch Record**

**Problem:** If an Intel<sup>®</sup> TSX transactional abort event occurs during a string instruction, the From-IP in the LBR (Last Branch Record) is not correctly reported.

**Implication:** Due to this erratum, an incorrect From-IP on the LBR stack may be observed.

**Workaround:** None identified.

Status: For the steppings affected, see the *Summary Table of Changes*.

### **BDM37. SMRAM State-Save Area Above the 4GB Boundary May Cause Unpredictable System Behavior**

**Problem:** If BIOS uses the RSM instruction to load the SMBASE register with a value that would cause any part of the SMRAM state-save area to have an address above 4-GBytes, subsequent transitions into and out of SMM (system-management mode) might save and restore processor state from incorrect addresses.

**Implication:** This erratum may cause unpredictable system behavior. Intel has not observed this erratum with any commercially available system.

**Workaround:** Ensure that the SMRAM state-save area is located entirely below the 4GB address boundary.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM38. PMI May be Signaled More Than Once For Performance Monitor Counter Overflow**

**Problem:** Due to this erratum, PMI (Performance Monitoring Interrupt) may be repeatedly issued until the counter overflow bit is cleared in the overflowing counter.

**Implication:** Multiple PMIs may be received when a performance monitor counter overflows.

**Workaround:** None identified. If the PMI is programmed to generate an NMI, software may delay the EOI (end-of- Interrupt) register write for the interrupt until after the overflow indications have been cleared.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM39. Execution of FXSAVE or FXRSTOR With the VEX Prefix May Produce a #NM Exception**

**Problem:** Attempt to use FXSAVE or FXRSTOR with a VEX prefix should produce a #UD (Invalid-Opcode) exception. If either the TS or EM flag bits in CR0 are set, a #NM (device-not-available) exception will be raised instead of #UD exception.

**Implication:** Due to this erratum a #NM exception may be signaled instead of a #UD exception on an FXSAVE or an FXRSTOR with a VEX prefix.

**Workaround:** Software should not use FXSAVE or FXRSTOR with the VEX prefix.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM40. Intel® Turbo Boost Technology May be Incorrectly Reported as Supported on 5th Generation Intel® Core™ i3 U-series, and select Mobile Intel® Pentium® processors and Mobile Intel® Celeron® processors**

**Problem:** The 5th Generation Intel Core™ i3 U-series, and select Mobile Intel Pentium and Intel Celeron processors may incorrectly report support for Intel Turbo Boost Technology via CPUID.06H.EAX bit 1.

**Implication:** The CPUID instruction may report Turbo Boost Technology as supported even though the processor does not permit operation above the Maximum Non-Turbo Frequency.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM41. The SAMPLE/PRELOAD JTAG Command Does Not Sample The Display Transmit Signals**

**Problem:** The Display Transmit signals are not correctly sampled by the SAMPLE/PRELOAD JTAG Command, violating the Boundary Scan specification (IEEE 1149.1).

**Implication:** The SAMPLE/PRELOAD command cannot be used to sample Display Transmit signals.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM42. VM Exit May Set IA32\_EFER.NXE When IA32\_MISC\_ENABLE Bit 34 is Set to 1**

**Problem:** When "XD Bit Disable" in the IA32\_MISC\_ENABLE MSR (1A0H) bit 34 is set to 1, it should not be possible to enable the "execute disable" feature by setting IA32\_EFER.NXE. Due to this erratum, a VM exit that occurs with the 1-setting of the "load IA32\_EFER" VM-exit control may set IA32\_EFER.NXE even if IA32\_MISC\_ENABLE bit 34 is set to 1. This erratum can occur only if IA32\_MISC\_ENABLE bit 34 was set by guest software in VMX non-root operation.

**Implication:** Software in VMX root operation may execute with the "execute disable" feature enabled despite the fact that the feature should be disabled by the IA32\_MISC\_ENABLE MSR. Intel has not observed this erratum with any commercially available software.

**Workaround:** A virtual-machine monitor should not allow guest software to write to the IA32\_MISC\_ENABLE MSR.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM43. CHAP Counter Values May be Cleared After Package C7 or Deeper C-State**

**Problem:** The CHAP (Chipset Hardware Architecture Performance) counters which do not have a "Start" OpCode present in the CMD register will not be preserved across a Package C7 or deeper C-State.

**Implication:** CHAP Counter data is not saved/restored after Package C7 or deeper C-state causing counts to be lost; actions based on those counts may not occur as expected.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM44. Opcode Bytes F3 0F BC May Execute As TZCNT Even When TZCNT Not Enumerated by CPUID**

**Problem:** If CPUID.(EAX=07H, ECX=0):EBX.BMI1 (bit 3) is 1 then opcode bytes F3 0F BC should be interpreted as TZCNT otherwise they will be interpreted as REP BSF. Due to this erratum, opcode bytes F3 0F BC may execute as TZCNT even if CPUID.(EAX=07H, ECX=0):EBX.BMI1 (bit 3) is 0.

**Implication:** Software that expects REP prefix before a BSF instruction to be ignored may not operate correctly since there are cases in which BSF and TZCNT differ with regard to the flags that are set and how the destination operand is established.

**Workaround:** Software should use the opcode bytes F3 0F BC only if CPUID.(EAX=07H, ECX=0):EBX.BMI1 (bit 3) is 1 and only if the functionality of TZCNT (and not BSF) is desired.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM45. Back to Back Updates of The VT-d Root Table Pointer May Lead to an Unexpected DMA Remapping Fault**

**Problem:** A VT-d (Intel® Virtualization Technology for Directed I/O) Root Table Pointer update that completes followed by a second Root Table Pointer update that also completes, without performing a global invalidation of either the context-cache or the IOTLB between the two updates, may lead to an unexpected DMA remapping fault.

**Implication:** Back to back Root Table Pointer updates may cause an unexpected DMA remapping fault. Intel has not observed this erratum with any commercially available software.

**Workaround:** Software must not perform a second Root Table Pointer update before doing a global invalidation of either the context-cache or the IOTLB.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM46. A MOV to CR3 When EPT is Enabled May Lead to an Unexpected Page Fault or an Incorrect Page Translation**

**Problem:** If EPT (extended page tables) is enabled, a MOV to CR3 or VMFUNC may be followed by an unexpected page fault or the use of an incorrect page translation.

**Implication:** Guest software may crash or experience unpredictable behavior as a result of this erratum.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM47. Peer IO Device Writes to The GMADR May Lead to a System Hang**

**Problem:** The system may hang when a peer IO device uses the peer aperture to directly write into the GMADR (Graphics Memory Address range).

**Implication:** Due to this erratum, the system may hang.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM48. Spurious Corrected Errors May be Reported**

**Problem:** Due to this erratum, spurious corrected errors may be logged in the IA32\_MC0\_STATUS register with the valid field (bit 63) set, the uncorrected error field (bit 61) not set, a Model Specific Error Code (bits [31:16]) of 0x000F, and an MCA Error Code (bits [15:0]) of 0x0005. If CMCI is enabled, these spurious corrected errors also signal interrupts.

**Implication:** When this erratum occurs, software may see corrected errors that are benign. These corrected errors may be safely ignored.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM49. Intel® PT Packet Generation May Stop Sooner Than Expected**

**Problem:** Setting the STOP bit (bit 4) in a Table of Physical Addresses entry directs the processor to stop Intel PT (Processor Trace) packet generation when the associated output region is filled. The processor indicates this has occurred by setting the Stopped bit (bit 5) of IA32\_RTIT\_STATUS MSR (571H). Due to this erratum, packet generation may stop earlier than expected.

**Implication:** When this erratum occurs, the OutputOffset field (bits [62:32]) of the IA32\_RTIT\_OUTPUT\_MASK\_PTRS MSR (561H) holds a value that is less than the size of the output region which triggered the STOP condition; Intel PT analysis software should not attempt to decode packet data bytes beyond the OutputOffset.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.



### **BDM50. PEBS Eventing IP Field May be Incorrect After Not-Taken Branch**

**Problem:** When a PEBS (Precise-Event-Based-Sampling) record is logged immediately after a not-taken conditional branch (Jcc instruction), the Eventing IP field should contain the address of the first byte of the Jcc instruction. Due to this erratum, it may instead contain the address of the instruction preceding the Jcc instruction.

**Implication:** Performance monitoring software using PEBS may incorrectly attribute PEBS events that occur on a Jcc to the preceding instruction.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM51. Reading The Memory Destination of an Instruction That Begins an HLE Transaction May Return The Original Value**

**Problem:** An HLE (Hardware Lock Elision) transactional region begins with an instruction with the XACQUIRE prefix. Due to this erratum, reads from within the transactional region of the memory destination of that instruction may return the value that was in memory before the transactional region began.

**Implication:** Due to this erratum, unpredictable system behavior may occur.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM52. Package C7 Entry May Cause Display Artifact**

**Problem:** Due to this erratum, Package C7 entry may exceed published latencies.

**Implication:** When this erratum occurs, it is possible that isochronous requirements may not be met. Intel has not observed this erratum to affect isochronous elements other than display.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM53. Intel® TSX Instructions Not Available**

**Problem:** Intel TSX (Transactional Synchronization Extensions) instructions are not supported and not reported by CPUID.

**Implication:** The Intel TSX feature is not available.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM54. Spurious Corrected Errors May be Reported**

**Problem:** Due this erratum, spurious corrected errors may be logged in the MC0\_STATUS register with the valid (bit 63) set, the uncorrected error (bit 61) not set, a Model Specific Error Code (bits [31:16]) of 0x000F, and an MCA Error Code (bits [15:0]) of 0x0005. If CMCI is enabled, these spurious corrected errors also signal interrupts.

**Implication:** When this erratum occurs, software may see corrected errors that are benign. These corrected errors may be safely ignored.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM55. Performance Monitoring Event INSTR\_RETIRED.ALL May Generate Redundant PEBS Records For an Overflow**

**Problem:** Due to this erratum, the performance monitoring feature PDIR (Precise Distribution of Instructions Retired) for INSTR\_RETIRED.ALL (Event C0H; Umask 01H) will generate redundant PEBS (Precise Event Based Sample) records for a counter overflow. This can occur if the lower 6 bits of the performance monitoring counter are not initialized or reset to 0, in the PEBS counter reset field of the DS Buffer Management Area.

**Implication:** The performance monitor feature PDIR, may generate redundant PEBS records for an overflow.

**Workaround:** Initialize or reset the counters such that lower 6 bits are 0.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM56. Concurrent Core And Graphics Operation at Turbo Ratios May Lead to System Hang**

**Problem:** Workloads that attempt concurrent operation of cores and graphics in their respective turbo ranges, under certain conditions may result in a system hang.

**Implication:** Concurrent core and graphics operation may hang the system.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM57. The System May Hang on First Package C6 or deeper C-State**

**Problem:** Under certain conditions following a cold boot, exiting the first package C6 or deeper C-state may hang the system.

**Implication:** Due to this erratum, the system may hang exiting a package C6 or deeper C-State.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM58. SVM Doorbells Are Not Correctly Preserved Across Package C-States**

**Problem:** SVM (Shared Virtual Memory) doorbell registers are incorrectly preserved across package C-states (C7 and deeper).

**Implication:** Due to this erratum, software that uses SVM may experience unreliable behavior from the graphics device.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM59. Using The FIVR Spread Spectrum Control Mailbox May Not Produce The Requested Range**

**Problem:** Values programmed into the FIVR SSC (Fully Integrated Voltage Regulator Spread Spectrum Control) Mailbox may not result in the expected spread spectrum range.

**Implication:** The actual FIVR spread spectrum range may not be the same as the programmed values affecting the usefulness of FIVR SSC Mailbox as a means to reduce EMI (Electromagnetic Interference).

**Workaround:** It is possible for BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.



**BDM60. Intel® Processor Trace (Intel® PT) MODE.Exec, PIP, and CBR Packets Are Not Generated as Expected**

**Problem:** The Intel® PT MODE.Exec (MODE packet – Execution mode leaf), PIP (Paging Information Packet), and CBR (Core:Bus Ratio) packets are generated at the following PSB+ (Packet Stream Boundary) event rather than at the time of the originating event as expected.

**Implication:** The decoder may not be able to properly disassemble portions of the binary or interpret portions of the trace because many packets may be generated between the MODE.Exec, PIP, and CBR events and the following PSB+ event.

**Workaround:** The processor inserts these packets as status packets in the PSB+ block. The decoder may have to skip forward to the next PSB+ block in the trace to obtain the proper updated information to continue decoding.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

**BDM61. Performance Monitor Instructions Retired Event May Not Count Consistently**

**Problem:** The Performance Monitor Instructions Retired event (Event C0H; Umask 00H) and the instruction retired fixed counter IA32\_FIXED\_CTR0 MSR (309H) are used to count the number of instructions retired. Due to this erratum, certain internal conditions may cause the counter(s) to increment when no instruction has retired or to intermittently not increment when instructions have retired.

**Implication:** A performance counter counting instructions retired may over count or under count. The count may not be consistent between multiple executions of the same code.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

**BDM62. General-Purpose Performance Counters May be Inaccurate with Any Thread**

**Problem:** The IA32\_PMCx MSR (C1H - C8H) general-purpose performance counters may report inaccurate counts when the associated event selection IA32\_PERFEVTSELx MSR's (186H - 18DH) AnyThread field (bit 21) is set and either the OS field (bit 17) or USR field (bit 16) is set (but not both set).

**Implication:** Due to this erratum, IA32\_PMCx counters may be inaccurate.

**Workaround:** None identified

**Status:** For the steppings affected, see the *Summary Table of Changes*.

**BDM63. Glitches on Internal Voltage Planes During Package C9/C10 Exit May Cause a System Hang**

**Problem:** Internally generated processor voltage planes may exhibit unexpected voltage glitches during a package C9/C10 exit.

**Implication:** When this erratum occurs, the system may hang. Intel has not observed this erratum with any commercially available system.

**Workaround:** It is possible for BIOS to contain a workaround for this erratum

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM64. An Incorrect LBR or Intel® Processor Trace Packet May Be Recorded Following a Transactional Abort**

**Problem:** Use of Intel® Transactional Synchronization Extensions (Intel® TSX) may result in a transactional abort. If an abort occurs immediately following a branch instruction, an incorrect branch target may be logged in an LBR (Last Branch Record) or in an Intel® Processor Trace (Intel® PT) packet before the LBR or Intel PT packet produced by the abort.

**Implication:** The LBR or Intel PT packet immediately preceding a transactional abort may indicate an unexpected branch target.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM65. Executing an RSM Instruction With Intel® Processor Trace Enabled Will Signal a #GP**

**Problem:** Upon delivery of a System Management Interrupt (SMI), the processor saves and then clears TraceEn in the IA32\_RTIT\_CTL MSR (570H), thus disabling Intel® Processor Trace (Intel® PT). If the SMI handler enables Intel PT and it remains enabled when an RSM instruction is executed, a shutdown event should occur. Due to this erratum, the processor does not shut down but instead generates a #GP (general-protection exception).

**Implication:** When this erratum occurs, a #GP will be signaled.

**Workaround:** If software enables Intel® PT in system-management mode, it should disable Intel® PT before executing RSM.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM66. Intel® Processor Trace PIP May be Unexpectedly Generated**

**Problem:** When Intel® Processor Trace (Intel® PT) is enabled, PSB+ (Packet Stream Boundary) packets may include a PIP (Paging Information Packet) even though the OS field (bit 2) of IA32\_RTIT\_CTL MSR (570H) is 0.

**Implication:** When this erratum occurs, user-mode tracing (indicated by IA32\_RTIT\_CTL.OS = 0) may include CR3 address information. This may be an undesirable leakage of kernel information.

**Workaround:** It is possible for BIOS to contain a workaround for this erratum

**Status:** For the steppings affected, see the *Summary Table of Changes*.

#### **BDM67. A #VE May Not Invalidate Cached Translation Information**

**Problem:** An EPT (Extended Page Table) violation that causes a #VE (virtualization exception) may not invalidate the guest-physical mappings that were used to translate the guest-physical address that caused the EPT violation.

**Implication:** Due to this erratum, the system may hang.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM68. Frequent Entries Into Package C8, C9, or C10 May Cause a Hang**

**Problem:** It is possible for the processor to signal a machine check exception when deep packages C-states, C8, C9, or C10, are entered too frequently, typically less than 200us apart. The processor will not be able to process the machine check and will hang.

**Implication:** Due to this erratum, the processor may signal a machine check exception (IA32\_MCI\_STATUS.MCCOD = 0x0400) and the processor will hang.

**Workaround:** It is possible for BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM69. Some Performance Monitor Events May Overcount During TLB Misses**

**Problem:** The following Performance Monitor Events may significantly overcount when multiple TLB misses happen nearly concurrently:

- 1.ITLB\_MISSES (Event 85H, Umask 01H, 02H, 04H, 08H, 10H)
- 2.DTLB\_LOAD\_MISSES (Event 08H, Umask 01H, 02H, 04H, 08H, 10H)
- 3.DTLB\_STORE\_MISSES (Event 49H, Umask 01H, 02H, 04H, 08H, 10H)
- 4.PAGE\_WALKER\_LOADS (Event BCH, all Umasks)

**Implication:** When this erratum occurs, counts accumulated for the listed events may significantly exceed the correct counts.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM70. Intel® Processor Trace PSB+ Packets May Contain Unexpected Packets**

**Problem:** Some Intel Processor Trace packets should be issued only between TIP.PGE (Target IP Packet.Packet Generation Enable) and TIP.PGD (Target IP Packet.Packet Generation Disable) packets. Due to this erratum, when a TIP.PGE packet is generated it may be preceded by a PSB+ (Packet Stream Boundary) that incorrectly includes FUP (Flow Update Packet) and MODE.Exec packets.

**Implication:** Due to this erratum, FUP and MODE.Exec may be generated unexpectedly.

**Workaround:** Decoders should ignore FUP and MODE.Exec packets that are not between TIP.PGE and TIP.PGD packets.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM71. Writing Non-Zero Value to IA32\_RTIT\_CR3\_MATCH [63:48] Will Cause #GP**

**Problem:** Bits [63:48] of the IA32\_RTIT\_CR3\_MATCH MSR (0572H) are incorrectly treated as reserved and therefore writing non-zero values to them will cause a #GP

**Implication:** Due to this erratum, a #GP fault will occur if a non-zero value is written to IA32\_RTIT\_CR3\_MATCH[63:48].

**Workaround:** Software should avoid writing non-zero values to bits [63:48] of the IA32\_RTIT\_CR3\_MATCH MSR.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM72. Core C6 May Cause Interrupts to be Serviced Out of Order**

**Problem:** If the APIC ISR (In-Service Register) indicates in-progress interrupt(s) at Core C6 entry, a lower priority interrupt pending in the IRR (Interrupt Request Register) may be executed after Core C6 exit, delaying completion of the higher priority interrupt's service routine.

**Implication:** An interrupt may be processed out of its intended priority order immediately after Core C6 exit.

**Workaround:** It is possible for BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM73. The Display May Not Resume Correctly After Package C8-C10 Exit**

**Problem:** Display configuration is not properly restored after a package C8-C10 exit.

**Implication:** The display engine may not function correctly after package C8-C10 exit leading to an incorrect display.

**Workaround:** It is possible for BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM74. LPDDR3 Memory Training May Cause Platform Boot Failure**

**Problem:** Due to this erratum, LPDDR3 memory sub-systems may not successfully complete training.

**Implication:** When this erratum occurs, the platform may fail to boot successfully.

**Workaround:** A BIOS code change has been identified and may be implemented as a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM75. Aggressive Ramp Down of Voltage May Result in Unpredictable Behavior**

**Problem:** Aggressive ramp down of Vcc voltage may result in insufficient voltage to meet power demand.

**Implication:** Due to this erratum, unpredictable system behavior or hangs may be observed.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM76. Performance Monitor Event For Outstanding Offcore Requests And Snoop Requests May be Incorrect**

**Problem:** The performance monitor event OFFCORE\_REQUESTS\_OUTSTANDING (Event 60H, any Umask Value) should count the number of offcore outstanding transactions each cycle. Due to this erratum, the counts may be higher or lower than expected.

**Implication:** The performance monitor event OFFCORE\_REQUESTS\_OUTSTANDING may reflect an incorrect count.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

**BDM77. DR6 Register May Contain an Incorrect Value When a MOV to SS or POP SS Instruction is Followed by an XBEGIN Instruction**

**Problem:** If XBEGIN is executed immediately after an execution of MOV to SS or POP SS, a transactional abort occurs and the logical processor restarts execution from the fallback instruction address. If execution of the instruction at that address causes a debug exception, bits [3:0] of the DR6 register may contain an incorrect value.

**Implication:** When the instruction at the fallback instruction address causes a debug exception, DR6 may report a breakpoint that was not triggered by that instruction, or it may fail to report a breakpoint that was triggered by the instruction.

**Workaround:** Avoid following a MOV SS or POP SS instruction immediately with an XBEGIN instruction.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

**BDM78. N/A. Erratum has been Removed**

**BDM79. The Corrected Error Count Overflow Bit in IA32\_MC0\_STATUS is Not Updated After a UC Error is Logged**

**Problem:** When a UC (uncorrected) error is logged in the IA32\_MC0\_STATUS MSR (401H), corrected errors will continue to update the lower 14 bits (bits 51:38) of the Corrected Error Count. Due to this erratum, the sticky count overflow bit (bit 52) of the Corrected Error Count will not get updated after a UC error is logged.

**Implication:** The Corrected Error Count Overflow indication will be lost if the overflow occurs after an uncorrectable error has been logged.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

**BDM80. Processor May Incorrectly Enter Into Package-C States C8, C9, or C10**

**Problem:** The processor may not fully honor all LTR (Latency Tolerance Register) values when selecting the Package C-state level.

**Implication:** Due to this erratum, the exit latency of an incorrect Package C-state may lead to media artifacts such as audio glitching. Intel has not observed this erratum with any commercially available software

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

**BDM81. Certain LLC Frequency Changes May Result in Unpredictable System Behavior**

**Problem:** A large frequency or voltage change for the LLC (Last Level Cache) and associated logic can lead to unpredictable system behavior

**Implication:** Due to this erratum, unpredictable system behavior may be observed.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM82. Operand-Size Override Prefix Causes 64-bit Operand Form of MOVBE Instruction to Cause a #UD**

**Problem:** Execution of a 64-bit operand MOVBE instruction with an operand-size override instruction prefix (66H) may incorrectly cause an invalid-opcode exception (#UD).

**Implication:** A MOVBE instruction with both REX.W=1 and a 66H prefix will unexpectedly cause an invalid-opcode exception (#UD). Intel has not observed this erratum with any commercially available software.

**Workaround:** Do not use a 66H instruction prefix with a 64-bit operand MOVBE instruction.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM83. Processor Operation at Turbo Frequencies Above 3.2 GHz May Cause The Processor to Hang**

**Problem:** The processor may not run reliably when operating at turbo frequencies above 3.2 GHz.

**Implication:** Due to this erratum, the processor may hang.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM84. DDR-1600 With a Reference Clock of 100 MHz May Cause S3 Entry Failure**

**Problem:** Due to this erratum, Platform State S3 entry with a DDR-1600 memory subsystem may cause the DDR reference clock, when configured at 100 MHz, to briefly switch to 133 MHz resulting in unpredictable system behavior.

**Implication:** When this erratum occurs, the system may experience unpredictable system behavior.

**Workaround:** A BIOS code change has been identified and may be implemented as a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM85. POPCNT Instruction May Take Longer to Execute Than Expected**

**Problem:** POPCNT instruction execution with a 32 or 64-bit operand may be delayed until previous non-dependent instructions have executed.

**Implication:** Software using the POPCNT instruction may experience lower performance than expected.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM86. System May Hang or Video May be Distorted After Graphics RC6 Exit**

**Problem:** In a specific scenario, when the processor graphic exits RC6 and a processor core exits C6 at the same time, the system may become unresponsive or the video may become distorted.

**Implication:** The system may hang or video may be distorted.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM87. Certain eDP\* Displays May Not Function as Expected**

**Problem:** When the processor attempts to receive data on the eDP AUX bus, the impedance seen by the display's AUX bus drivers will be significantly below the VESA\* eDP\* (embedded DisplayPort\*) specification's requirement for the Vaux(Rx) (eDP Auxiliary Channel) input impedance.

**Implication:** Certain eDP displays may not operate as expected.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM88. Instruction Fetch Power Saving Feature May Cause Unexpected Instruction Execution**

**Problem:** Under a complex set of micro-architectural conditions, an instruction fetch dynamic power savings feature may cause the processor to execute unexpected instructions.

**Implication:** When this erratum occurs, instances of unexpected #GP (General Protection fault) or #PF (Page fault) have been observed. Unexpected faults may lead to an application or operating system crash.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM89. C8 or Deeper Sleep State Exit May Result in an Incorrect HDCP Key**

**Problem:** The HDCP (High-bandwidth Digital Content Protection) key may be incorrect after a package C8 or deeper sleep state exit.

**Implication:** When this erratum occurs, DRM (Digital Rights Management) video playback may not behave as expected.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM90. IA Core Ratio Change Coincident With Outstanding Read to the DE May Cause a System Hang**

**Problem:** An outstanding read from an IA core to the DE (Display Engine) that is coincident with an IA core ratio change may result in a system hang.

**Implication:** Due to this erratum, the system may hang.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM91. DDR1600 Clocking Marginality May Lead to Unpredictable System Behavior**

**Problem:** The memory controller's DDR clock, when operating at DDR1600 frequencies and at elevated temperatures, may not operate within tolerance and may lead to unpredictable system behavior.

**Implication:** Due to this erratum, unpredictable system behavior may occur.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.



## **BDM92. Package C9/C10 Exit May Cause a System Hang**

**Problem:** Certain processors may not reliably exit Package C9/C10 states.

**Implication:** Due to this erratum, the system may hang.

**Workaround:** It is possible for BIOS to contain processor configuration data and code changes as a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM93. PL3 Power Limit Control Mechanism May Not Release Frequency Restrictions**

**Problem:** The PL3 mechanism imposes peak frequency constraints on all domains (Core, Graphics, and Ring) when a current spike that might cause accelerated battery aging is detected. Due to this erratum, these constraints may not be released when the current spike has ended.

**Implication:** The processor clock frequencies may be unnecessarily limited.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM94. Frequency Difference Between IA Core(s) and Ring Domains May Cause Unpredictable System Behavior**

**Problem:** Operating one or more of the IA (Intel® Architecture) cores at a frequency significantly higher than the ring operating frequency may cause unpredictable system behavior. Intel has observed this erratum to occur when the software explicitly requests the ring and IA core(s) to operate at different frequencies or when IA core(s) are transitioning in and out of C-states with the IA core(s) operating at frequencies much higher than the ring frequency. Exposure to this erratum may be increased when the IA cores run at or close to P0 P-state frequency.

**Implication:** Due to this erratum, system may hang or experience unpredictable system behavior.

**Workaround:** It is possible for BIOS to contain processor a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM95. I/O Subsystem Clock Gating May Cause a System Hang**

**Problem:** Certain complex internal conditions and timing relationships during clock gating of the I/O subsystem may cause a system hang and may lead to a timeout machine check with an IA32\_MCI\_STATUS.MCACOD of 0400H.

**Implication:** Due to this erratum, the processor may hang and may report a machine check.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.



**BDM96. Intel® Trusted Execution Technology Uses Incorrect TPM 2.0 NV Space Index Handles**

**Problem:** Intel® TXT (Trusted Execution Technology) uses TPM (Trusted Platform Module) 2.0 draft specification handles (indices) AUX 01800003, PS 01800001, and PO 01400003. Those handles conflicts with the released TCG (Trusted Computing Group) “Registry of reserved TPM 2.0 handles and localities”, version 1.0, revision 1.

**Implication:** TXT TPM 2.0 handles may conflict with platform manufacturer or owner usage of TPM NV space. Intel has not identified any functional impact due to this erratum.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

**BDM97. Transitions Through Package C7 or Deeper May Result in a System Hang**

**Problem:** Under certain conditions, entry into a Package C7 or deeper C-State may result in a system hang on the subsequent C-State exit

**Implication:** Due to this erratum, the processor may experience a system hang.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

**BDM98. PAGE\_WALKER\_LOADS Performance Monitoring Event May Count Incorrectly**

**Problem:** Due to this erratum, the PAGE\_WALKER\_LOADS (Event BCH) performance monitoring event may overcount or may undercount

**Implication:** These performance monitoring events may not produce reliable results

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

**BDM99. The System May Hang When Exiting From Deep Package C-States**

**Problem:** When exiting from Package C7-C10, the system may hang.

**Implication:** The system may hang when exiting from Package C-states

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM100. Certain Local Memory Read/Load Retired PerfMon Events May Undercount**

**Problem:** Due to this erratum, the Local Memory Read/Load Retired PerfMon events listed below may undercount.

- MEM\_LOAD\_UOPS\_RETIRED.L3\_HIT (Event D1H Umask 04H)
- MEM\_LOAD\_UOPS\_RETIRED.L3\_MISS (Event D1H Umask 20H)
- MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED.XSNP\_MISS (Event D2H Umask 01H)
- MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED.XSNP\_HIT (Event D2H Umask 02H)
- MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED.XSNP\_HITM (Event D2H Umask 04H)
- MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED.XSNP\_NONE (Event D2H Umask 08H)
- MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED.LOCAL\_DRAM (Event D3H Umask 01H)
- MEM\_TRANS\_RETIRED.LOAD\_LATENCY (Event CDH Umask 01H)

**Implication:** The affected events may undercount, resulting in inaccurate memory profiles. Intel has observed under counts by as much as 20%.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM101. The System May Hang When Executing a Complex Sequence of Locked Instructions**

**Problem:** Under certain internal timing conditions while executing a complex sequence of locked instructions, the system may hang

**Implication:** The system may hang while executing a complex sequence of locked instructions and cause an Internal Timeout Error Machine Check (IA32\_MCI\_STATUS.MCACOD=0400H).

**Workaround:** It is possible for the BIOS to contain a workaround for this problem.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

## **BDM102. Certain Settings of VM-Execution Controls May Result in Incorrect Linear-Address Translations**

**Problem:** If VM exit occurs from a guest with primary processor-based VM-execution control "activate secondary controls" set to 0 and the secondary processor-based VM-execution control "enable VPID" set to 1, then after a later VM entry with VPID fully enabled ("activate secondary controls" and "enable VPID" set to 1), the processor may use stale linear address translations.

**Implication:** The processor may incorrectly translate linear addresses. Intel has not observed this erratum with any commercially available software.

**Workaround:** Software should not enter a guest with "enable VPID" set to 1 when "activate secondary controls" is set to 0.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM103. An IRET Instruction That Results in a Task Switch Does Not Serialize The Processor**

**Problem:** An IRET instruction that results in a task switch by returning from a nested task does not serialize the processor (contrary to the Software Developer's Manual Vol. 3 section titled "Serializing Instructions").

**Implication:** Software which depends on the serialization property of IRET during task switching may not behave as expected. Intel has not observed this erratum to impact the operation of any commercially available software.

**Workaround:** None identified. Software can execute an MFENCE instruction immediately prior to the IRET instruction if serialization is needed.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM104. Attempting Concurrent Enabling of Intel® PT With LBR, BTS, or BTM Results in a #GP**

**Problem:** If LBR (Last Branch Records), BTS (Branch Trace Store), or BTM (Branch Trace Messages) are enabled in the IA32\_DEBUGCTL MSR (1D9H), an attempt to enable Intel PT (Intel® Processor Trace) in IA32\_RTIT\_CTL MSR (570H) results in a #GP (general protection exception). (Note that the BTM enable bit in IA32\_DEBUGCTL MSR is named "TR".) Correspondingly, if Intel PT was previously enabled when an attempt is made to enable LBR, BTS, or BTM, a #GP will occur.

**Implication:** An unexpected #GP may occur when concurrently enabling any one of LBR, BTS, or BTM with Intel PT.

**Workaround:** None identified

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM105. Processor May Hang When Package C-states Are Enabled**

**Problem:** When Package C6 or deeper C-States are enabled, certain micro-architectural conditions during a C-State exit may cause the processor to hang.

**Implication:** Due to this erratum, a system hang may occur.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM106. Setting TraceEn While Clearing BranchEn in IA32\_RTIT\_CTL Causes a #GP**

**Problem:** A WRMSR to IA32\_RTIT\_CTL (MSR 0570H) that sets TraceEn (bit 0) and clears BranchEn (bit 13) will cause a #GP (General Protection exception)

**Implication:** Intel® Processor Trace cannot be enabled without enabling control flow trace packets.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM107. Processor Graphics IOMMU Unit May Not Mask DMA Remapping Faults**

**Problem:** Intel® Virtualization Technology for Directed I/O specification specifies setting the FPD (Fault Processing Disable) field in the context (or extended-context) entry of IOMMU to mask recording of qualified DMA remapping faults for DMA requests processed through that context entry. Due to this erratum, the IOMMU unit for Processor Graphics device may record DMA remapping faults from Processor Graphics device (Bus: 0; Device: 2; Function: 0) even when the FPD field is set to 1.

**Implication:** Software may continue to observe DMA remapping faults recorded in the IOMMU Fault Recording Register even after setting the FPD field.

**Workaround:** None identified. Software may mask the fault reporting event by setting the IM (Interrupt Mask) field in the IOMMU Fault Event Control register (Offset 038H in GFXVTBAR).

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM108. Graphics VTd Hardware May Cache Invalid Entries**

**Problem:** The processor's graphics IOMMU (I/O Memory Management Unit) may cache invalid VTd context entries. This violates the VTd specification for HW Caching Mode where hardware implementations of this architecture must not cache invalid entries.

**Implication:** Due to this erratum, unpredictable system behavior and/or a system hang may occur.

**Workaround:** Software should flush the Gfx VTd context cache after any update of context table entries.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM109. PECI Frequency Limited to 1 MHz**

**Problem:** The processor should ensure internal graphics configuration is restored during a Package C7 or deeper exit event. Due to this erratum, some internal graphics configurations may not be correctly restored.

**Implication:** When this erratum occurs, a graphics driver restart may lead to system instability. Such a restart may occur when upgrading the graphics driver.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM110. Reads or Writes to LBRs with Intel® PT Enabled Will Result in a #GP**

**Problem:** On processors where the use of Intel PT (Intel® Processor Trace) and LBRs (Last Branch Records) are mutually exclusive, reads of the LBR MSRs should return 0s and writes to them should be ignored. Due to this erratum, reads and writes to the LBR MSRs while IA32\_RTIT\_CTL MSR (570H) TraceEn bit 0 is 1 will result in a #GP.

**Implication:** When this erratum occurs, a #GP will occur. LBRs are not available when Intel PT is enabled.

**Workaround:** None identified.

**Status:** For the steppings affected, see the *Summary Table of Changes*.

### **BDM111. Graphics Configuration May Not be Correctly Restored After a Package C7 Exit**

**Problem:** The processor should ensure internal graphics configuration is restored during a Package C7 or deeper exit event. Due to this erratum, some internal graphics configurations may not be correctly restored.

**Implication:** When this erratum occurs, a graphics driver restart may lead to system instability. Such a restart may occur when upgrading the graphics driver.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM112. MTF VM Exit on XBEGIN Instruction May Save State Incorrectly**

**Problem:** Execution of an XBEGIN instruction while the “monitor trap flag” VM-execution control is 1 will be immediately followed by an MTF VM exit. If advanced debugging of RTM transactional regions has been enabled, the VM exit will erroneously save the address of the XBEGIN instruction as the instruction pointer (instead of the fallback instruction address specified by the XBEGIN instruction). In addition, it will erroneously set bit 16 of the pending-debug-exceptions field in the VMCS indicating that a debug exception or a breakpoint exception occurred.

**Implication:** Software using the monitor trap flag to debug or trace transactional regions may not operate properly. Intel has not observed this erratum with any commercially available software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM113. Back-to-Back Page Walks Due to Instruction Fetches May Cause a System Hang**

**Problem:** Multiple code fetches in quick succession that generate page walks may result in a system hang causing an Internal Timer Error (an MCACOD value of 0400H) logged into IA32\_MCI\_STATUS bits [15:0].

**Implication:** Due to this erratum, the processor may hang and report a machine check.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM114. PEBS Record May Be Generated After Being Disabled**

**Problem:** A performance monitoring counter may generate a PEBS (Precise Event Based Sampling) record after disabling PEBS or the performance monitoring counter by clearing the corresponding enable bit in IA32\_PEBS\_ENABLE MSR (3F1H) or IA32\_PERF\_GLOBAL\_CTRL MSR (38FH).

**Implication:** A PEBS record generated after a VMX transition will store into memory according to the post-transition DS (Debug Store) configuration. These stores may be unexpected if PEBS is not enabled following the transition.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum. A software workaround is possible through disallowing PEBS during VMX non-root operation and disabling PEBS prior to VM entry.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM115. Some OFFCORE\_RESPONSE Performance Monitoring Events Related to RFO Request Types May Count Incorrectly**

**Problem:** The performance monitoring events OFFCORE\_RESPONSE (Events B7H and BBH) should count offcore responses matching the request-response configuration specified in MSR\_OFFCORE\_RSP\_0 (1A6H) and MSR\_OFFCORE\_RSP\_1 (1A7H) for core-originated requests. However, due to this erratum, response type NO\_SUPP bit [17] may be reported instead of LOCAL bit [26] for request types DMND\_RFO bit [1] and PF\_RFO bit [5].

**Implication:** The specified performance monitoring events may count incorrectly.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Table of Changes.

#### **BDM116. MOVNTDQA From WC Memory May Pass Earlier Locked Instructions**

**Problem:** An execution of (V)MOVNTDQA (streaming load instruction) that loads from WC (write combining) memory may appear to pass an earlier locked instruction that accesses a different cache line.

**Implication:** Software that expects a lock to fence subsequent (V)MOVNTDQA instructions may not operate properly.

**Workaround:** None identified. Software that relies on a locked instruction to fence subsequent executions of (V)MOVNTDQA should insert an MFENCE instruction between the locked instruction and subsequent (V)MOVNTDQA instruction.

**Status:** For the steppings affected, see the Summary Table of Changes.

#### **BDM117. Data Breakpoint Coincident With a Machine Check Exception May be Lost**

**Problem:** If a data breakpoint occurs coincident with a machine check exception, then the data breakpoint may be lost.

**Implication:** Due to this erratum, a valid data breakpoint may be lost.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Table of Changes.

#### **BDM118. Internal Parity Errors May Incorrectly Report Overflow in the IA32\_MC0\_STATUS MSR**

**Problem:** Due to this erratum, an uncorrectable internal parity error with an IA32\_MC0\_STATUS.MCACOD (bits [15:0]) value of 0005H may incorrectly set the IA32\_MC0\_STATUS.OVER flag (bit 62) indicating an overflow when a single error has been observed.

**Implication:** IA32\_MC0\_STATUS.OVER may not accurately indicate multiple occurrences of errors. There is no other impact to normal processor functionality.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM119. An Intel® Hyper-Threading Technology Enabled Processor May Exhibit Internal Parity Errors or Unpredictable System Behavior**

**Problem:** Under a complex series of microarchitectural events while running Hyper-Threading Technology, a correctable internal parity error or unpredictable system behavior may occur.

**Implication:** A correctable error (IA32\_MC0\_STATUS.MCACOD=0005H and IA32\_MC0\_STATUS.MSCOD=0001H) may be logged. The unpredictable system behavior frequently leads to faults (e.g. #UD, #PF, #GP).

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM120. Performance Monitoring Counters May Undercount When Using CPL Filtering**

**Problem:** Performance Monitoring counters configured to count only OS or only USR events by setting exactly one of bits 16 or 17 in IA32\_PERFEVTSELx MSRs (186H-18DH) may not count for a brief period during the transition to a new CPL.

**Implication:** Due to this erratum, Performance Monitoring counters may report counts lower than expected.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM121. PEBS EventingIP Field May Be Incorrect Under Certain Conditions**

**Problem:** The EventingIP field in the PEBS (Processor Event-Based Sampling) record reports the address of the instruction that triggered the PEBS event. Under certain complex microarchitectural conditions, the EventingIP field may be incorrect.

**Implication:** A measurement of ring transitions (using the edge-detect bit 18 in IA32\_PERFEVTSELx) may undercount, such as CPL\_CYCLES.RING0\_TRANS (Event 5CH, Umask 01H). Additionally, the sum of an OS-only event and a USR-only event may not exactly equal an event counting both OS and USR. Intel has not observed any other software-visible impact.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM122. RF May be Incorrectly Set in The EFLAGS That is Saved on a Fault in PEBS or BTS**

**Problem:** After a fault due to a failed PEBS (Processor Event Based Sampling) or BTS (Branch Trace Store) address translation, the RF (resume flag) may be incorrectly set in the EFLAGS image that is saved.

**Implication:** When this erratum occurs, a code breakpoint on the instruction following the return from handling the fault will not be detected. This erratum only happens when the user does not prevent faults on PEBS or BTS.

**Workaround:** Software should always prevent faults on PEBS or BTS.

**Status:** For the steppings affected, see the Summary Table of Changes.



### **BDM123. Some Memory Performance Monitoring Events May Produce Incorrect Results When Filtering on Either OS or USR Modes**

**Problem:** The memory at-retirement performance monitoring events (listed below) may produce incorrect results when a performance counter is configured in OS-only or USR-only modes (bits 17 or 16 in IA32\_PERFEVTSELx MSR). Counters with both OS and USR bits set are not affected by this erratum.

The list of affected memory at-retirement events for BDW is as follows:

MEM\_UOPS\_RETIRED.STLB\_MISS\_LOADS event D0H, umask 11H  
MEM\_UOPS\_RETIRED.STLB\_MISS\_STORES event D0H, umask 12H  
MEM\_UOPS\_RETIRED.LOCK\_LOADS event D0H, umask 21H  
MEM\_UOPS\_RETIRED.SPLIT\_LOADS event D0H, umask 41H  
MEM\_UOPS\_RETIRED.SPLIT\_STORES event D0H, umask 42H  
MEM\_LOAD\_UOPS\_RETIRED.L2\_HIT event D1H, umask 02H  
MEM\_LOAD\_UOPS\_RETIRED.L3\_HIT event D1H, umask 04H  
MEM\_LOAD\_UOPS\_RETIRED.L1\_MISS event D1H, umask 08H  
MEM\_LOAD\_UOPS\_RETIRED.L2\_MISS event D1H, umask 10H  
MEM\_LOAD\_UOPS\_RETIRED.L3\_MISS event D1H, umask 20H  
MEM\_LOAD\_UOPS\_RETIRED.HIT\_LFB event D1H, umask 40H  
MEM\_LOAD\_L3\_HIT\_RETIRED.XSNP\_MISS event D2H, umask 01H  
MEM\_LOAD\_L3\_HIT\_RETIRED.XSNP\_HIT event D2H, umask 02H  
MEM\_LOAD\_L3\_HIT\_RETIRED.XSNP\_HITM event D2H, umask 04H  
MEM\_LOAD\_L3\_HIT\_RETIRED.XSNP\_NONE event D2H, umask 08H  
MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED.LOCAL\_DRAM event D3H, umask 01H

**Implication:** The listed performance monitoring events may produce incorrect results including PEBS records generated at an incorrect point.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM124. Some DRAM And L3 Cache Performance Monitoring Events May Undercount**

**Problem:** Due to this erratum, the supplier may be misattributed to unknown, and the following events may undercount:

MEM\_LOAD\_UOPS\_RETIRED.L3\_HIT (Event D1H Umask 04H)  
MEM\_LOAD\_UOPS\_RETIRED.L3\_MISS (Event D1H Umask 20H)  
MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED.XSNP\_MISS (Event D2H Umask 01H)  
MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED.XSNP\_HIT (Event D2H Umask 02H)  
MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED.XSNP\_HITM (Event D2H Umask 04H)  
MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED.XSNP\_NONE (Event D2H Umask 08H)  
MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED.LOCAL\_DRAM (Event D3H Umask 01H)  
MEM\_TRANS\_RETIRED.LOAD\_LATENCY (Event CDH Umask 01H)

**Implication:** The affected events may undercount, resulting in inaccurate memory profiles. For the affected events that are precise, PEBS records may be generated at incorrect points. Intel has observed incorrect counts by as much as 20%

**Workaround:** None Identified

**Status:** For the steppings affected, see the Summary Table of Changes.



**BDM125. An x87 Store Instruction Which Pends #PE While EPT is Enabled May Lead to an Unexpected Machine Check and/or Incorrect x87 State Information**

**Problem:** The execution of an x87 store instruction which causes a #PE (Precision Exception) to be pended and also causes a VM-exit due to an EPT violation or misconfiguration may lead the VMM logging a machine check exception with a cache hierarchy error (IA32\_MCi\_STATUS.MCACOD = 0150H and IA32\_MCi\_STATUS.MSCOD = 000FH). Additionally, FSW.PE and FSW.ES (bits 5 and 7 of the FPU Status Word) may be incorrectly set to 1, and the x87 Last Instruction Opcode (FOP) may be incorrect.

**Implication:** When this erratum occurs, the VMM may receive an expected machine check exception and software attempting to handle the #PE may not behave as expected.

**Workaround:** None identified

**Status:** For the steppings affected, see the Summary Table of Changes.

**BDM126. General-Purpose Performance Monitoring Counters 4-7 Do Not Count With USR Mode Only Filtering**

**Problem:** The IA32\_PMC4-7 MSR (C5H-C8H) general-purpose performance monitoring counters will not count when the associated CPL filter selection in IA32\_PERFEVTSELx MSR's (18AH-18DH) USR field (bit 16) is set while OS field (bit 17) is not set.

**Implication:** Software depending upon IA32\_PMC4-7 to count only USR events will not operate as expected. Counting OS only events or OS and USR events together is unaffected by this erratum.

**Workaround:** None identified

**Status:** For the steppings affected, see the Summary Table of Changes.

**BDM127. Writing MSR\_LASTBRANCH\_x\_FROM\_IP May #GP When Intel® TSX is Not Supported**

**Problem:** Due to this erratum, on processors that do not support Intel TSX (Intel® Transactional Synchronization Extensions) (CPUID.07H.EBX bits 4 and 11 are both zero), writes to MSR\_LASTBRANCH\_x\_FROM\_IP (MSR 680H to 68FH) may #GP unless bits[62:61] are equal to bit[47].

**Implication:** The value read from MSR\_LASTBRANCH\_x\_FROM\_IP is unaffected by this erratum; bits [62:61] contain IN\_T SX and TSX\_ABORT information respectively. Software restoring these MSRs from saved values are subject to this erratum.

**Workaround:** Before writing MSR\_LASTBRANCH\_x\_FROM\_IP, ensure the value being written has bit[47] replicated in bits[62:61]. This is most easily accomplished by sign extending from bit[47] to bits[62:48].

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM128. APIC Timer Interrupt May Not be Generated at The Correct Time In TSC-Deadline Mode**

**Problem:** After writing to the IA32\_TSC\_ADJUST MSR (3BH), any subsequent write to the IA32\_TSC\_DEADLINE MSR (6E0H) may incorrectly process the desired deadline. When this erratum occurs, the resulting timer interrupt may be generated at the incorrect time.

**Implication:** When the local APIC (Advanced Programmable Interrupt Controller) timer is configured for TSC-Deadline mode, a timer interrupt may be generated much earlier than expected or much later than expected. Intel has not observed this erratum with most commercially available software.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM129. N/A. Erratum has been Removed**

### **BDM130. Precise Performance Monitoring May Generate Redundant PEBS Records**

**Problem:** Processor Event Based Sampling (PEBS) may generate redundant records for a counter overflow when used to profile cycles. This may occur when a precise performance monitoring event is configured on a general counter while setting the Invert and Counter Mask fields in IA32\_PERFEVTSELx MSRs (186H - 18DH), and the counter is reloaded with a value smaller than 1000 (through the PEBS-counter-reset field of the DS Buffer Management Area).

**Implication:** PEBS may generate multiple redundant records, when used to profile cycles in certain conditions.

**Workaround:** It is recommended for software to forbid the use of the Invert bit in IA32\_PERFEVTSELx MSRs or restrict PEBS-counter-reset value to a value of at least 1000.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM131. Reads From MSR\_LER\_TO\_LIP May Not Return a Canonical Address**

**Problem:** Due to this erratum, reads from MSR\_LER\_TO\_LIP (MSR 1DEH) may return values for bits[63:61] that are not equal to bit[47].

**Implication:** Reads from MSR\_LER\_TO\_LIP may return a non-canonical address where bits[63:61] may be incorrect. Using this value as an address, including restoring the MSR value that was read, may cause a #GP.

**Workaround:** Software should ensure the value read in MSR\_LER\_TO\_LIP bit[47] is replicated in bits[63:61]. This is most easily accomplished by sign extending from bit[47] to bits[63:48].

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM132. In eMCA2 Mode, When The Retirement Watchdog Timeout Occurs CATERR# May be Asserted**

**Problem:** A Retirement Watchdog Timeout (MCACOD = 0x0400) in Enhanced MCA2 (eMCA2) mode will cause the CATERR# pin to be pulsed in addition to an MSMI# pin assertion. In addition, a Machine Check Abort (#MC) will be pended in the cores along with the MSMI.

**Implication:** Due to this erratum, systems that expect to only see MSMI# will also see CATERR# pulse when a Retirement Watchdog Timeout occurs. The CATERR# pulse can be safely ignored.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM133. VCVTPS2PH To Memory May Update MXCSR in The Case of a Fault on The Store**

**Problem:** Execution of the VCVTPS2PH instruction with a memory destination may update the MXCSR exceptions flags (bits [5:0]) if the store to memory causes a fault (e.g., #PF) or VM exit. The value written to the MXCSR exceptions flags is what would have been written if there were no fault.

**Implication:** Software may see exceptions flags set in MXCSR, although the instruction has not successfully completed due to a fault on the memory operation. Intel has not observed this erratum to affect any commercially available software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM134. Using Intel® TSX Instructions May Lead to Unpredictable System Behavior**

**Problem:** Under complex microarchitectural conditions, software using Intel® TSX (Transactional Synchronization Extensions) may result in unpredictable system behavior. Intel has only seen this under synthetic testing conditions. Intel is not aware of any commercially available software exhibiting this behavior.

**Implication:** Due to this erratum, unpredictable system behavior may occur.

**Workaround:** It is possible for BIOS to contain a workaround for this erratum. Please see the Intel® White Paper "Performance Monitoring Impact of TSX Memory Ordering Issue" Document #604224 or contact your Intel® Representative for more information.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM135. A Pending Fixed Interrupt May Be Dispatched Before an Interrupt of The Same Priority Completes**

**Problem:** Resuming from C6 Sleep-State, with Fixed Interrupts of the same priority queued (in the corresponding bits of the IRR and ISR APIC registers), the processor may dispatch the second interrupt (from the IRR bit) before the first interrupt has completed and written to the EOI register, causing the first interrupt to never complete.

**Implication:** Due to this erratum, Software may behave unexpectedly when an earlier call to an Interrupt Handler routine is overridden with another call (to the same Interrupt Handler) instead of completing its execution.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM136. System May Hang Under Complex Conditions**

**Problem:** Under complex conditions, insufficient access control in graphics subsystem may lead to a system hang or crash upon a register read.

**Implication:** When this erratum occurs, a system hang or crash may occur.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM137. Instruction Fetch May Cause Machine Check if Page Size Was Changed Without Invalidation**

**Problem:** This erratum may cause a machine-check error (IA32\_MCi\_STATUS.MCACOD=005H with IA32\_MCi\_STATUS.MSCOD=00FH or IA32\_MCi\_STATUS.MCACOD=0150H with IA32\_MCi\_STATUS.MSCOD=00FH) on the fetch of an instruction. It applies only if (1) instruction bytes are fetched from a linear address translated using a 4-Kbyte page and cached in the processor; (2) the paging structures are later modified so that these bytes are translated using a large page (2-Mbyte, 4-Mbyte or 1-GByte) with a different physical address (PA), memory type (PWT, PCD and PAT bits), or User/Supervisor (U/S) bit; and (3) the same instruction is fetched after the paging structure modification but before software invalidates any TLB entries for the linear region.

**Implication:** Due to this erratum an unexpected machine check with error code 0150H with MSCOD 00FH may occur, possibly resulting in a shutdown. This erratum could also lead to unexpected correctable machine check (IA32\_MCi\_STATUS.UC=0) with error code 005H with MSCOD 00FH.

**Workaround:** Software should not write to a paging-structure entry in a way that would change the page size and either the physical address, memory type or User/Supervisor bit. It can instead use one of the following algorithms: first clear the P flag in the relevant paging-structure entry (e.g., PDE); then invalidate any translations for the affected linear addresses; and then modify the relevant paging-structure entry to set the P flag and establish the new page size. An alternative algorithm: first change the physical page attributes (combination of physical address, memory type and User/Supervisor bit) in all 4K pages in the affected linear addresses; then invalidate any translations for the affected linear addresses; and then modify the relevant paging-structure entry to establish the new page size.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM138. PMU MSR\_UNC\_PERF\_FIXED\_CTR is Cleared After Pkg C7 or Deeper**

**Problem:** The Performance Monitoring Unit Uncore Performance Fixed Counter (MSR\_UNC\_PERF\_FIXED\_CTR (MSR 395h)) is cleared after pkg C7 or deeper.

**Implication:** Due to this erratum, once the system enters pkg C7 or deeper the uncore fixed counter does not reflect the actual count.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Table of Changes.

### **BDM139. N/A. Erratum has been Removed**



# Specification Changes

---

The Specification Changes listed in this section apply to the following documents:

- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide*

There are no new Specification Changes in this Specification Update revision.



# Specification Clarifications

---

The Specification Clarifications listed in this section may apply to the following documents:

- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide*

There are no new Specification Changes in this Specification Update revision.



# Documentation Changes

---

The Documentation Changes listed in this section apply to the following documents:

- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide*

All Documentation Changes will be incorporated into a future version of the appropriate Processor documentation.

**Note:** Documentation changes for Intel® 64 and IA-32 Architecture Software Developer's Manual volumes 1, 2A, 2B, 3A, and 3B will be posted in a separate document, Intel® 64 and IA-32 Architecture Software Developer's Manual Documentation Changes. Use the following link to access this file: <http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html>

There are no new Documentation Changes in this Specification Update revision.

