

Intel® QuarkTM microcontroller D1000 Programmer's Reference Manual November 2015 d underined underined underined underined underined underined underined under ned unde



You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting: http://www.intel.com/design/literature.htm


Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at http://www.intel.com/ or from the OEM or retailer.

No computer system can be absolutely secure.

Intel, Intel Quark, and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2015, Intel Corporation. All rights reserved.



Contents

		20.5			
		wood m.			
1.0	Introduction.	40er	óó		12
	1.1 Intel® O	uark™ microcontroller D100	0 CDLI Overview		12
		s			
		d Data Interfaces			
	1.4.1 I	nstruction Alignment			13
		Data Alignment			
		Stack Alignment			
		Point			
	1.5 Hoading	01116			13
2.0	Compatibility	"Gen			14
3.0	Memory Mode	L			16
3.0					
		syte Order			
		ng			
		Ordering			
	3.3.1	Strong Ordering Rules			17
		Veak Ordering Rules			
		lixed Ordering Rules			
		Vrite Flushing			
		ifying Code			
(11)		havior			
		Stack Alignment			
	3.5.2	Stack Over/Underflow			18
4.0	Registers			40"	20
		Purpose Registers			
		urpose Registers			
5.0	Exceptions		: 2ec		24
0.0		n Types			
		nterrupts			
170		aults			
		raps			
A		Aborts			
	5.2 Exception	n Handling			25
	5.3 Triple Fa	ult			25
	5.4 Interrupt	: Descriptor Table		Ø	26
		f Interrupt Descriptors			
		n 0 - Divide Error (#DE)			
		Exception Class			
	5.6.2 E	Error Code			27
	5.6.3	Saved Instruction Pointer			
	5.6.4 F	Program State Change			
	5.7 Exception	n 1 - Debug Exception (#DB)			
	5.7.1 E	xception Class			
	5.7.2 E	rror Code			
	5.7.3	Saved Instruction Pointer			
	5.7.5				
	5.7.4 P	Program State Change			28
	5.8 Exception	n 3 - Breakpoint (#BP)			28
	5.8.1 E	exception Stack Frame			29
	5.8.2 E	exception Class			29
	Yezz				
	, un		ge,		28 28 29 29
		oozus	Ulli	Intel [®] Quark TM microcontrolle	D1000
	nber 2015			4 1111	PRM
Docun	nent Number: 332913	002US		od undefined un.	3
nu				Sille	
		, Ulli			
				, Ull	



		ndefine	Lefined .	ndefined
,	0	ed undefine		
II)	ntel/		Intel [®] Quark [™] microcontroller D1000—Conter	nts
	d III.	4 0	inde inde it.	
4efin		ineo.	ed uli.	20
Under	5.8.3 5.8.4			
	5.8.5			
	5.9 Exce	ption 6 - Invalid Opcode (#UD)		29
	5.9.			
	5.9.2 5.9.3		381	
	5.9.4			
	5.9.			
		ption 8 - Double Fault (#DF)		30
yeil.				
4 Une				
	5.12 Exce	ption 13 - General Protection (#	#GP)	32
gei				
4 Ullie			ACI	
S _{II} .	5.13 Exce	ption 18 - Machine Check (#MC	2)	34
	5.14 Exce	ptions 32-255 - User Defined In	nterrupts	36
defined undef	5.14		à	
	5.14 5.1 <i>4</i>			
d ull.	5.14			
	5.14			
e,	5.15 Exce			
	5.15			
			Fault Order	
6.0				
	6.3.1	I IDT Location		43
7.0	6.3.2	2 IDT Alignment		43
7.0				14
ge,	7.1 Inter	rupt Vectors and Priorities		14
				14
	7.3 Loca	I APIC Registers		45 46
	/.3	i Task Friority Register (TPR)		14 14 14 15 46
			defin	INGS
Intel [®]	Quark TM microo	controller D1000	I rive	
PRM	efine		November 20 Document Number: 332913-002	15
7,100		defill	bocament Number. 552515-002	
		une	adeil	
PRM 4			November 20 Document Number: 332913-002	
		247.7		

Contents—Intel® QuarkTM microcontroller D1000



dell		ined undefine	1000 mdefined und	fined .
		ed une	und	Ø,
Con	tents—In	tel [®] Quark TM microcontroller D	1000	(intel)
con the state of t	dunc		inder	
ight			ed b	d une
unde		7.3.2 Processor Priority 7.3.3 End-of-Interrupt F	Register (PPR)	46 47
		7.3.4 Spurious Interrup	t Vector Register (SIVR)	47
		7.3.5 In-Service Registe	er (ISR) Bits 47:32	
	7.4			2
		7.4.1 Local Vector Table	e Timer Register (LVTTIM	ER)48
				49
	7.5	IOAPIC Registers		50
	7.6 7.7	IOAPIC Redirection Entry	Registers	50 51
undefined undefin	7.8	Interrupt Polarity		51
8.0	Instr	uction Set		52
efine	8.1	Intel® Quark™ microcont	roller D1000 CPU Instruc	tions 52
	8.2			
	8.3	Addressing Modes		53
	8.4			
	8.5 8.6			
	8.7	Displacement and Immed	iate Bytes	54
defi	8.8 8.9	Opcode Column in Instruc	tion Description truction Description	
4 Uno	8.10	Operation Section	9	59
	8.11			61 61
undefined undefi	0.12			
O.	0.12			62
	8.13			
		8.13.2 Exceptions		64
				64
d undefined undef		8.14.2 Exceptions		65
Inde	8.15			
ined to	8.16			
defill	0.17	8.16.1 Operation		66
Unc	8.17			
	8.18	BTR - Bit Test and Reset .		68
	8 19			
	4.1	8.19.1 Operation		69
	8.20			
	8.21			leword
ed m.	0.22			71
efine	8.22			71 71
IIIOC	8.23	CLI - Clear Interrupt Flag		71
ed undefined unde	8 24	8.23.1 Operation	Flag	
	5.27	S. 18 Complement carry	9	
		inge.	defill	ni.
A./	mb =2 201	F	A uno	Intel [®] Quark TM microcontroller D1000
5	ember 201 Iment Nun	5 nber: 332913 002US		PRM
4 une			inge.	define
Jefined und		ned	Flag	PRM
		AND THE RESERVE OF THE PERSON		



	adefi	ue.	is fined t		defined un
	tel hed under		d unde		Jefii.
(in	tel)	on Two Operandsonon	Intel [®] Quark TM microcontrolle	er D1000—Contents	
	()1	d unos		indell.	
defill	8.24.1 Operation	on		72	
4 nu	.25 CMP - Compare	Two Operands		72	
files.	8.25.1 Operation	on	adward		
C			adword		29 U
8	.27 DEC - Decremen	nt by 1		74	Silver
c					Ige.
C					
	.29 HLT - Halt			75	
80113					
ndel. 8					
od un.	8.31.1 Descript	tion		76	
Since					
C.					60
8	.33 INT - Call to Int	errupt Procedure		78	efine
8					
	8.34.1 Descript	tion	<u> </u>	79	
Dir.					
	.37 LEA - Load Effec	ctive Address		82	
efine					
8			gister		
	8.38.1 Descript	tion		82	16/11/1
Q					uno
C					
	.40 MOVSX - Move	with Sign-Extend		85	
8	.41 MOVZX - Move	with Zero-Extend		85 85	
idefined under 8					
ed u.	8.42.2 Operation	on		87	
Jefin 8					
10.0					
8	.45 NOT - One's Cor	mplement Negation		89	46till.
S					nuc.
C			<u></u>		
8	.47 POP - Pop a Dou	ubleword from the Stack	0	90	
9					
inde					
	.49 PUSH - Push a [Doubleword onto the Stack	·	91	
defin-				92 a2	
8				92	44.0
8	.52 RET - Return fro	om Procedure		93	defill
	8.52.1 Operation	on	ined U	93	dune
Intel [®] ∩ı	ark TM microcontroller D100	on	uger.	define	d undefin
PRM 6		- ned	Document Nu	November 2015 mber: 332913-002US	
inde		Aefill.	Document Nul	IIDEL. 332313-00203	
		4 unc	100	S.	
efin			ed III.		

Contents—Intel® QuarkTM microcontroller D1000



geir		ntel [®] Quark TM microcontroller ROL/ROR - Rotate SAL/SAR - Shift Arithma			
		d uno		indell.	
	Comtomto In	ntel [®] Quark TM microcontroller	, D1000		
ndefined und	contents—in	nter Quark microcontroller	Dioo		(intel)
	ed u.		4 nuor		
A	efill o F2	DOL/DOD Datata			ed ull.
i uno	8.53 8.54	SAL/SAR - Shift Arithme			94 94
	8.55	SBB - Integer Subtracti	on with Borrow		95
	0.56	8.55.1 Operation			
	8.56 8.57	SHL/SHR - Shift SIDT - Store Interrupt I			
		8.57.1 Description			98
	0 50	8.57.2 Exceptions STC - Set Carry Flag			
	0.30	8.58.1 Operation			
	8.59	STI - Set Interrupt Flag			98
undefined un	8 60	8.59.1 Operation SUB - Subtract			
4 UIV	8.00	8.60.1 Operation			
	8.61	TEST - Logical Compare			100
dell		8.61.1 Description 8.61.2 Operation			
71.	8.62	UD2 - Undefined Instru			
		8.62.1 Exceptions			101
	8.63	XOR - Logical Exclusive 8.63.1 Operation			
	الاحتراد م	ing From IA			
	A Port	PUSHA			
	A.2	POPA			104
dul	A.3	XCHG			
Filler	A.4 A.5	Instruction Prefixes INT and INT3			
undefined ur	A.6	Interrupt Descriptors			106
O.	A.7 A.8	IO Instructions			
	A.6 A.9	Exceptions			
	A.10	Segmentation			108
	B IOAI	PIC Programming Exam	nples		110
	B.1	Masking Interrupts			110
d undefined L					
ed u	Figures				
iefine	1 CPI	J Byte Order that Follows			
INOL	2 Gei 3 Spe	neral Purpose Registers ecial Purpose Registers			
	4 Fla	gs Defined in the EFLAGS			
	5 CPI	J Interrupt and Trap Desc	criptor Format		26
		ception Frame Saved on the Ception Frame Saved O			
		ception Frame Saved on the			
		ception Frame Saved on t			
	10 Exc 11 Exc	ception Frame Saved on t ception Frame Saved on t			
	12 Exc	ception Frame Saved on t			
ed undefined	13 Exc	ception Frame Saved on t			
, uno	14 Exc 15 Hai	ception Frame Saved on t rdware Operations Perforr	ne Stack for External II med on Excention Entry	nterrupts ,	
	15 1101	raware operations remon	ned on Exception Entry	Indi	
		undefinedich	defi		eine
		, V.	4 nugar	Intel [®] Quark	TM microcontroller D1000
	November 201 Document Nur	15 mber: 332913 002US	med on Exception Entry		PRM 7
	Muor		odeii.		efine
			d ui.	101	
16/11.					



	rden	, est	Inec	
	tel	4 unde		defill
(inl	tel	Intel [®] Qu	ark TM microcontroller D1000—Contents	
		"luge,	defill	
Silve		red tr	4 Une	
16	Hardware Operations Performed or (Continued from Figure 15)	Exception Entry Primari	ly Related to the IDT.P Bit	
17	Hardware Operations Performed or	Exception Entry from S	upervisor Mode (Continued from	
10	Figure 16) Hardware Operations Performed or		40	
	Overview of the APIC that Integrat			
20	Task Priority Register		46	ge,,
	Processor Priority Register End-of-Interrupt Register			
23	Spurious Interrupt Vector Register		47	
	In-Service Register			
	Interrupt Request Register LVT Timer Register			
27	Local APIC Timer Initial Count Regi	ister	49	
	Local APIC Timer Current Count Re Format of The IOAPIC Redirection			
	The CPU Instruction Format Exactly			
	Structure of the ModR/M Byte			life)
	Structure of the Scale-Index- Base ADC Algorithm			
34	ADD Algorithm		64	
	AND Algorithm			
	BSWAP Algorithm BT Algorithm			
38	BTC Algorithm		67	
	BTR AlgorithmBTS Algorithm			
41	CALL Procedure using Relative Jum	p with Opcode E8 cd	70	
	CALL Procedure using Absolute Add			
	CBW Algorithm CWDE Algorithm			-yei
45	CLC Algorithm		71	Ulu
	CLI Algorithm CMC Algorithm			
	CMP Algorithm			
49	CWD Algorithm		74	
	CDQ Algorithm DEC Algorithm			
52	IMUL Algorithm		77	
53 54	INC AlgorithmIRET Algorithm			
55	IDTR Format			
56	Example Use of the LIDT Instruction	on to Setup an IDT with a	Full 256 Entries83	inde
	MOV Algorithm MUL Algorithm			9 0.
59	NEG Algorithm		88	
	NOT Algorithm			
62	OR Algorithm Operation of POPFD			
63	SBB Algorithm		96	
64 65	STC AlgorithmSTI Algorithm		98	
	SUB Algorithm		100	
67	TEST Algorithm			Α(
68	XOR Algorithm	idefined undefined i	102	ed und
Intel [®] Qua	ark TM microcontroller D1000	4 under	ndefin	
PRM 8	11.		November 2015 Document Number: 332913-002US	
		76,		

Contents—Intel® QuarkTM microcontroller D1000



gel.		define		hed undefined s		Jefined une
		ed unc		inder		efine
	Conten	ts—Intel [®] Quark TM microcont	troller D1000		(intel)	
	۸.	nuor	indelli			
	FILLECT		ed un		4 Une	
inde	69	Flags Defined in the EFI	_AGS Register		107	
	Tabl	05	June	"inge"		
	1 abi		Memory		17	4 une
	2	FLAG Detailed Descripti	ons		22	
	3 4					
	5	Exception Stack Frame	Description	.00	32	
	6 7			······		
	8	External Interrupt Sour	ces and Associated Inte	errupt Vector	45	
, uno	9 10					
	11 12					
"uger,	13	Addressing Modes Spec	ified with the ModR/M	Byte	56	ed or
	14 15			for Base Encoding of 5 (1		
	16	Instruction Column Det	ails		59	
	17 18			t After an Arithmetic Oper or Various 8-bit Operands		
	19	All EFLAG Combinations	After Executing CMP f	or Various 8-bit Operands	73	
	20 21					
od un	22	EFLAGS Condition Code	s Associated with Each	Conditional Jump Instruc	tion81	
ie fine	23 24	Results of the MUL Inst Instruction Prefix Bytes	ruction		106	711.
MUOG	25	Interrupt Descriptor Tal	ble (IDT)	iin	107	
		ed uli		unole		odefill
		define			ed	
		d uno		3,,	define	
			raed u.		4 nug	
717			defill		Fined	
			ed une	ind		
deill		ile i	Vec	ined to		4 11
3 Ulli		unde		defill		
				od um		"luge.
		ndeir		efine	ined in	
		ed uli	, un		adeill	
	4efil				ed uli,	
20						
			ed ui	4 UT		
inder		4ef		*ineo		ed !
du		4 nuo		"uge"		define
		Instruction Prefix Bytes Interrupt Descriptor Tal		raed n.		4 nuo
		"luge,		Intel® Qua	fine	
	Novemb	er 2015	ad un	Intel [®] Qua	ark TM microcontroller D1000 рвм	
	Docume	nt Number: 332913 002US	18 fines		9	

i stined ut



ndefined und **Revision History**

d nur	Revision	HISTO	ory		define	
	Revision		fined unt		ned undefine	ad undefine
	Date	Revision	Description	defi		-Fin
	November 2015	002	Revised table 11 IOAPIC Mem	ory Mapped Registers		"uge"
	October 2015	001	Initial release	eine.		29 A.
ed un	defines		fined undefined	§ §	ed undefined v	
	, un	Jefined '	iuger,	adefined undef	ijine	i efined undefir
ned u	ndefineo		stined undefine	du	ed undefined	nuge
	red ur	idefined	Revised table 11 IOAPIC Memi Initial release	d undefined unde	3fil'	indefined undef
ined '	Indefil.		defined undefin		sined undefined	
		adefine	J riug	offined und	Zer.	raed unde

d underined underined underined underined underined underined underined under new unde

undefined undefi undefined undefi

(intel) defined un

November 2015 Document Number: 332913 002US i stined ut

2015 Number: undefined undefi



1.0 Introduction

This document describes the external architecture of the Intel[®] Quark[™] microcontroller D1000 processor. This description includes core operation, external interfaces, register definitions, etc. This document is intended as a reference for a logic design group, architecture validation, firmware development, software device developers, test engineers or anyone who may need specific technical or programming information about the Intel[®] Quark[™] microcontroller D1000.

1.1 Intel® Quark™ microcontroller D1000 CPU Overview

Important characteristics of the Intel $^{\circledR}$ Quark $^{\intercal \bowtie}$ microcontroller D1000 CPU are provided in the following list:

- 32-bit processor core
- IA-32 instruction encoding
- 5 stage pipeline
- · Harvard architecture
- 8KB of on-chip data SRAM
- 32KB of on-chip data/execution FLASH
- Deterministic 21 Cycle interrupt latency
- Minimal processor initialization for fast power-up

1.2 Interrupts

The CPU implements an Advanced Programmable Interrupt Controller (APIC) with an integrated IOAPIC. The CPU routes incoming interrupts via an Interrupt Descriptor Table (IDT). The IOAPIC is tightly coupled with the local APIC. The IOAPIC supports external interrupts that map to the Interrupt Descriptor Table (IDT) starting at vector 20h. Vectors 0 to 1Fh are reserved for processor exceptions.

1.3 I/O

All I/O interaction occurs via Memory Mapped I/O (MMIO). MMIO device registers map into the Strongly Ordered memory range as described in "Memory Ordering" on page 16.

November 2015 Document Number: 332913-002US



Code and Data Interfaces

The CPU uses a Harvard architecture, which means separate physical interfaces for code and data. Data interfaces are 32-bits wide, support read-modify-write transactions efficiently and allow memory modification at byte granularity. The instruction interface provides a 16 byte fetch width. Due to the variable length instruction set of the CPU, a wider instruction fetch path improves performance. This issue is of particular importance for branch performance in which the pipeline must restart instruction fetch at the branch target address.

Instruction Alignment

The CPU imposes no instruction alignment restrictions. However, alignment can affect hardware instruction fetch efficiency, particularly alignment of the target of jump or call instructions. For these cases, instruction alignment up to an 8 byte boundary may improve efficiency.

Note:

RTL simulators often assert on a read from uninitialized memory. This may occur when an instruction fetch near the end of the elf code segment reads uninitialized memory following the last instruction byte. Pad the code segment using linker script commands to avoid this problem.

Data Alignment

The CPU imposes no data alignment restrictions. When fetching arbitrary data, the CPU performs one or possibly two reads from 4 byte aligned addresses. To maximize efficiency, software should arrange data items on natural boundaries up to a maximum alignment of 4 bytes.

Stack Alignment 1.4.3

As with data accesses, the Intel[®] Quark™ microcontroller D1000 CPU does not impose alignment restrictions on the stack pointer (ESP). However, a stack pointer that is not aligned with respect to push/pop size imposes a significant efficiency penalty. Software should maintain the stack on 4 byte boundary.

Floating Point

The CPU does not implement hardware floating point support. The compiler provides a software implementation of floating point functions transparently to the C/C++

November 2015 PRM Document Number: 332913-002US



2.0 Compatibility

The CPU borrows IA-32 instruction encoding, but is not an IA-32 processor and is not compatible with existing IA-32 applications or operating systems. Specifically, the Intel[®] Quark™ microcontroller D1000 CPU supports only a subset of the full IA-32 instruction set. Likewise, the CPU architecture excludes many legacy features such as segmentation. The CPU implements system software features not available or solved differently on IA-32. Software written for IA-32 processors requires porting to the Intel[®] Quark™ microcontroller D1000.

undefined undefi undefined undefi

(intel) defined un

I underlined underline

November 2015 Document Number: 332913-002US i rined ur

2015 Number undefined undefi




3.0 Memory Model

The CPU provides a simple linear physical 32-bit memory model. The CPU does not support any form of memory address segmentation. The following sections provide additional detail.

3.1 Bit and Byte Order

The CPU uses little-endian byte order. See Figure 1.

Figure 1. CPU Byte Order that Follows the Little-Endian Convention



The CPU supports 8-bit (byte), 16-bit (word) and 32-bit (dword) data accesses. The CPU does not support 64-bit (qword) access. Instructions performing 16-bit data accesses require a 66h instruction prefix byte. In general, the 66h prefix provides an operand size override for most data or register access instructions.

3.2 Addressing

The CPU uses flat and physical addressing for memory. Flat means that the CPU does not use any form of memory segmentation. Physical means the CPU does not perform memory address translations. Software uses physical memory addresses.

3.3 Memory Ordering

The CPU supports two memory ordering models, Strongly Ordered and Weakly ordered. The CPU differentiates between Weakly Ordered and Strongly Ordered memory by the highest address bit. Thus Memory-Mapped IO devices appear at addresses higher than 80000000 as shown in Table 1.



Memory located in the Weakly Ordered memory range must be free of side effects. Thus, a read or write to an address in Processor Ordered memory must not affect the contents of a different address in Processor Ordered memory or any other memory region. This guarantee allows the processor to more efficiently access Processor Ordered memory. The CPU may perform speculative reads in Processor Ordered memory.

A read or write to Strongly Ordered memory need not be free of side-effects. Thus, a read or write to an address in Strongly Ordered memory may affect the content of a different Strongly Ordered memory address. A read or write to Strongly Ordered memory must not affect the content of Processor Ordered memory.

Table 1. Strong and Weak Order Memory

Ad	Idress Range	Memory Ordering Model		
defills	FFFFFFFh	ines and		
d une	· ·	Strongly Ordered		
tinect	80000000h	ed n.		
	7FFFFFFh	fines		
	od une	Weakly Ordered		
	00000000h	ined		

3.3.1 Strong Ordering Rules

For Strongly Ordered accesses, the CPU issues reads and writes on the external memory interface in the same order encountered in the instruction stream.

3.3.2 Weak Ordering Rules

For accesses to Weakly Ordered memory, the following rules apply.

- Reads are not reordered with other reads.
- · Writes are not reordered with other writes
- · Writes are not reordered with older reads.
- Reads may be reordered with older writes to different locations but not with older writes to the same location
- Reads or writes cannot be reordered with respect to serializing instructions.

3.3.3 Mixed Ordering Rules

For access sequences involving both Weakly Ordered memory and Strongly Ordered memory, the following rules apply.

- Writes to Weakly Ordered memory are not reordered with respect to Strongly Ordered writes.
- Reads to Weakly Ordered memory may be reordered with respect to Strongly Ordered reads or writes.

Intel[®] QuarkTM microcontroller D1000 November 2015 PRM Document Number: 332913-002US 17



3.3.4 Write Flushing

Writes to MMIO registers in devices may traverse a variety of intermediate buffers depending on the nature of the embedded design. These buffers may not be visible to the CPU. If software requires a strongly ordered write to take immediate effect, then software must cause a write flush. The recommended method is to follow a strongly ordered write with a read to the same MMIO address.

3.4 Self-Modifying Code

Except for bulk FLASH reprogramming, the CPU cannot create self-modifying code. The CPU cannot execute out of on-chip SRAM.

3.5 Stack Behavior

The CPU uses a grow-down stack. The CPU follows decrement-then-write behavior for pushes and read-then-increment behavior for pops. The CPU stack pointer register is ESP. Other than being the implied pointer in stack specific instructions, the %esp register behaves as a general purpose register.

3.5.1 Stack Alignment

As with data accesses, the CPU does not impose alignment restrictions on the stack pointer (ESP). However, a stack pointer that is not aligned with respect to push/pop size imposes an efficiency penalty. Software should maintain the stack on 4 byte boundary.

Note that the PUSH instructions are irregular with regard to stack alignment. 8-bit push instructions sign extend the value to enforce stack alignment but 16-bit push instructions do not sign extend and cause an unaligned stack. See Section 8.49 for more information.

3.5.2 Stack Over/Underflow

In general, stack over/underflow behaves like an errant data pointer bug.

indefined undefined undefi undefined undefi

(intel) defined un

I underlined underline d underined underined underined underined underined underined underined under new unde

> November 2015 Document Number: 332913-002US

i sined ur

d underined under index undex under index undex undefined undefi

November 2015

Document Number: 332913-002US



4.0 Registers

The CPU defines 7 general purpose registers, a stack pointer and an instruction pointer. The CPU also implements several other system support registers such as a supervisor stack pointer.

4.1 **General Purpose Registers**

The CPU 32-bit general purpose registers (see Figure 2) have 8-bit and 16-bit renames as shown. The 16-bit forms of EAX, EBX, ECX and EDX are AX, BX, CD, DX respectively.

Note: 16-bit wide accesses requires the 66h prefix on the instruction. 32-bit and 8-bit forms are encoded without a prefix.

Figure 2. **General Purpose Registers**

adelli		31 16	15 8	7 0	
dull.	EAX	inos	AH	AL	
fines	EBX	260	ВН	Ullo BL	.0
inde.	ECX	delille	CH SING	CL	ed un
	EDX	1 nue	DH O	DL	iefine
	ESI	30	3 W	SI	INOL
	EDI		is files)I	9
الم	EBP		B	P	
fines	ESP		Stack Pointer	4 une	
ed unde.		indefili		defines	
undefines	32-bit	struction opcode specifies the form. The 66h prefix provice grand form into a 16-bit ope	des an operand width overr	gister as either an 8-bit or ide which converts the 32-	ined u
		d ui.	inge		delli



4.2 Special Purpose Registers


In addition to the general purpose registers, the CPU defines several special purpose registers. See Figure 3.

The IDTR Address register contains the starting address of the Interrupt Descriptor Table (IDT). The IDTR Limit register contains the size in bytes of the IDT. The IDTR Limit register allows software to reduce the memory footprint of the IDT by eliminating unneeded vectors. For more information, see Section 8.38 which describes initialization of this register.

If an external interrupt or INT instruction requires a vector beyond the byte limit in the IDTR Limit register, the CPU generates a General Protection Fault (#GP) with the IDT flag set in the error code. See Section 5.12. The exception handling algorithm in Figure 15, Figure 16 and Figure 17 provide additional detail.

The Interrupt Descriptor Table Register (IDTR) is split into a 32-bit Address field and a 16-bit Limit field.

Figure 3. Special Purpose Registers



undefined 2... 4.3 EFLAGS

The CPU supports a status register called EFLAGS as shown in Figure 4 and Table 2.

The CPU reserves EFLAGS bits shaded gray. For a comparison with IA-32, refer to Appendix A.8. Status flags represent the status of arithmetic operations or other cases that can be manipulated by user-mode processes. Fixed flags are read-only and do not change state. System flags r present processor state that cannot be altered by a user-mode process. Writes in user-mode to these bits are ignored. Reserved flags cannot be altered by a user or supervisor mode process. Writes to these bits generate a General Protection Fault (#GP).

Figure 4. Flags Defined in the EFLAGS Register



	cill's			
والم	nder.		indefi	ine defined
iefines	Flag	Bit	Туре	Description
Inde	CF	0	Status	Carry Flag
aed th		1,111	Fixed	Always 1
defille		2	Reserved	ad W
unde	6	5-3	Reserved	Silve
30	ZF	6	Status	Zero Flag
	000		·	70.

November 2015
Document Number: 332913-002US

Their Quark Interventional Droop
PRM
21



ed undefin		e	Intel [®] Quark TM microcontroller D1000—R	egisters
		ed undefill	Jundefi	
Flag	Bit	Туре	Description	
SF	7	Status	Sign Flag	
TF	8	System	Trap Flag	ofined v
IF O	9	System	Interrupt Enable Flag	ineo
9,01	10	Reserved	Inoc	deilli
OF	11	Status	Overflow Flag	4 1100
	12-31	Reserved	ć	ines
		ed uno	, unde	
NG Detailed	Descriptions	ine		
Flag	, nuo		Description	

undefined un Table 2.

ino	12	2-31	Reserved		eines	
isfined L			ed nur		4 under	
Table 2. FLAG Det	ailed Descrip	otions	•		finec.	_
Flag	الم	71,,	I	Description		jo.
indeil. CF	out of the an overflo	e most-sign ow conditio c. Software	ificant bit of the resum for unsigned-integ	arithmetic operation gene ult; The CPU clears CF oth ger arithmetic. CF is also u e CF directly using the ST	erwise. This flag indicates used in multiple precision	indefined un
ZF	Zero Flag otherwise		sets this flag if the	result of the operation is a	zero; The CPU clears ZF	
SF				to the most-significant bit s a positive value and 1 in		
of undefined undefined units	too small CPU clear	a negative	number (excluding wise. This flag indicate	the integer result is too la the sign-bit) to fit in the c ates an overflow condition	destination operand. The	
in the	clears TF exception inspected instructio POPFD or interrupt the conte	to disable so after each after each n, the CPU TRET. Whe gate or a to nts of the Iom affectin	single-step mode. In instruction. This all instruction. If softw generates a debug n accessing an exce rap gate, the CPU cl EFLAGS register on g interrupt response	able single-step mode for n single step mode, the CF lows the execution state o vare sets the TF flag using exception after the instruct petion or interrupt handler ears the TF flag in the EFL the stack. Clearing the TF e. A subsequent IRET instracts.	PU generates a debug f a program to be a POPFD or IRET ction that follows the through either an AGS register after saving flag prevents instruction	d undefined un
defined undefined under le	hardware maskable maskable from the	interrupt r hardware hardware	equests. Software s interrupts. Software interrupts. Similarly Iding the IF flag valu	s the response of the procests IF using the STI instructions of the STI instructions of the IF flag with the standard POPFD instructions. The CPU clears the IF fluctions of the IF flucti	uction to respond to e CLI instruction to inhibit cructions load EFLAGS	
AU.	Indefi			ned undefines		ed undefined b
d undefined undefined undefineed		, unde	Fined under		adefined undefin	
Intel [®] Quark [™] microcontroller	d undefine			ned undefined u		ned undefined
Intel [®] Quark TM microcontroller	D1000		indef		4eff	Ue
Intel® Quark in microcontroller PRM 22	D1000		sined u	Docume	November 201 nt Number: 332913-002U	5
PRM 22		ind	E.		define	
Lefine	440	leg r		.61	nur	

(intel) defined un

undefined undefi undefined undefi I underlined underline d underined underined underined underined underined underined underined under new unde

November 2015 Document Number: 332913-002US i rined ur

d underined under index undex under index undex undefined undefi



5.0 Exceptions

An exception is a discontinuity in the instruction stream to handle unusual circumstances or external events. The CPU implements an exception handling architecture based on an Exception Processing Unit (EPU), an Advanced Programmable Interrupt Controller (APIC) and integrated IOAPIC. The EPU directs exception handling by means of a memory resident Interrupt Descriptor Table (IDT) which is controlled by software. The APIC and IOAPIC provide an interface to external interrupt sources as described in Chapter 7.0, "APIC and IOAPIC" on page 44. Because the CPU eliminates segmentation and other overheads, interrupt processing requires approximately 21 cycles from assertion of an interrupt at the IOAPIC input to execution of the first instruction of the interrupt handler.

5.1 Exception Types

The CPU supports interrupts, faults, traps and aborts. The CPU treats faults and traps as synchronous exceptions associated with a specific instruction. Interrupts and aborts are not associated with a specific instruction.

When an exception occurs, the CPU's Exception Processing Unit (EPU) redirects execution to the appropriate exception handler routine. System software specifies exception handler entry points via a Interrupt Descriptor Table (IDT) in memory. Software executing in supervisor mode loads the location of the IDT using the LIDT instruction.

5.1.1 Interrupts

An interrupt is an external asynchronous event routed to the CPU through the APIC, e.g. device and timer interrupts.

5.1.2 Faults

A fault is an exception that can generally be corrected and that, once corrected, allows the program to be restarted with no loss of continuity. When a fault is reported, the processor restores the machine state to the state prior to the beginning of execution of the faulting instruction. The return address (EIP in the stack frame) for the fault handler points to the faulting instruction, rather than to the instruction following the faulting instruction.

For a Not-Present Fault (#NP) or General Protection Fault (#GP), the CPU pushes an additional 32-bit error code in the exception stack frame. The error code allows software to resolve ambiguities regarding the source of the #NP or #GP.

For a Machine Check Fault (#MC), the CPU supports an additional 32-bit error code and a 32-bit address on the exception stack frame.



5.1.3 Traps

A trap is an exception that is reported immediately following the execution of the trapping instruction. Traps allow execution of a program or task to be continued without loss of program continuity. The return address for the trap handler (EIP in the stack frame) points to the instruction to be executed after the trapping instruction.

If the CPU detects a trap for an instruction which transfers execution, the return instruction pointer (EIP in the stack frame) reflects the transfer. For example, if a trap is detected while executing a JMP instruction, the return instruction pointer points to the destination of the JMP instruction, not to the next address past the JMP instruction.

5.1.4 Aborts

An abort is an exception that does not always report the precise location of the instruction causing the exception and does not allow a restart of the program or task that caused the exception. The CPU uses aborts to report severe errors, such as double faults.

5.2 Exception Handling

After recognizing an exception, the CPU saves context information to the stack, then jumps to the address specified by the matching IDT entry. The format of the saved stack frame depends on the nature of the exception. The sections describing each exception provide specific stack frame information.

5.3 Triple Fault

The CPU generates a Triple Fault when unable to process a Double Fault (#DF) due to problems in the Interrupt Descriptor Table (IDT). On a Triple Fault, the CPU takes the following actions:

- Enters the stopped state
- Asserts the CPU ERR output signal

Exit from the stopped state is by an external hardware signal only, specifically, one of the following.

- · Power cycle
- External reset
- Reset from the Debug Controller
- · Reset from the Watchdog Timer

In the stopped state, the CPU does not respond to external interrupts. The CPU clears the CPU_ERR output only on reset. Chapter 6.0 describes the reset process.

Triple Fault conditions often occur during early software development in which the developer has not yet implemented exception handling. In such cases, any exception becomes a Triple Fault due to an absent or uninitialized IDT.

November 2015
Document Number: 332913-002US
PRM
25



5.4 Interrupt Descriptor Table

Software specifies all interrupt handlers in the Interrupt Descriptor Table (IDT). During exception processing, the Exception Processing Unit (EPU) reads the IDT Entry associated with the pending exception. During initialization, software loads the Interrupt Descriptor Table Register (IDTR) structure described in Section 8.38, "LIDT - Load Interrupt Descriptor Table Register" on page 82. The IDTR specifies the base physical address and the number of entries in the IDT. Table 3 shows the layout of the IDT. By convention, vectors 0 to 31 are reserved for processor exceptions.

Table 3. Interrupt Descriptor Table (IDT)

		4			
ndefined und	Vector	Name	Туре	Error Code?	Description
	0	#DE	Fault	No	Divide by 0
	1	#DB	Trap	No	Debug Exception
	2	<i>y</i>	Reserved	gen	
	3	#BP	Trap	No	Breakoutpoint(INT3)
	4 - 5		Reserved	Jec	
, un	6	#UD	Fault	No	Invalid Opcode
undefined undefined un	7		Reserved		illog
defili	8	#DF	Abort	Yes	Double Fault
4 Une	9 - 10	0	Reserved		16411
	11	#NP	Fault	Yes	Not Present
delli	12	Silve	Reserved		(CO)
Ulli	13	#GP	Fault	Yes	General Protection
	14 - 17		Reserved	und	
	18	#MC	Abort	Yes	Machine Check
	19 - 31		Reserved		FINE
	32 - 255		Interrupt	No	Asynchronous IRQ
	•	•			

Note:

Each entry in Table 3 occupies 8 bytes. For a comparison with IA-32 exception vectors, refer to Section A.9, "Exceptions" on page 107.

5.5 Format of Interrupt Descriptors

Figure 5 shows the format of the CPU interrupt descriptors. These structures differ only in bit 8 which differentiates traps from interrupts. The CPU generates a General Protection Fault (#GP) when the requested vector lies outside the range of the Interrupt Descriptor Table.

Figure 5. CPU Interrupt and Trap Descriptor Format

31	16	15	14	13	12	11	10	9	8	7 6 5	4 3	2	1	0	
Address 31-16		Р	0	0	0	1	1	1	0	710	0				04h
0								Ad	dres	s 15-0					00h

November 2015

Document Number: 332913-002US



Note: Shaded areas are reserved and software must set these bits as shown in Figure 5.

Table 4. CPU Interrupt and Trap Descriptions

Field	Description
Address	Software sets this field to the EIP of the interrupt service routine for this vector. The descriptor splits this field into high and low halves.
Р	Present - Software sets this bit to 1 for valid descriptors that contain vector and 0 for invalid descriptors that do not contain a vector. The IDTR described with the LIDT instruction specifies the total number of descriptors, up to the maximum of 256. Vectors greater than the IDTR limit are automatically invalid. The CPU generates a General Protection Fault (#GP) for exceptions to a vector with an invalid descriptor.

descriptors that do not contain a vector specifies the total number of descriptors the IDTR limit are automatically invalid. (#GP) for exceptions to a vector with a specifies the total number of descriptors the IDTR limit are automatically invalid. (#GP) for exceptions to a vector with a specified by the specified of the specified by the specif

The #DE fault indicates the divisor operand for a DIV or IDIV instruction is 0 or that the result cannot be represented in the number of bits specified for the destination operand.

Figure 6. Exception Frame Saved on the Stack for the #DE Exception

31			du.	0
	Yelli	EFLAGS	sine -	ESP+8
	, un	0/Ignored	de	ESP+4
	eo	EIP	duit	ESP

5.6.1 Exception Class

Fault.

5.6.2 Error Code

None.

5.6.3 Saved Instruction Pointer

The exception stack frame contains the EIP of the instruction that generated the exception.

5.6.4 Program State Change

A program-state change does not accompany this exception, because the exception occurs before the CPU executes the faulting instruction.

5.7 Exception 1 - Debug Exception (#DB)

The CPU generates a #DB trap after retirement of every instruction while executing in Software Single-Step (SWSS) mode. Software enables SWSS mode by setting the Trap Flag (EFLAGS.TF).

November 2015
Document Number: 332913-002US

PRM
27



Figure 7. Exception Frame Saved on the Stack for the #DB Exception

31		0
ger.	EFLAGS	ESP+8
4 1111	0/Ignored	ESP+4
" Ver	EIP	ESP

Note:

The CPU also supports In-Circuit Emulation Single Step (ICESS) capability provided by the Debug Controller. The Debug Controller provides a hardware based mechanism to place the CPU in ICESS mode without support from software in the target platform. In this case, the CPU does not generate a #DB exception, but instead enters Probe Mode and transfers control to the Debug Controller. In Probe Mode, the CPU interacts with a debugger via a JTAG interface. For more information, refer to the Intel[®] Quark™ microcontroller D1000 User Guide.

5.7.1 Exception Class

Trap.

5.7.2 Error Code

None.

5.7.3 Saved Instruction Pointer

The exception stack frame contains the EIP of the instruction following the trapping instruction.

5.7.4 Program State Change

The state of the program is essentially unchanged because the #DB trap does not affect any register or memory locations. A debugger can resume the software process by executing IRET.

5.8 Exception 3 - Breakpoint (#BP)

#BP indicates that the CPU executed a breakpoint instruction (INT3), resulting in a breakpoint trap. Typically, a debugger sets a breakpoint by replacing the first opcode byte of an instruction with the opcode for the INT3 instruction. The INT3 instruction is one byte long, to simplify opcode replacement.

Software may invoke the #BP exception using either the 1 or 2 byte INT instruction forms. These are 'CC' and 'CD 03' respectively. Both instruction forms behave identically.


Note.

For breakpoint support, the CPU offers debug registers accessible via the JTAG interface. Debug registers are much more convenient than injecting INT3 into the instruction stream. If more breakpoints are needed beyond what the debug registers allow, software may still rely on INT3.



5.8.1 Exception Stack Frame

Figure 8. Exception Frame Saved on the Stack for the #BP Exception



5.8.2 Exception Class

Trap.

5.8.3 Error Code

None.

5.8.4 Saved Instruction Pointer

The exception stack frame contains the EIP of the instruction following the trapping instruction.

5.8.5 Program State Change

Even though the EIP points to the instruction following the breakpoint instruction, the state of the program is essentially unchanged because the INT3 instruction does not affect any register or memory locations. A debugger can resume the software process by replacing the INT3 instruction that caused the breakpoint with the original opcode and decrementing the EIP register value saved in the stack frame. In this case, IRET resumes program execution at the replaced instruction.

5.9 Exception 6 - Invalid Opcode (#UD)

#UD indicates that the CPU did one of the following things:


- Attempted to execute an invalid or reserved opcode.
- Attempted to execute an instruction with an operand type that is invalid for its accompanying opcode.
- Executed a UD2 instruction.
- An instruction repeats a prefix byte, such as 66 66. Refer to Section 8.2, "Instruction Prefixes" on page 52.

Intel® QuarkTM microcontroller D1000 November 2015
PRM
Document Number: 332913-002US
29



5.9.1 Exception Stack Frame

Figure 9. Exception Frame Saved on the Stack for the #UD Exception



5.9.2 Exception Class

Fault.

5.9.3 Error Code

None.

5.9.4 Saved Instruction Pointer

The exception stack frame contains the EIP of the instruction that generated the exception.

5.9.5 Program State Change

A program-state change does not accompany this exception, because the exception occurs before the CPU executes the faulting instruction.

5.10 Exception 8 - Double Fault (#DF)

#DF indicates that the CPU detected a second exception while calling an exception handler for a prior exception. Normally, when the processor detects another exception while trying to call an exception handler, the two exceptions can be handled serially. The CPU generates a Double Fault when the two exceptions cannot be processed serially.

See the interrupt entry algorithms in Section 5.16, "Logical Algorithms" on page 37 for the precise circumstances that generate #DF.

5.10.1 Exception Stack Frame

Figure 10. Exception Frame Saved on the Stack for the #DF Exception

31				0
	~96	EFLAGS	fin	ESP+12
	4 1111	0/Ignored	11000	ESP+8
	cine	EIP	ed to	ESP+4
	961	0	Sino	ESP

Note: The Error Code field is always 0.



5.10.2 Exception Class

Abort.

5.10.3 Error Code

The CPU always pushes an error code of zero. Software must pop the error code from the stack before returning from the exception service routine. The stack pointer (ESP) must point to the EIP field of the stack frame before executing IRET.

5.10.4 Saved Instruction Pointer

EIP in the stack frame is undefined.

5.10.5 Program State Change

Software process state following a Double Fault is undefined. The software processes cannot be resumed or restarted. The only available action of the Double Fault exception handler is to collect all possible context information for use in diagnostics and reset the CPU.

5.11 Exception 11 - Not Present (#NP)


#NP indicates that an exception occurred and the corresponding Interrupt Descriptor Table Entry for that exception has the 'P' bit clear, indicating not present.

See the interrupt entry algorithms in Section 5.16, "Logical Algorithms" on page 37 for the precise circumstances that generate #NP.

Note that if the exception vector number is larger than the size of the IDT table, then the CPU generates a General Protection Fault (#GP), and not #NP.

5.11.1 Exception Stack Frame

Figure 11. Exception Frame Saved on the Stack for the #NP Exception



Note: Software should not alter the value of the reserved field.

November 2015
Document Number: 332913-002US

PRM
31



Table 5. Exception Stack Frame Description

Field	Description
Vector	This field contains the 8-bit index of the Interrupt Descriptor Table (IDT) Entry that caused the exception.
EXT	External Flag - The CPU sets this bit to indicate that the exception occurred during delivery of an event external to the program, e.g. an interrupt.

Note:

ERRATA: For this exception, the EXT bit in the error code field is incorrect. Do not rely on this bit.

5.11.2 Exception Class

Fault.

5.11.3 Error Code

The CPU pushes an error code containing the vector number of the exception that caused the #NP.

Software must pop the error code from the stack before returning from the exception service routine. The stack pointer (ESP) must point to the EIP field of the stack frame before executing IRET.

5.11.4 Saved Instruction Pointer

If the #NP is the result of instruction execution, then EIP points to the instruction that initiated the exception. Otherwise, the #NP is the result of an external interrupt and EIP points to the next instruction the CPU will execute on return from interrupt.

5.11.5 Program State Change

A process state change does not accompany the exception. Recovery from this exception is possible by setting the present flag in the gate descriptor.

5.12 Exception 13 - General Protection (#GP)

The CPU generates #GP in the following cases:


- An exception occurred with a vector number larger than the size of the IDT table.
- An exception occurred and the corresponding IDT entry is not an Interrupt or Trap gate.
- An exception occurs during interrupt or exception entry, such as a bus error.
- Attempt to set a reserved EFLAGS bit.

November 2015 Document Number: 332913-002US



Exception Stack Frame

Figure 12. **Exception Frame Saved on the Stack for the #DF Exception**



The precise content of the Error Code field depends on the source of the #GP fault as described in this section. Software should not alter the value of the reserved field.

Exception Stack Frame Description

Field	Description
Vector	This field contains the 8-bit index of the Interrupt Descriptor Table (IDT) Entry that caused the exception if the IDT Flag is 1. If the IDT Flag is 0, then this field is reserved.
IDT	IDT Flag - The CPU sets this bit to indicate the exception is associated with an error in the IDT. In this case, the Vector field is valid. The CPU clears this bit otherwise.
EXT	External Flag - The CPU sets this bit to indicate that the exception occurred during delivery of an event external to the program, e.g. an interrupt.

Note:

ERRATA: For this exception, the EXT and IDT bits in the error code field are in correct. Do not rely on these bits.

Exception Class

Fault.

5.12.3 **Error Code**

The CPU pushes an error code for #GP. If the fault is associated with an IDT entry, the CPU pushes an error code containing the vector number of the exception that caused the #GP. For all other cases, the CPU pushes an error code of 0.

Software must pop the error code from the stack before returning from the exception service routine. The stack pointer (ESP) must point to the EIP field of the stack frame before executing IRET.

5.12.4 **Saved Instruction Pointer**

If the #GP is the result of instruction execution, then the EIP points to the instruction that initiated the exception. If the #GP is the result of an external interrupt, then the EIP points to the next instruction the CPU will execute on return from interrupt. Otherwise, the EIP points to the instruction that generated the fault.

November 2015 PRM Document Number: 332913-002US



5.12.5 Program State Change

In general, a state change does not accompany a #GP, because the CPU does not execute the invalid instruction or operation. An exception handler can be designed to correct all of the conditions that cause general-protection exceptions and resume the software process without any loss of program continuity.

5.13 Exception 18 - Machine Check (#MC)

The CPU generates #MC faults in response to errors detected by hardware. Currently, the only source of the #MC fault is the CPU's BUS_ERR input on any of the CPU's memory interfaces. Hardware external to the CPU may assert the BUS_ERR input in response to an erroneous read or write transaction. The exact reason for asserting the BUS_ERR input is hardware dependent, but could for example include fundamental memory transaction errors such as writes to ROM.


While software may be able to implement system recovery in some platform specific cases, the #MC exception is an Abort class exception. In general, software does not have enough information to recover a system to a known good state after a #MC.

The two sources of #MC are in attempting to fetch an instruction from an address beyond ICCM address range.



Exception Stack Frame

Figure 13. **Exception Frame Saved on the Stack for the #MC Exception**



Note:

The CPU pushes 2 additional 32-bit values on the stack as shown in Figure 13. Software reads these values in the exception handler to determine the address and nature of the access that generated the fault. When a fault occurs, the CPU always reports in the lowest address of a multi-byte data access or instruction fetch. Software should not alter the value of the reserved field.

Table 7. **Exception Frame Stack Descriptions**

Field	Description
W	Write Flag - $\bf 1$ if the fault was caused by a write operation. $\bf 0$ if the fault was caused by a read operation. This bit is only valid when the Instruction Flag is $\bf 0$.
I	Instruction Flag - 1 if the fault was caused by an instruction fetch. 0 if the fault was not caused by an instruction fetch.

5.13.2 **Exception Class**

Abort.

5.13.3 **Error Code**

The CPU pushes two 32-bit words of error information for #MC as described in Figure 13.

Software must pop the error code from the stack before returning from the exception service routine. The stack pointer (ESP) must point to the EIP field of the stack frame before executing IRET.

Saved Instruction Pointer 5.13.4

The exception stack frame contains the EIP of the instruction executing at the time of the exception. The relationship between the EIP and the source of the #MC is undefined.

5.13.5 **Program State Change**

A program-state change does not accompany this exception, because the exception occurs before core executes the faulting instruction.

November 2015 PRM Document Number: 332913-002US



5.14 Exceptions 32-255 - User Defined Interrupts

The CPU generates a User Defined interrupt when:

- Software executes an INT instruction
- The CPU recognizes an external interrupt from the APIC

5.14.1 Exception Stack Frame

Figure 14. Exception Frame Saved on the Stack for External Interrupts

31	Aeil.			0
	, un	EFLAGS	ader	ESP+8
	·· veo	0/Ignored	4 m	ESP+4
	Jeill.	EIP	eine	ESP

5.14.2 Exception Class

Interrupt.

5.14.3 Error Code

None.

5.14.4 Saved Instruction Pointer

The exception stack frame contains the EIP of the instruction following the INT instruction or the instruction following the instruction on which the external interrupt occurred.

5.14.5 Program State Change

A software process may resume on return from the interrupt handler without loss of continuity, provided the interrupt handler saves the state of the CPU before handling the interrupt and restores the CPU's state prior to a return.

5.15 Exception Ordering and Priority

This section describes the general ordering and prioritization of exception conditions by the CPU. At any given moment, the CPU will have multiple instructions in flight, each of which might generate a trap or fault. Simultaneously, the CPU also handles interrupts as well as machine check conditions. The CPU does not architecturally guarantee every aspect of exception processing, but follows general rules.



Trap and Fault Order

When considering only a single in-flight instruction, the CPU guarantees trap and fault order as follows. This is not prioritization per se, but the in-order sequence of possible events as an instruction progresses through the processor pipeline:

- (Highest Priority) Machine Check Fault (#MC) (BUS_ERR) on code read
- 2. Invalid Opcode Fault (#UD)
- 3. Divide Error (#DE), INT instruction
- 4. (lowest priority) Machine Check Fault (#MC) (BUS_ERR) on data write

When two or more in flight instructions generate a trap in the same cycle, the exception from the oldest instruction (closest to retirement) takes priority.

5.15.2 **Interrupts Versus Trap and Fault Order**

When an external interrupt and a trap or fault are pending in the same cycle, the CPU uses the priority shown below to determine which event to service. Lettered sub-items within each priority level are also shown in priority order.

Note that the servicing an exception may itself trigger a fault condition, usually due to problems detected in the Interrupt Descriptor Table (IDT).

- 1. (Highest Priority) Hardware Reset and Errors
 - a. RESET input
- 2. Exception Processing Unit (EPU) exceptions generated during active exception processing:
 - a. Triple Fault
 - Double Fault (#DF) (after #MC, #DE, #GP, #NP)
 - c. General Protection Fault (#GP) on IDT length error
 - Not-Present Fault (#NP)
 - Machine Check Fault (#MC) on IDT read
- 3. Traps on the current instruction
 - a. INT instruction
 - b. Hardware Breakpoint
 - Probe Mode Breakpoint
 - d. EFLAGS.TF
- 4. Machine Check Fault (#MC) on BUS ERR input asserted for a data write
- 5. Faults on the current instruction (see Section 5.15.1)
- 6. (Lowest Priority) Maskable hardware interrupts

Logical Algorithms

The CPU follows the algorithms shown in Figure 15, Figure 16 and Figure 17 for exception handling. For details on interrupt exit processing, refer to the IRET instruction in Section 8.34.

November 2015 Document Number: 332913-002US



Figure 15. Hardware Operations Performed on Exception Entry

```
INPUT: Vector - Vector number of this exception, 0-255
      INPUT: ErrVector - Vector number for IDT Errors, 0-255
      INPUT: IDT - 1 = IDT Entry error. 0 = no IDT Entry error
      INPUT: EXT - 1 = External interrupt, 0 = trap or fault. EXT = 1 implies INT = 0
      INPUT: INT - 1 = INT instruction, 0 = \text{not INT}. INT = 1 implies EXT = 0
      /* Inputs needed for #MC */
      INPUT: Address - Faulting Address, if applicable
      INPUT: I - 1 = Instruction fetch, 0 = \text{not instruction fetch}
      INPUT: W - 1 = Data write, 0 = data read
      /* Remember old state and switch to supervisor */
      TempEFLAGS ← EFLAGS;
      TempPM ← PM;
3
      PM.U ← 0;
      EFLAGS.TF \leftarrow 0;
      IF ((Vector << 3) + 7) > IDTR.Limit THEN
         ^{\prime *} IDT error is new #GP. If already #DF, then triple fault ^{*\prime }
          IF Vector = 8 THEN
              Triple Fault;
             DONE
         ENDIF
          /* If already #DE or #GP or #MC, then double fault *,
         IF (Vector = 0) or (Vector = 13) or (Vector = 18) THEN
10
11
              #DF(ErrVector=0,IDT=0,EXT=0);
12
             DONE
13
          ENDIF
14
         #GP(ErrVector=Vector,IDT=1,EXT=EXT);
         DONE
15
      ENDIF
16
17
      DescAddr ← IDTR.Base + (Vector << 3);
      /* Continued in Figure 16*/
```

Note: The algorithm continues in Figure 16 This algorithm is an architectural representation that does not reflect any particular hardware implementation



Figure 16. Hardware Operations Performed on Exception Entry Primarily Related to the IDT.P Bit (Continued from Figure 15)

```
Continued from Figure 15*/
18
     Desc ← Read(DescAddr);
19
     IF (Desc.P = 0) or ((Desc.Type \neq TRAP GATE) and (Desc.Type \neq INTERRUPT
     GATE) THEN
         /* IDT error is new #NP or #GP */
         IF Vector = 8 THEN /* If already #DF, then triple fault */
20
21
             Triple Fault;
             DONE
22
         ENDIF
23
         /* If already #DE or or #NP or #GP or #MC, then double fault */
24
         IF (Vector = 0) or (Vector = 11) or (Vector = 13) or (Vector = 18) or (Vector =
25
             #DF(ErrVector=0,IDT=0,EXT=0);
             DONE
26
27
         ENDIF
28
         IF (Desc.P = 0) THEN
29
             #NP(ErrVector=Vector,IDT=1,EXT=EXT);
30
         ELSE
31
             #GP(ErrVector=Vector,IDT=1,EXT=EXT);
32
         ENDIF
         DONE
33
34
     ENDIF
      /* If INT instruction, check privilege */
      IF (INT = 1) and (Desc.U = 0) and (PM.U = 1) THEN
35
36
         #GP(ErrVector=Vector,IDT=0,EXT=0);
37
         DONE
38
     ENDIF
39
     IF Desc.Type = INTERRUPT GATE THEN
40
         EFLAGS.IF \leftarrow 0;
41
     ENDIF
      /* Continued in Figure 17*/
```

Note:

The next figure, Figure 17, continues the algorithm beginning with exception handling from user mode illustration. This algorithm is an architectural representation that does not reflect any particular hardware implementation.

Intel® QuarkTM microcontroller D1000

November 2015

PRM

Document Number: 332913-002US

Intel® QuarkTM microcontroller D1000

PRM

39



Figure 17. Hardware Operations Performed on Exception Entry from Supervisor Mode (Continued from Figure 16)

```
/* Continued from Figure 16*/
    /* Exception entry from supervisor mode */
    /* No stack switch, ESP update is all-or-nothing */
42 [ESP- 4] ← TempEFLAGS;
43 [ESP-8] ← TempPM;
   IF (INT = 1) or (Vector = 1) THEN
         /* Trap, so IRET to next instruction */
         [ESP - 12] \leftarrow Next EIP;
   ELSE
         /* Fault or interrupt, so IRET to current instruction *
47
         [ESP -12] \leftarrow EIP;
   ENDIF
48
   IF (Vector = 13) or (Vector = 8) THEN
     /* Push error code for #GP or #DF */
         [ESP - 16] \leftarrow Error Code(ErrVector, IDT, EXT);
         ESP ← ESP - 16;
   ELSE
53
         IF (Vector = 18) or (Vector = 24) THEN
              /* Push error code and address for \#MC */
54
              [ESP- 16] \leftarrow Error Code(I,TempPM.U,W);
              [ESP-20] \leftarrow Address;
55
              ESP \leftarrow ESP - 20;
56
         ELSE
57
             /* No error codes */
              ESP ← ESP - 12;
58
         ENDIF
   ENDIF
   EIP \leftarrow Desc.Address(31-0);
```

Note:

This is an architectural representation that does not reflect any particular hardware implementation.

November 2015

Document Number: 332913-002US

undefined undefi undefined undefi

(intel) defined un

November 2015 Document Number: 332913-002US i stined ut

2015 Number: undefined undefi



6.0 Reset

On a hardware reset, the CPU performs the initialization procedure shown in Figure 18. From end of reset to execution of the first instruction requires approximately 14 clock cycles.

Figure 18. Hardware Operations Performed on Reset

```
1 EIP \leftarrow 0;
2 ESP \leftarrow 0;
3 EFLAGS \leftarrow 0x2;
4 EAX \leftarrow 0;
```

5 EBX ←0;

6 ECX \leftarrow 0:

7 EDX \leftarrow 0;

8 EBP $\leftarrow 0$;

9 ESI $\leftarrow 0$;

10 EDI $\leftarrow 0$;

11 PM.U \leftarrow 0;

12 ESP0 \leftarrow 0;

13 IDTR.Address ← 0;

14 IDTR.Limit $\leftarrow 0$;

6.1 Firmware Initialization Overview

The CPU resets into 32-bit physical addressing mode. At a minimum, the CPU requires firmware to initialize the stack pointer (ESP) and the Interrupt Descriptor Table (IDT).

Firmware created with C/C++ typically contains additional initialization overhead as required by the .elf format firmware image, such as clearing the .bss section.

6.2 Stack Initialization

Before other initialization, firmware should initialize the stack pointer. The stack grows downward in memory. Because a PUSH instruction decrements the stack pointer first, then stores data, firmware should initialize the stack pointer to the first 32-bit address after data RAM. Placing data in RAM above the stack is not recommended since stack underflow would result in a silent data corruption.



6.3 IDT Initialization

For exception handling, the CPU requires firmware to create an Interrupt Descriptor Table (IDT) and load the location of the table using the LIDT instruction. See Section 8.38 and Chapter 5.0. Each entry in the IDT consumes 8 bytes, with the first 32 entries reserved for processor generated traps and faults.

6.3.1 IDT Location

During exception processing, the Exception Processing Unit (EPU) performs one or more data reads (as opposed to code reads) from the IDT. Firmware may locate the IDT in code FLASH, data FLASH or SRAM. An easily identifiable IDT base address can help with debugging.

6.3.2 IDT Alignment

The CPU does not have alignment restrictions on the IDT. However, software should align the IDT on an 8 byte boundary to maximize efficiency.

§ §

Intel® QuarkTM microcontroller D1000

November 2015

PRM

Document Number: 332913-002US

Intel® QuarkTM microcontroller D1000

PRM

43



7.0 APIC and IOAPIC

The CPU Advanced Programmable Interrupt Controller (APIC) controls external interrupt processing for the CPU and also provides a programmable timer. The APIC contains 2 main sub-modules: the I/O APIC (IOAPIC) and the Local APIC (LAPIC), each modeled on the x86 equivalent. The following sections describe each module in detail. This document uses APIC to refer to the interrupt controller as a whole, including both IOAPIC and LAPIC. Figure 19 shows an overview of the APIC.

7.1 Interrupt Vectors and Priorities

The CPU associates a vector number with each interrupt source. The APIC and core use the vector to determine interrupt priority as well as the IDT entry for the interrupt service routine address. The CPU uses 8 bit vector numbers, of which software programs the bottom 5 bits. The CPU reserves the low 32 vectors (0-31) for synchronous exceptions generated caused by software. External IOAPIC interrupts and the APIC Timer interrupt use vectors from 32 to 47.

The larger the vector number, the higher the priority of the interrupt. Higher priority interrupts preempt lower priority interrupts. Lower priority interrupts do not preempt higher priority interrupts. The APIC holds the lower priority interrupts pending until the interrupt service routine for the high priority interrupt writes to the End of Interrupt (EOI) register. After an EOI write, the APIC asserts the next highest pending interrupt.


7.2 External Interrupts

This section describes the association of the external interrupts with processor interrupt vectors. The CPU provides 16 external interrupt sources as shown in Table 8.

The APIC Timer interrupt occurs at the vector value specified by software in the LVTTIMER register (Refer to Section 7.4.1, "Local Vector Table Timer Register (LVTTIMER)" on page 48). To avoid a conflict with external interrupts, the CPU reserves vector 45 for use by the APIC timer. Alternatively, software may program any vector value 32-47 for the APIC Timer if the external interrupt source is not in use.



Overview of the APIC that Integrates Both Local APIC and IOAPIC Functionality Figure 19.



The APIC has 16 IRQ inputs.

Table 8. **External Interrupt Sources and Associated Interrupt Vector**

undefined undefined unde	Vector	IDT Offset	Description	
	32	100h	GPIO	
defill	33	108h	I2C	
4 Une	34	110h	UART 0	
	35	118h	UART 1	
detr	36	120h	SPI Slave	4 117
Ulli	37	128h	SPI Master	defined un
	38	130h	Comparator	dell
4	39	138h	ADC Command Complete	
ind	40	140h	ADC Mode Change Complete	
	41	148h	FLASH Command Complete	
Stine	42	150h	Timer 0	
inal	43	158h	Timer 1	1
	44	160h	Real-Time Clock	
undefined undefined uno	45	168h	APIC Timer	
lihor	46	170h	Watch Dog Timer	ed
	47	178h	Security	defill
			7 0.	100

Note: Interrupt priority increases with the vector number, ie. the security IREQ at Vector 47 has the highest priority.

Local APIC Registers

This section describes the memory-mapped registers implemented in the APIC. The base address for the Local APIC is FEE00000h and the memory range reserved for the Local APIC is FEE00000h to FEEFFFFh. The CPU ignores reads or writes to reserved registers or fields. Refer to Table 9.

November 2015 PRM Document Number: 332913-002US 45



Table 9. Local APIC Memory Mapped Registers

ndeit.	Memory Mapped Address	Register Name	Access	Description
	FEE00080h	TPR	R/W	Task Priority Register
. 8	FEE000A0h	PPR	RO	Process Priority Register
d unc	FEE000B0h	EOI	wo	End-of-Interrupt Register
sineo	FEE000F0h	SIVR	R/W	Spurious Interrupt Vector Register
adelli	FEE00110h	ISR	RO	In-Service Register, vectors 63-32
dull	FEE00210h	IRR	RO	Interrupt Request Register, vectors 63-32
FIREC	FEE00320h	LVTTIMER	R/W	Local Vector Table Timer Register
ndefined undefined un	FEE00380h	ICR	R/W	Timer Initial Count Register
	FEE00390h	CCR	RO	Timer Current Count Register

Note:

All registers are 32-bits wide and have a reset value of 0, except the LVTTIMER Register which has a reset value of 00010000h.

7.3.1 Task Priority Register (TPR)

Address: FEE00080h

Software writes to this register with a vector number to set a priority threshold. The APIC will not deliver unmasked interrupts with a vector number lower than the TPR value. For example, a value of 0h allows all interrupts. A value of FFh disallows all interrupts.

Figure 20. Task Priority Register

31 8 7 Vector

Note:

Use this register to block low priority interrupts from interrupting the CPU. This register is read and writable.

7.3.2 Processor Priority Register (PPR)

Address: FEE000A0h

The APIC sets the Processor Priority Register to either to the highest priority pending interrupt in the ISR or to the current task priority, whichever is higher.

Figure 21. Processor Priority Register

31 8 7 0 Vector

Note:

Use this register to determine the priority at which the APIC is currently blocking interrupts. This register is read-only.



7.3.3 End-of-Interrupt Register (EOI)

Address: FEE000B0h

After an interrupt handler for any interrupt has completed servicing the interrupt request, the handler must write to this register before executing the IRET instruction at the end of the handler. Upon receipt of the EOI write, the local APIC clears the highest-priority ISR bit, which corresponds to the interrupt that was just serviced. The APIC ignores the value written to the EOI Register.

Figure 22. End-of-Interrupt Register

0/Ignored

Note:

Use this register to tell the APIC when software completes interrupt processing. This register is write-only.

7.3.4 Spurious Interrupt Vector Register (SIVR)

Address: FEE000F0h

Software writes the vector used for spurious interrupts to the SIVR. The power-on default is 0xFF, but software may select any value from 20h to FFh.

Figure 23. Spurious Interrupt Vector Register

31 87 Vector

Note:

Use this register to handle the rare corner case of spurious interrupts. This register is read and writable.

A spurious interrupt occurs when an interrupt is pending, i.e. not yet acknowledged by the CPU and a write to the TPR register occurs with a new vector value greater than or equal to the pending interrupt vector. The APIC would normally disallow the pending interrupt, but since the interrupt signal is already asserted, the interrupt remains asserted until acknowledged.

However, in this special case the APIC generates this spurious vector number instead of the original vector number of the pending interrupt. After software acknowledges the spurious interrupt, the APIC does not set a status in the In-Service Register. Furthermore, the spurious interrupt handler is a simple stub containing only an IRET instruction. Software does not write to EOI for spurious interrupts since the APIC does not set a corresponding bit in the In-Service Register.

7.3.5 In-Service Register (ISR) Bits 47:32

Address: FEE00110h

The ISR tracks interrupts that have already requested service to the CPU but have not yet been acknowledged by software. The APIC set the bit in ISR after the CPU recognizes the corresponding interrupt. The APIC clears the bit in the ISR when software writes to the EOI register. Bit N corresponds to interrupt request N for interrupt vectors 32 to 47.

November 2015
Document Number: 332913-002US

Arrivation of the Country Interview of the Country



Figure 24. In-Service Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved (0)	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32

Note:

Each bit in the ISR corresponds to an in-service interrupt on the given vector number. Use this register to determine which interrupts the CPU is actively processing. This register is read only.

7.3.6 Interrupt Request Register (IRR) Bits 63:32

Address: FEE00210h

The IRR contains the active interrupt requests that have been accepted, but not yet dispatched to the CPU for servicing. When the local APIC accepts an interrupt, it sets the bit in the IRR that corresponds the vector of the accepted interrupt. When the CPU is ready to handle the next interrupt, the local APIC clears the highest priority IRR bit that is set and sets the corresponding ISR bit. The vector for the highest priority bit set in the ISR is then dispatched to the processor core for servicing.

Figure 25. Interrupt Request Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved (0) 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

Note:

Each bit in the IRR corresponds to an interrupt on the given vector number that has not yet been dispatched to the CPU. Use this register to determine which interrupts are waiting for service. This register is read only.

7.4 Local APIC Timer

The Local APIC supports a timer. The timer runs at a constant rate regardless of clock and power state transitions in the CPU.

The following sections describe LAPIC registers pertaining to the timer.

7.4.1 Local Vector Table Timer Register (LVTTIMER)

Address: FEE00320h

The LVT Timer Register controls interrupt delivery when the APIC timer expires.

Figure 26. LVT Timer Register

31	18 17 16 15	8 7 6 5	4 0
0/Ignored	P M 0/Igno	red 0 0 1	Vector

P

Periodic Mode - Software sets this bit to operate the timer in periodic mode. In this mode, the timer automatically reloads the initial count value when the current count reaches zero. When



this bit is clear, the timer operates in one-shot mode and does

not automatically reload the count down value.

Mask - Software sets this bit to mask the timer interrupt. When

this bit is clear, the timer generates an interrupt when the current count value reaches zero. When this bit is set, the timer does not generate an interrupt. On reset, the Mask bit is 1 which

masks the interrupt.

Vector Software writes this value to specify the interrupt vector used

> for timer interrupts. The LAPIC hard-codes bits 5,6 and 7 of the vector number as shown. The LAPIC ignores writes to the hard-

coded bits.

Use this register to initialize the timer's behavior and interrupt vector. This register is Note:

read and writable.

Initial Count Register (ICR) 7.4.2

Address: FEE00380h

The initial count for the timer. The timer counts down from this value to zero.

In periodic mode, the timer automatically reloads the Current Count Register (CCR) from the ICR when the count reaches 0. At this time, the APIC generates a timer interrupt to the CPU and the countdown repeats. If during the countdown process software writes to the ICR, counting restarts using the new initial count value. A write of 0 to the ICR effectively stops the local APIC timer, in both one-shot and periodic mode.

The LVT Timer Register determines the vector number delivered to the CPU when the timer count reaches zero. Software can use the mask flag in the LVT timer register to block the timer interrupt.

Figure 27. **Local APIC Timer Initial Count Register**

31	, Ulli	0
	Initial Count	dun

Use this register to set the timer's duration. This register is read and writable.

7.4.3 **Current Count Register (CCR)**

Address: FEE00390h

The current count for the timer.

Figure 28. **Local APIC Timer Current Count Register**

31	Sine	· red	0
	Current Count	defill	

Note: Use this register to determine how many cycles remain before the timer expires. This register is read and writable.

Intel® QuarkTM microcontroller D1000 PRM Document Number: 332913-002US



IOAPIC Registers

The CPU implements an integrated IOAPIC to simplify design effort and reduce interrupt latency. Software uses the IOAPIC register interface to mask or unmask interrupt inputs and assign interrupt vector numbers. Software accesses the IOAPIC registers by an indirect addressing scheme using two memory mapped registers, IOREGSEL and IOWIN. Only the IOREGSEL and IOWIN registers are directly accessible in the memory address space. To reference an IOAPIC register, software writes to IOREGSEL with a value specifying the indirect IOAPIC register to be accessed. Software then reads or writes the IOWIN register for the desired data from/to the IOAPIC register specified by bits [7:0] of the IOREGSEL register. Software must access the IOWIN register as a dword quantity.

The IOREGSEL register retains the last value written by software. Software may repeatedly access the one IOAPIC register with IOWIN without rewriting IOREGSEL.

Table 10 list the memory mapped registers of the IOAPIC. The IOAPIC ignores reads from or writes to reserved registers or fields.

Note: Appendix B provides examples of C- code to interact with the IOAPIC.

IOAPIC Memory Mapped Registers Table 10.

Memory Mapped Address	Register Name	Access	Description
FEC00000h	IOREGSEL	R/W	IOAPIC Register Select (index)
FEC00010h	IOWIN	R/W	IOAPIC Register Windows (data)

Note: All registers are 32-bits wide and have a reset value of 0.

IOAPIC Memory Mapped Registers Table 11.

FEC00010h	IOWIN	R/W	IOAPIC Register Windows (data)	
All registers are	32-bits wide and h	ave a reset v	alue of 0.	
rued un			una	inder!!
IOAPIC Memory	Mapped Registers	define		do
Register Index	Register Name	Access	Description	
10h	IOREDTBL 0 [31:0]	R/W	Redirection Entry 0 low	
12h	IOREDTBL 1 [31:0]	R/W	Redirection Entry 1 low	
_	90,0	_		
10h + 2 <i>N</i>	IOREDTBL N [31:0]	R/W	Redirection Entry N low	2
- '''96	_	_	- Lefill	"ineo
2Eh	IOREDTBL 15 [31:0]	R/W	Redirection Entry 15 low	delli

Note: All registers are 32-bits wide and have a reset value of 0.

IOAPIC Redirection Entry Registers

For each external interrupt source, software must program the corresponding IOAPIC Redirection Entry Register to set the Mask bit to enable or disable the interrupt. Figure 29 shows the format of the Redirection Entry Register.

Intel® QuarkTM microcontroller D1000



Figure 29. Format of The IOAPIC Redirection Entry Registers

63				32
	dell	0/Ignored		
31	71.	17 16 15 14		0
ine	0/Ignored	MT	0/Ignored	2 11

Mask - Software sets this bit to mask the interrupt signal and

prevent the IOAPIC from delivering the interrupt. The IOAPIC ignores interrupts signaled on a masked interrupt pin and does not deliver nor hold the interrupt pending. Changing the mask bit from unmasked to masked after the APIC accepts the interrupt has no effect on that interrupt. This behavior is identical to the case where the device withdraws an interrupt before the APIC posts that interrupt to the processor. Software must handle the case where it sets the mask bit after the APIC accepts the interrupt, but before the CPU processes that

interrupt.

When this bit is 0, the IOAPIC does not mask the interrupt and results in the eventual delivery of the interrupt. The CPU sets

the M bit on reset such that all interrupts are masked.

Trigger - Software sets this bit to configure the interrupt signal

as level sensitive. Software clears this bit to configure the

interrupt signal as edge sensitive.

undefined undefined undefined Use these registers to enable or disable specific IRQ's. Software must write 0 to reserved bits.

Edge/Level Triggered Interrupts 7.7

The IOAPIC supports software configuration of edge or level triggered interrupts. Software must set the T bit in the IORDTBL register as appropriate for the interrupt input.

Interrupt Polarity

The IOAPIC does not support software configuration of interrupt polarity. Designers must fix the polarity in hardware as appropriate for the source of each interrupt.

§ §



Instruction Set 8.0

The CPU uses variable length instructions which provide the most commonly used integer operations used by C/C++ compilers. The shortest instruction is 1 byte and the longest instruction is 12 bytes. The CPU does not impose address alignment restrictions on instructions.

Note:

The CPU supports a subset of the IA- 32 instruction set. Most instructions are machine code compatible with IA-32.

8.1 Intel® Quark™ microcontroller D1000 CPU Instructions

The Intel® Quark™ microcontroller D1000 CPU instruction set was selected using the following criteria:

- Integer instruction
- Used by C compilers
- No microcode required
- Low gate count

In addition, the instruction set includes several instructions necessary to support operating systems, e.g. LIDT.

Instruction Prefixes

The CPU supports two instruction prefixes that may be applied to most arithmetic and move type instructions. Refer to Table 12. The description for each instruction specifically states if an instruction prefix may be applied to that instruction.

Table 12. **Instruction Prefix Bytes**

Specifically States in an instru	ector prenx may be applied to that instruction	. edu
Instruction Prefix Bytes	inder	define
Prefix Byte (hex)	Description	d nuc.
66	16-bit Operand Size	EIN'S

16-bit Operand Override

The 16-bit Operand Size Override prefix (66h) changes the logical width of an operation from 32-bits to 16-bits for most ALU and move type instructions. The description for each instruction specifically lists the opcodes that allow the 66h prefix in the instruction's opcode table. Specifying the 66h prefix multiple times for the same instruction results in a Invalid Opcode Fault (#UD).

November 2015 Document Number: 332913-002US



Addressing Modes

The CPU supports many addressing modes in flat (non-segmented) memory. Specifically, these addressing modes are:

- Displacement (also called Absolute)
- Base (also called Indirect)
- Base + Displacement
- (Index * Scale) + Displacement
- Base + Index + Displacement
- Base + (Index * Scale) + Displacement

Instruction Format

The machine code format of Intel® Quark™ microcontroller D1000 CPU instructions is identical to IA-32.

The CPU Instruction Format Exactly Follows IA-32 Encoding Figure 30.

	_	1000				
Prefixes 0-2 bytes	Opcode 1-2 bytes	ModR/M 1 byte	SIB 1 byte	Displacement 1,2 or 4 bytes	Immediate 1,2 or 4 bytes	
	: 100					

undefined undefi All instructions use Opcode and require the other fields only as needed. Note:

ModR/M Format 8.5


Many instructions that refer to an operand in memory have an addressing form specifier byte (called the ModR/M byte) following the primary opcode. The ModR/M byte contains three fields of information:

- The Mod field combines with the R/M field to form 32 possible values: eight registers and 24 addressing modes. The Mod field is the two most significant bits of the ModR/M value.
- The Reg/Opcode field specifies either a register number or three more bits of opcode information. The purpose of the Reg/Opcode field depends on the particular instruction.
- The R/M field can specify a register as an operand or can be combined with the Mod field to encode an addressing mode. Sometimes, certain combinations of the Mod field and the R/M field is used to express opcode information for some instructions. See Figure 31 for the bit format of the ModR/M byte.

November 2015 PRM Document Number: 332913-002US



Figure 31. Structure of the ModR/M Byte



Note:

Bits 5-3 represent either a register selection (/r) or 3 additional opcode bits (/digit). Refer to Table 13 for more information.


8.6 SIB Format

Certain encodings of the ModR/M byte require a second addressing byte specifying a Scale-Index-Base (SIB). The base-plus-index and no-base-plus-index forms require the SIB byte. The SIB byte includes the following fields:

- The scale field specifies the scale factor.
- The index field specifies the register number of the index register.
- The base field specifies the register number of the base register.

See Figure 32 for the bit format of the SIB byte.

Figure 32. Structure of the Scale-Index- Base (SIB) Byte



Note: Refer to Table 14 for more information on SIB Byte.

8.7 Displacement and Immediate Bytes

Some addressing forms include a displacement immediately following the ModR/M byte or the SIB byte if one is present. A displacement operand, if present, can be 1, 2, or 4 bytes. An immediate operand, if present, follows any displacement bytes. An immediate operand can be 1, 2 or 4 bytes.



Opcode Column in Instruction Description

A digit between 0 and 7 indicates that the ModR/M byte of the instruction uses only the r/m (register or memory) operand. The reg field contains the digit that provides an extra instruction's opcode. The Opcode column in the following sections shows the object code produced for each form of the instruction. When possible, codes are given as hexadecimal bytes in the same order in which they appear in memory. Definitions of entries other than hexadecimal bytes are as follows.

/digit

Indicates that the ModR/M byte of the instruction contains a /r

register operand and an r/m operand.

A 1-byte (cb), 2-byte (cw) or 4-byte (cd) value following the cb, cw, cd

opcode. This value is used to specify a code offset relative to the

address of the first byte past the end of the instruction.

ib, iw, id

indexing bytes. The opcode determines if the operand is a signed value. All words and double words are given with the low-order byte first.

November 2015 Document Number: 332913-002US



Table 13. Addressing Modes Specified with the ModR/M Byte

		00.										20,
uden	r8(/ r16(, r32(, Extended Opco REG (bi	/r) /r) ode (/d	ligit)	AL AX EAX O	CL CX ECX 1 001	DL DX EDX 2 010	BL BX EBX 3 011	AH SP ESP 4 100	CH BP EBP 5 101	DH SI ESI 6 110	BH DI EDI 7 111	indefined uno.
.00	Effective Address	Mod	R/M		V	alue of N	/lodR/M	Byte (H	exadecin	nal)	"ned	0.
undefined undefined und	0	00 00 00 00 00 00 00	000 001 010 011 100 101 110 111	00 01 02 03 04 05 06 07	08 09 0A 0B 0C 0D 0E 0F	10 11 12 13 14 15 16 17	18 19 1A 1B 1C 1D 1E	20 21 22 23 24 25 26 27	28 29 2A 2B 2C 2D 2E 2F	30 31 32 33 34 35 36 37	38 39 3A 3B 3C 3D 3E 3F	undefined und
undefined undefined uni	[EAX]+disp8 [ECX]+disp8 [EDX]+disp8 [EBX]+disp8 SIB+disp8 [EBP]+disp8 [ESI]+disp8 [ESI]+disp8	01 01 01 01 01 01 01	000 001 010 011 100 101 110	40 41 42 43 44 45 46 47	48 49 4A 4B 4C 4D 4E 4F	50 51 52 53 54 55 56 57	58 59 5A 5B 5C 5D 5E 5F	60 61 62 63 64 65 66	68 69 6A 6B 6C 6D 6E 6F	70 71 72 73 74 75 76 77	78 79 7A 7B 7C 7D 7E 7F	sined un
d undefined undefined ur	60	10 10 10 10 10 10 10	000 001 010 011 100 101 110	80 81 82 83 84 85 86 87	88 89 8A 8B 8C 8D 8E 8F	90 91 92 93 94 95 96	98 99 9A 9B 9C 9D 9E 9F	A0 A1 A2 A3 A4 A5 A6 A7	A8 A9 AA AB AC AD AE AF	B0 B1 B2 B3 B4 B5 B6	B8 B9 BA BB BC BD BE BF	3 unden
d undefined u	EDX/DX/DL	11 11 11 11 11 11 11 11	000 001 010 011 100 101 110	C0 C1 C2 C3 C4 C5 C6 C7	C8 C9 CA CB CC CD CE CF	D0 D1 D2 D3 D4 D5 D6	D8 D9 DA DB DC DD DE DF	E0 E1 E2 E3 E4 E5 E6 E7	E8 E9 EA EB EC ED EE	F0 F1 F2 F3 F4 F5 F6	F8 F9 FA FB FC FD FE FF	ed undefined b

Rows with SIB indicate that a Scale- Indexed-Base byte follows the ModR/M byte in the Note: instruction encoding. Refer to Table 14 for information on the SIB format. Indefined undefined un

November 2015

Document Number: 332913-002US



Table 14. Addressing Modes Specified with the SIB Byte

		J						101.				100
ndefil.	SIB Ba (Decim (Binar	nal)		EAX 0 000	ECX 1 001	EDX 2 010	EBX 3 011	ESP 4 100	[*] 5 101	ESI 6 110	SIB Base (Decimal) (Binary)	defined und
undef	Scaled Index	SS	Index	.01	Va	alue of S	SIB (He	xadecin	nal)		Scaled Index	
indefined undefined undef		00 00 00 00 00 00 00	000 001 010 011 100 101 110 111	00 08 10 18 20 28 30 38	01 09 11 19 21 29 31 39	02 0A 12 1A 22 2A 32 3A	03 0B 13 1B 23 2B 33 3B	04 0C 14 1C 24 2C 34 3C	05 0D 15 1D 25 2D 35 3D	06 0E 16 1E 26 2E 36 3E	07 0F 17 1F 27 2F 37 3F	ndefined und
undefined undefined unde	[Base+EAX*2] [Base+ECX*2] [Base+EDX*2] [Base+EBX*2] [Base] [Base] [Base+EBP*2] [Base+ESI*2] [Base+EDI*4]	01 01 01 01 01 01 01	000 001 010 011 100 101 110 111	40 48 50 58 60 68 70 78	41 49 51 59 61 69 71 79	42 4A 52 5A 62 6A 72 7A	43 4B 53 5B 63 6B 73 7B	44 4C 54 5C 64 6C 74 7C	45 4D 55 5D 65 6D 75 7D	46 4E 56 5E 66 6E 76 7E	47 4F 57 5F 67 6F 77 7F	undefined un
d undefined undefined und	20,	10 10 10 10 10 10 10	000 001 010 011 100 101 110 111	80 88 90 98 A0 A8 B0 B8	81 89 91 99 A1 A9 B1 B9	82 8A 92 9A A2 AA B2 BA	83 8B 93 9B A3 AB B3 BB	84 8C 94 9C A4 AC B4 BC	85 8D 95 9D A5 AD B5 BD	86 8E 96 9E A6 AE B6 BE	87 8F 97 9F A7 AF B7	Jude,
d undefined undefined un	[Base+ECX*8]	11 11 11 11 11 11 11	000 001 010 011 100 101 110 111	C0 C8 D0 D8 E0 E8 F0 F8	C1 C9 D1 D9 E1 E9 F1	C2 CA D2 DA E2 EA F2 FA	C3 CB D3 DB E3 EB F3 FB	C4 CC D4 DC E4 EC F4	C5 CD D5 DD E5 ED F5 FD	C6 CE D6 DE E6 EF F6	C7 CF D7 DF E7 EF F7	undefines

Note:

SIB byte sometimes follows the ModR/M byte in the instruction encoding. A Base encoding of 5 (101b) shown as the [*] column is a special case. The effective address for SIB Base=5 depends on the MOD field of the ModR/M byte as shown in Table 15.

Intel® QuarkTM microcontroller D1000

November 2015

PRM

Document Number: 332913-002US

57



Table 15. Addressing Modes Specified with the SIB Byte for Base Encoding of 5 (101b)

le,	MOD bit	s (Table	e 13)	00	01	10
	SIB Byte (Table 14)	SS	Index	<u> </u>	Effective Address	
defined undefined und	05	00	000	[Disp32+EAX]	[Disp8+EBP+EAX]	[Disp32+EBP+EAX]
9	0D	00	001	[Disp32+ECX]	[Disp8+EBP+ECX]	[Disp32+EBP+ECX]
eine	15	00	010	[Disp32+EDX]	[Disp8+EBP+EDX]	[Disp32+EBP+EDX]
4e11.	1D	00	011	[Disp32+EBX]	[Disp8+EBP+EBX]	[Disp32+EBP+EBX]
inc	25	00	100	[Disp32]	[EBP+Disp8]	[EBP+Disp32]
90	2D	00	101	[Disp32+EBP]	[Disp8+EBP+EBP]	[Disp32+EBP+EBP]
eines	35	00	110	[Disp32+ESI]	[Disp8+EBP+ESI]	[Disp32+EBP+ESI]
Jeill,	3D	00	111	[Disp32+EDI]	[Disp8+EBP+EDI]	[Disp32+EBP+EDI]
O. S		Y611.				
		10			46,	
	45	01	000	[Disp32+EAX*2]	[Disp8+EBP+EAX*2]	[Disp32+EBP+EAX*2]
		01	000	[Disp32+ECX*2]	[Disp8+EBP+ECX*2]	[Disp32+EBP+ECX*2]
3	55	01	010	[Disp32+ECX*2]	[Disp8+EBP+EDX*2]	[Disp32+EBP+EDX*2]
100	55 5D	01		1 D. V		
40.	5D		011	[Disp32+EBX*2]	[Disp8+EBP+EBX*2]	[Disp32+EBP+EBX*2]
inet	65	01	100	[Disp32]	[EBP+Disp8]	[EBP+Disp32]
Cilli	6D	01	101	[Disp32+EBP*2]	[Disp8+EBP+EBP*2]	[Disp32+EBP+EBP*2]
1700	75 	01	110	[Disp32+ESI*2]	[Disp8+EBP+ESI*2]	[Disp32+EBP+ESI*2]
A Uli	7D	01	111	[Disp32+EDI*4]	[Disp8+EBP+EDI*4]	[Disp32+EBP+EDI*4]
defined undefined uni			You.			
lefill.		25.5	162		-9.	
O	85	10	000	[Disp32+EAX*4]	[Disp8+EBP+EAX*4]	[Disp32+EBP+EAX*4]
	8D	10	001	[Disp32+ECX*4]	[Disp8+EBP+ECX*4]	[Disp32+EBP+ECX*4]
	95	10	010	[Disp32+EDX*4]	[Disp8+EBP+EDX*4]	[Disp32+EBP+EDX*4]
	95 9D	10	010	[Disp32+EBX*4]	[Disp8+EBP+EBX*4]	[Disp32+EBP+EBX*4]
	9D A5	10	100	[Disp32+EBX*4]	[EBP+Disp8]	[EBP+Disp32]
	AD AD	10	100	[Disp32] [Disp32+EBP*4]	[Disp8+EBP+EBP*4]	[Disp32+EBP+EBP*4]
4 Ul	B5	10	110	40		
· veo	D)	10	110	[Disp32+ESI*4]	[Disp8+EBP+ESI*4]	[Disp32+EBP+ESI*4]
Sille	BD	10	111	[Disp32+EDI*4]	[Disp8+EBP+EDI*4]	[Disp32+EBP+EDI*4]
and by						in Co.
ndefined undefined un			. 4	100		eill
260	C5	11	000	[Disp32+EAX*8]	[Disp8+EBP+EAX*8]	[Disp32+EBP+EAX*8]
fill	CD	11	001	[Disp32+ECX*8]	[Disp8+EBP+ECX*8]	[Disp32+EBP+ECX*8]
ge.	D5	11	010	[Disp32+EDX*8]	[Disp8+EBP+EDX*8]	[Disp32+EBP+EDX*8]
	DD	. 11	010	[Disp32+EBX*8]	[Disp8+EBP+EBX*8]	[Disp32+EBP+EBX*8]
	E5 À	11	100	[Disp32]	[EBP+Disp8]	[EBP+Disp32]
	ED	11	101	[Disp32] [Disp32+EBP*8]	[Disp8+EBP+EBP*8]	[Disp32+EBP+EBP*8]
	F5	11	110	[Disp32+ESI*8]	[Disp8+EBP+ESI*8]	[Disp32+EBP+ESI*8]
	FD	11	111		[Disp8+EBP+EDI*8]	[Disp32+EBP+ESI*8]
	FD	11	111	[Disp32+EDI*8]	[nisho+cox+cn1_8]	[nish35+EBL+En1*8]
A Y			I			Ye.

Note:

The two MOD bits that select the column are the MOD field of the preceding ModR/M byte. Only MOD bit combinations 00, 01 and 10 allow a SIB byte.

November 2015

Document Number: 332913-002US



Instruction Column in Instruction Description

The Instruction column gives the syntax of the instruction statement as it could appear in an assembly program. Table 16 provides a list of the symbols used to represent operands in the instruction statements.

Instruction Column Details

	operands in the in	struction statements.
	Table 16. Inst	truction Column Details
unde	Instruction	Description
Stined	rel8	A relative address in the range from 128 bytes before the end of the instruction to 127 bytes after the end of the instruction.
Indefined undefined undef	rel16	A relative address in the range from 32768 bytes before the end of the instruction to 32767 after the end of the instruction. The rel16 symbol applies to instructions with an operand size attribute of 16 bits.
Indefil.	rel32	A relative address in the range from 231 bytes before the end of the instruction to 231?1 after the end of the instruction. The rel32 symbol applies to instructions with an operand size attribute of 32 bits.
	r8	One of the general-purpose byte registers: AL, CL, DL, BL, AH, CH, DH, or BH.
ndefined undefined unde	r16	One of the general-purpose word registers: AX, CX, DX, BX, BP, SI or DI.
	r32	One of the doubleword general-purpose registers: EAX, ECX, EDX, EBX, ESP, EBP, ESI or EDI.
	maddr8	An absolute address (32-bit) of a byte in memory.
	maddr16	An absolute address (32-bit) of a 16-bit word in memory.
A Ulli	madd32	An absolute address (32-bit) of a 32-bit dword in memory.
undefined	imm8	An immediate byte value. The imm8 symbol is a signed number between -128 and +127 inclusive. For instructions in which imm8 is combined with a word or doubleword operand, the immediate value is sign-extended to form a word or doubleword. The upper byte of the word is filled with the topmost bit of the immediate value.
	imm16	An immediate word value used for instructions whose operand-size attribute is 16 bits. This is a number between -32,768 and +32,767 inclusive.
ind	imm32	An immediate doubleword value used for instructions whose operand-size attribute is 32 bits. This is a number between 2^31-1 and -2^31 inclusive.
	r/m8	A byte operand that is either the contents of a byte general purpose register (AL, CL, DL, BL, AH, CH, DH, BH) or a byte from memory. The contents of memory are found at the address provided by the effective address computation.
undefined undefined und	r/m16	A word general-purpose register or memory operand used for instructions whose operand-size attribute is 16 bits. The word general-purpose registers are: AX, CX, DX, BX, SP, BP, SI, DI. The contents of memory are found at the address provided by the effective address computation.
Tillog	r/m32	A doubleword general-purpose register or memory operand used for instructions whose operand-size attribute is 32 bits. The doubleword general purpose registers are: EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI. The contents of memory are found at the address provided by the effective address computation.
, un	m16&32	A memory operand consisting of data item pairs whose sizes are indicated on the left and the right side of the ampersand. All memory addressing modes are allowed. The LIDT and SIDT instructions use the m16&32 operand.
	L	

Operation Section

The Operation section contains an algorithm description written in pseudo-code for the instruction. Algorithms are composed of the following elements.:

Comments are enclosed within the symbol pairs /* and */.

November 2015 PRM Document Number: 332913-002US



- Compound statements are enclosed in bold-face keywords, such as: IF, THEN, ELSE and END for an if statement; or CASE... OF for a case statement.
- Early termination of the algorithm is indicated by DONE. Otherwise the algorithm runs to the end of the listing.
- A register name implies the contents of the register. A register name enclosed in brackets implies the contents of the location whose address is contained in that register. For example, [EDI] indicates the contents of the location whose address is in register EDI.
- Parentheses around the E in a general-purpose register name, such as (E)SI, indicates that the offset is read from the SI register if the address-size attribute is 16 bits, or from the ESI register if the address-size attribute is 32 bits.
- $A \leftarrow B$ indicates that the value of B is assigned to A.
- The symbols =, \neq , >, <, \leq , and \geq are relational operators used to compare two values, meaning equal, not equal, greater than, less than, greater or equal, less or equal respectively. A relational expression such as A = B is TRUE if the value of A is equal to B; otherwise it is FALSE.
- The expression << COUNT and >> COUNT indicates that the destination operand should be shifted left or right by the number of bits indicated by the count operand.
- The operator 'and' is a boolean and returning true or false.
- The operator 'or' is a boolean or returning true or false.
- The operator AND performs a bitwise logical AND operation.
- The operator NOT performs a bitwise logical inversion operation. A 0 bit becomes a 1 and a 1 becomes a 0.
- The operator OR performs a bitwise logical OR operation.
- The operator XOR performs a bitwise logical Exclusive-OR operation.
- The expression Carry() represents a carry or borrow out of the most significant bit of the unsigned result of an instruction. Carry() is 1 for a carry or borrow out condition, 0 otherwise.
- The expression Zero() is 1 if the result of an instruction is zero, 0 otherwise.
- The expression Sign() is 1 if the most significant bit (the sign bit) of the result of an instruction is set, 0 otherwise.
- The expression Overflow() represents a carry or borrow out of the most significant bit of the signed result of an instruction. This condition occurs when the sign of both operands is the same but different than the sign of the result. See Table 17.
- The expression Sizeof() represents the number of bytes in specified operand.

Table 17. Behavior of the Overflow Flag (EFLAGS.OF) Bit After an Arithmetic Operation

Operands	Resi	ult	USO.
Sign ± Sign	Sign	OF TOP	
0 + 0	ine o	0	
0+0	1	1	
0 + 1	0	0	
0 + 1	1	0	λ'
1 + 0	٥ موااا	0	sinec
1 + 0	1 , uno	0	agell
icrocontroller D1000	undefined	de	ined undefined
ed und	afined undefined	November 20 Document Number: 332913-002	015 US
in a		_0	



Table 17. Behavior of the Overflow Flag (EFLAGS.OF) Bit After an Arithmetic Operation

isfined L	Operands	Result				
	Sign ± Sign	Sign	OF			
	1 + 1	0	1			
	1+1	4 1/1	0			
A	0 - 0	0	0			
· IIIO	0 - 0	1	0			
ned "	0 - 1	0	0			
defil.	0 - 1	1	ed 1			
, Uno	1 - 0	0	1			
ined	1 - 0	1 1	0			
indefined undefined und	101	0	0			
	1 - 1	1	0			
	401	:70-3	•			

Note: The operands and result have sign bits as shown. Overflow cases (OF=1) are shaded gray.

8.11 Operand Order

For instructions with two operands, the instruction descriptions show the operands Destination, Source order. For example, the ADD instruction:

ADD r/m32, r32

...describes the source operand (second operand) as r32 and the destination operand (first operand) as r/m32. Specific assembler tools may use a different format.

8.12 ADC - Add with Carry

undefined unde	Opcode	eill		Instr	uction
ined t	10	/r	ADC	r/m8,	r8
defill	66 11	. /r	ADC	r/m16,	r16
a unc	11	. /r	ADC	r/m32,	r32
2	12	. /r	ADC	r8,	r/m8
	66 13	/r	ADC	r16,	r/m16
21.	13	r defi	ADC	r32,	r/m32
ed u.	14	· ib	ADC	AL,	imm8
istine	66 15	iw	ADC	AX,	imm16
inde	15	id	ADC	EAX,	imm32
ed	80	/2 ib	ADC	r/m8,	imm8
18 file	66 81	/2 iw	ADC	r/m16,	imm16
d undefined undefined un	unden		defin		
			od um		

Intel® QuarkTM microcontroller D1000

November 2015

PRM

Document Number: 332913-002US

Intel® QuarkTM microcontroller D1000

PRM

61



Opcode	Instruction
81 /2 id	ADC r/m32, imm32
66 83 /2 ib	ADC r/m16, imm8
83 /2 ib	ADC r/m32, imm8

Adds the first operand (DEST), the second operand (SRC) and the carry flag (EFLAGS.CF) and stores the result in the first (DEST) operand. The destination operand can be a register or a memory location. The source operand can be an immediate, a register, or a memory location. Two memory operands cannot be used instruction. When an immediate value is used as an value to the length of the destination.

The ADC instruction does not distinguish between signed or unsigned operands. Instead, the processor evaluates the result for both data types and sets the OF and CF flags to indicate a carry in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.

The ADC instruction is often part of a multi-byte or multi-word addition in which an ADC instruction follows an ADD instruction. In this case, the state of the EFLAGS.CF represents the carry from the preceding ADD. The addition operation treats EFLAGS.CF as an integer 1 or Ó.

8.12.1 **Operation**

Figure 33. **ADC Algorithm**

```
1 Temp ← SignExtend (SRC);
2 DEST ← DEST + Temp + EFLAGS.CF;
3 EFLAGS.CF ← Carry(DEST);
4 EFLAGS.ZF ← Zero(DEST);
5 EFLAGS.SF ← Sign(DEST);
6 EFLAGS.OF ← Overflow(DEST);
```

8.12.2 **Exceptions**

If the destination is a memory address and is unwritable or the source is a memory address and is unreadable. To detect this condition, the Intel[®] Quark™ microcontroller D1000 CPU must be configured with a Memory Protection Unit.

3	condition, the Ir	nory address and is unreadable. To detect this ntel [®] Quark™ microcontroller D1000 CPU must ith a Memory Protection Unit.
8.13	ADD - Add	ndefine undefine
ed under	Opcode	Instruction
defille	00 /r	ADD r/m8, r8
4 Unit	66 01 /r	ADD r/m16, r16
30.	01 /r	ADD r/m32, r32



inoc	Opcod	le A	S//				Instruc	tion
idefined unde	20	02	/r			ADD	r8,	r/m8
defil.	66	03	/r			ADD	r16,	r/m16
	ude!	03	/r		10	ADD	r32,	r/m32
	od on	04	ib		Illor	ADD	AL,	imm8
	66	05	iw		1269	ADD	AX,	imm16
idefined undefined unde		05	id		eilli	ADD	EAX,	imm32
ed m.		80	/0	ib	-	ADD	r/m8,	imm8
Sine	66	81	/0	iw		ADD	r/m16,	imm16
Inde		81	/0	id		ADD	r/m32,	imm32
	66	83	/0	iw		ADD	r/m16,	imm8 (sign extended)
fille	inea	83	/0	id		ADD	r/m32,	imm8 (sign extended)

Adds the first operand (DEST) and the second operand (SRC) and stores the result in the first (DEST) operand. The destination operand can be a register or a memory location. The source operand can be an immediate, a register, or a memory location. Two memory operands cannot be used in one instruction. When an immediate value is used as an operand, the CPU sign extends the value to the length of the destination operand format.

The ADD instruction does not distinguish between signed or unsigned operands. Instead, the processor evaluates the result for both data types and sets the OF and CF flags to indicate a carry in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result. For all possible operations, the ADD instruction produces 9 possible flag combinations. Table 18 shows an example of each combination.

All EFLAG Combinations After Executing ADD for Various 8-bit Operands Table 18.

	DEST			SRC	ind!	DE	ST + S	RC		EI	FLAGS	eline
h	ud	d	h	ud	d	h	ud	d	OF	SF	ZF	CF
7F	127	127	0	0	0	7F	127	127	0	0	0	0
FF	255	-1	7F	127	127	7E	126	126	0	0	0	1
0	0	0	0	0	0	0	0	0	0	0	1	0
FF	255	-1	1	1	1	0	0	0	0	0	1	1
FF	255	-1	0	0	0	FF	255	1	0	1	0	0
FF	255	-1	FF	255	-1	FE	254	-2	0	1	0	1
FF	255	-1	80	128	-128	7F	127	127	1	0	0	1
80	128	-128	80	128	-128	0	0	0	1	0	1	1
7F	127	127	7F	127	127	FE	254	-2	1	1	0	0

Note:

The h, ud and d columns show hexadecimal, unsigned decimal and signed decimal values respectively. Operation for 16 and 32-bit operands follows the same pattern. ELFAGS combinations not shown in this table cannot be generated by ADD.

Intel® QuarkTM microcontroller D1000 November 2015 PRM Document Number: 332913-002US 63



8.13.1 Operation

Figure 34. ADD Algorithm

```
1 DEST ← DEST + SRC;
2 EFLAGS.CF ← Carry(DEST);
3 EFLAGS.ZF ← Zero(DEST);
4 EFLAGS.SF ← Sign(DEST);
5 EFLAGS.OF ← Overflow(DEST);
```

8.13.2 Exceptions

#MP

If the destination is a memory address and is unwritable or the source is a memory address and is unreadable. To detect this condition, $Intel^{\circledR}$ QuarkTM microcontroller D1000 CPU must be configured with a Memory Protection Unit.

8.14 AND - Logical AND

inde.	Opcode			Instruction
	20	/r	AND	r/m8, r8
	66 21	/r	AND) r/m16, r16
	21	/r	AND) r/m32, r32
20	22	/r	AND	o r8, r/m8
Jundefined undefined u	66 23	/r	AND	r16, r/m16
der	23	/r	AND	r32, r/m32
ed uli.	24	ib	AND	D AL, imm8
fine	66 25	iw	AND	O AX, imm16
ude.	25	id	AND	D EAX, imm32
9 m.	80	/4 ib	AND	o r/m8, imm8
	66 81	/4 iw	AND	r/m16, imm16
	81	/4 id	AND	o r/m32, imm32
	66 83	/4 ib	AND	r/m16, imm8 (sign extended)
ined	83	/4 ib	AND	r/m32, imm8 (sign extended)
* * * * * * * * * * * * * * * * * * * *				

Performs a bitwise AND operation on the first operand (DEST) and second operand (SRC) and stores the result in the first (DEST) operand. The source operand can be an immediate, register or memory location. The destination operand can be a register or a memory location. Two memory operands cannot be used in one instruction. The CPU sets each bit of the result to 1 if both corresponding bits of the first and second operands are 1. Otherwise, the CPU sets the bit to 0.



Operation

Figure 35. **AND Algorithm**

```
1 DEST ← DEST AND SRC;
2 EFLAGS.CF ← 0;
3 EFLAGS.ZF ← Zero(DEST);
4 EFLAGS.SF ← Sign(DEST)
5 EFLAGS.OF ← 0;
```

Exceptions

If the destination is a memory address and is unwritable or the source is a memory address and is unreadable. To detect this condition, CPU must be configured with a Memory Protection

BSWAP - Byte Swap

Opcode	Instruction
0F C8+rd	BSWAP r32

Reverses the byte order of a 32-bit register and stores the result in the register. This instruction converts little-endian values to big-endian format and vice versa. To swap bytes in a word value (16-bit register), use the XCHG instruction. When the BSWAP instruction references a 16-bit register, the result is undefined.

8.15.1 Operation

BSWAP Algorithm Figure 36.

```
1 Temp ← DEST;
2 DEST[7:0] \leftarrow Temp[31:24];
3 DEST[15:8] \leftarrow Temp[23:16];
4 DEST[23:16] ← Temp[15:8];
5 \text{ DEST}[31:24] \leftarrow \text{Temp}[7:0];
```

November 2015 PRM Document Number: 332913-002US



BT - Bit Test

defined un	sined unod	ed under.	unde
Ur.	Opcode	Instruction	sined
	66 OF A3	BT r/m16, r16	adel.
:	0F A3	BT r/m32, r32	
nii.	66 OF BA /4 ib	BT r/m16, imm8	
ned to	0F BA /4 ib	BT r/m32, imm8	
ofined undefile	operand (OFFSET) and stores the va	BASE), at the bit-position designated by the second alue of the bit in the CF flag. The bit base operand tion. The bit offset operand can be a register or an	.
Inde	The instruction takes the modulo 16 operands respectively. The CPU ignor	o or 32 of the bit offset operand for 16 and 32 bit ores the upper bits of the offset operand.	lefined u.

If the bit base operand is a memory address, then this operand specifies is the address of the byte containing bit 0 of the bit base.

Operation

8.16.1

Figure 37. **BT Algorithm**

```
1 IF Sizeof(BASE) = 2 THEN
    /* 16-bit offset range. */
    Temp \leftarrow 1 << OFFSET[3:0];
3 ELSE
    /* 32-bit offset range.
            1 << OFFSET[4:0];
   Temp ←
5 ENDIF
6 IF (BASE AND Temp) \neq 0 THEN
   EFLAGS.CF ← 1;
8 ELSE
9 EFLAGS.CF ← 0;
10 ENDIF
11 EFLAGS.SF ← Undefined;
12 EFLAGS.OF ← Undefined;
```



BTC - Bit Test and Complement

	Opco	ode	defi	Instruction	
	66 (0F BA /7 ib	ВТС	r/m16, imm8	
10		0F BA /7 ib	ВТС	r/m32, imm8	-9 m
Inoc	66 (OF BB	ВТС	r/m16, r16	Fills
red c		OF BB	ВТС	r/m32, r32	76.
, Uln	operand (OFFSET) a	and stores the value	ie of the bit in t	position designated by he CF flag, then comple ster or a memory locati	ements the

Selects the bit in the first operand (BASE), at the bit-position designated by the second operand (OFFSET) and stores the value of the bit in the CF flag, then complements the bit in the bit base. The bit base operand can be a register or a memory location. The bit offset operand can be a register or an immediate value.

The instruction takes the modulo 16 or 32 of the bit offset operand for 16 and 32 bit operands respectively. The CPU ignores the upper bits of the offset operand.

If the bit base operand is a memory address, then this operand specifies is the address of the byte containing bit 0 of the bit base.

8.17.1 Operation

Figure 38. **BTC Algorithm**

```
1 IF Sizeof(BASE) = 2 THEN
    /* 16-bit offset range. */
   Temp \leftarrow 1 << OFFSET[3:0];
3 ELSE
    /* 32-bit offset range.
    Temp \leftarrow 1 << OFFSET[4:0]:
5 ENDIF
6 IF (BASE AND Temp) ≠0 THEN
    EFLAGS.CF ←
    BASE.Temp ←
9 ELSE
    EFLAGS.CF ←
    BASE.Temp ←
12 ENDIF
13 EFLAGS.SF ← Undefined;
14 EFLAGS.OF ← Undefined;
```

Intel® QuarkTM microcontroller D1000 November 2015 PRM Document Number: 332913-002US



BTR - Bit Test and Reset

U.	Opco	de	76	Instruction		
	66 OF	B3	BTR	r/m16, r16		
	OF	В3	BTR	r/m32, r32	-0.1	
110	66 OF	BA /6 ib	BTR	r/m16, imm8	Silve	
raed to	OF	BA /6 ib	BTR	r/m32, imm8	"uge.	
Jefined undefill	Selects the bit in the first operand (BASE), at the bit-position designated by the second operand (OFFSET) and stores the value of the bit in the CF flag, then clears the bit in the bit base. The bit base operand can be a register or a memory location. The bit offset operand can be a register or an immediate value.					
Illuga				offset operand for 16 s of the offset operar		

If the bit base operand is a memory address, then this operand specifies is the address of the byte containing bit 0 of the bit base.

Operation

Figure 39. BTR Algorithm.

```
1 IF Sizeof (BASE) = 2 THEN
    /* 16-bit offset range. */
    Temp \leftarrow 1 << OFFSET[3:0];
3 ELSE
     /* 32-bit offset range.
    Temp \leftarrow 1 << OFFSET[4:0];
5 ENDIF
6 IF (BASE AND Temp) \neq 0 THEN
    EFLAGS.CF \leftarrow 1;
8 ELSE
9 EFLAGS.CF \leftarrow 0;
10 ENDIF
11 BASE.Temp \leftarrow 0;
12 EFLAGS.SF ← Undefined;
13 EFLAGS.OF ← Undefined;
```



BTS - Bit Test and Set

	Opcode		define	Instruction	
	66 OF A	ıВ	BTS	r/m16, r16	.0
10	OF A	ιB	BTS	r/m32, r32	-9 n,
Inoc	66 OF B.	A /5 ib	BTS	r/m16, imm8	Silve
raed o	OF B.	A /5 ib	BTS	r/m32, imm8	uge.
UIN	Selects the bit in the first o operand (OFFSET) and stor bit base. The bit base oper	res the value of	f the bit in the C	F flag, then sets	the bit in the

Selects the bit in the first operand (BASE), at the bit-position designated by the second operand (OFFSET) and stores the value of the bit in the CF flag, then sets the bit in the bit base. The bit base operand can be a register or a memory location. The bit offset operand can be a register or an immediate value.

The instruction takes the modulo 16 or 32 of the bit offset operand for 16 and 32 bit operands respectively. The CPU ignores the upper bits of the offset operand.

If the bit base operand is a memory address, then this operand specifies is the address of the byte containing bit 0 of the bit base.

8.19.1 Operation

Figure 40. **BTS Algorithm**

```
1 IF Sizeof(BASE) = 2 THEN
    /* 16-bit offset range. */
   Temp \leftarrow 1 << OFFSET[3:0];
3 ELSE
    /* 32-bit offset range.
    Temp \leftarrow 1 << OFFSET[4:0]:
5 ENDIF
6 IF (BASE AND Temp) ≠0 THEN
    EFLAGS.CF \leftarrow 1;
8 ELSE
9 EFLAGS.CF ← 0;
10 ENDIF
11 Base.Temp ← 1;
12 EFLAGS.SF ← Undefined;
13 EFLAGS.OF ← Undefined;
```

November 2015 PRM Document Number: 332913-002US 69



8.20 CALL - Call Procedure

Opcode		Instruction
60	E8 cd	CALL rel32
	FF /2	CALL r/m32

Saves procedure linking information on the stack and branches to the called procedure specified using the target operand. The target operand specifies the address of the first instruction in the called procedure. The operand can be an immediate value, a general-purpose register, or a memory location.

The E8h opcode form specifies a 32-bit relative code offset from the end of the instruction. The FFh opcode form performs an indirect branch to the value contained at the effective address of the operand.

8.20.1 Operation

Figure 41. CALL Procedure using Relative Jump with Opcode E8 cd

```
1 ESP ← ESP - 4;

/* sizeof(CALL) is 5 */

2 [ESP] ← EIP + 5;

3 EIP ← EIP + cd;
```

Figure 42. CALL Procedure using Absolute Address with Opcode FF /2

```
1 ESP ← ESP - 4;
/* sizeof(CALL) varies */
2 [ESP] ← EIP + Sizeof(CALL);
3 EIP ← DEST;
```

Note: The DEST value of the jump is specified by r/m32.

8.21 CBW/CWDE - Convert Byte to Word/Word to Doubleword

Opcode	Instruction
66 98	CBW AX
98	CWDE EAX



Doubles the size of the AL or AX register by means of sign extension and stores the result in the register AX or EAX respectively. The CBW instruction copies the sign (bit 7) of the value in the AL register into every bit position in the AH register. The CWDE instruction copies the sign (bit 15) of the value in the AX register into the high 16 bits of the EAX register.

The CBW instruction can be used to produce a word dividend from a byte before byte division. The CWDE instruction can be used to produce a doubleword dividend from a word before word division.

8.21.1 Operation

Figure 43. CBW Algorithm

1 AH[7:0] ← AL[7];

Figure 44. CWDE Algorithm

 $1 \text{ EAX}[31:16] \leftarrow \text{AX}[15];$

8.22 CLC - Clear Carry Flag

Opcode	Instruction				
F8	CLC				

Note: Clears the CF flag in the EFLAGS register.

8.22.1 Operation

Figure 45. CLC Algorithm

1 EFLAGS.CF ← 0;

8.23 CLI - Clear Interrupt Flag

Opcode	Instruction
FA	CLI

Note:

CLI clears the IF flag in the EFLAGS register. No other flags are affected. Clearing the IF flag causes the processor to ignore maskable external interrupts.

November 2015
Document Number: 332913-002US

Their Quark Interviolation Drove
PRM
PRM
71



8.23.1 **Operation**

Figure 46. **CLI Algorithm**

1 EFLAGS.IF ←

CMC - Complement Carry Flag 8.24

Opcode	Instruction			
F5	CMC			

Complements the CF flag in the EFLAGS register. Note:

8.24.1 Operation

Figure 47. **CMC Algorithm**

1 EFLAGS.CF ← **NOT** EFLAGS.CF;

CMP - Compare Two Operands 8.25

Opco	ode			UQIE	Instru	ection
fines	38 /r		· veg	СМР	r/m8,	r8
66 3	39 /r		46/11	CMP	r/m16,	r16
3	39 /r	. 0	U.O.	CMP	r/m32,	r32
3	BA /r	ineo		CMP	r8,	r/m8
66 3	3B /r	deilli		CMP	r16,	r/m16
3	BB /r	Inc		CMP	r32,	r/m32
3	C ib			CMP	AL,	imm8
66 3	BD iw			CMP	AX,	imm16
4 1111 3	BD id			CMP	EAX,	imm32
eines 8	30 /7	ib	69,	CMP	r/m8,	imm8
66 8	31 /7	iw	Silve	CMP	r/m16,	imm16
3	31 /7	id	MOIS	CMP	r/m32,	imm32
66 8	33 /7	ib ed	J*	CMP	r/m16,	imm8
3	33 /7	ib		CMP	r/m32,	imm8
Compares the first	nora	nd (SPC1) wi	th the second	d one	rand (S	SPC2) and sets the
status flags in the E	FLAG	S règister acc	cording to the	rėsi	ılt. The	CPU performs the
comparison by subt						
Same manner as the	E 30E	mistruction,	but without S	COLILI	y the It	55uit.
				1711		
	66 3 66 3 66 3 66 8 66 8 Compares the first of status flags in the Ecomparison by subt	3D id 80 /7 66 81 /7 81 /7 66 83 /7 83 /7 Compares the first opera status flags in the EFLAG comparison by subtractir	38 /r 66 39 /r 39 /r 39 /r 3A /r 66 3B /r 3B /r 3C ib 66 3D iw 3D id 80 /7 ib 66 81 /7 iw 81 /7 id 66 83 /7 ib 83 /7 ib Compares the first operand (SRC1) wi status flags in the EFLAGS register accomparison by subtracting SRC2 from	38 /r 66 39 /r 39 /r 39 /r 30 /r 66 3B /r 66 3B /r 30 ib 66 3D iw 3D id 80 /7 ib 66 81 /7 iw 81 /7 id 66 83 /7 ib 83 /7 ib Compares the first operand (SRC1) with the second status flags in the EFLAGS register according to the comparison by subtracting SRC2 from SRC1 and th	38 /r CMP 66 39 /r CMP 39 /r CMP 3A /r CMP 66 3B /r CMP 3B /r CMP 3C ib CMP 66 3D iw CMP 3D id CMP 80 /7 ib CMP 66 81 /7 iw CMP 66 83 /7 ib CMP 66 83 /7 ib CMP 66 83 /7 ib CMP Compares the first operand (SRC1) with the second ope status flags in the EFLAGS register according to the resucomparison by subtracting SRC2 from SRC1 and then second	38 /r CMP r/m8, 66 39 /r CMP r/m16, 39 /r CMP r/m32, 3A /r CMP r8, 66 3B /r CMP r16, 3B /r CMP r32, 3C ib CMP AL, 66 3D iw CMP AX, 3D id CMP EAX, 80 /7 ib CMP r/m8,



When the second operand is an immediate value, the CPU sign extends the value to the length of the first operand (SRC1).

Table 19. All EFLAG Combinations After Executing CMP for Various 8-bit Operands

length (or the	HISCO	реган	u (SKC	1).								
For all p	oossil ation	ole con s. Table	npariso e 19 sh	ons, the nows a	e CMP i n exam	nstruc	tion pr each.	oduces	7 poss	sible fla	ag		ndefined unde
ed u	NO						nuge						define
All EFL	AG C	ombin	ations	After E	xecuti	ng CM	P for V	/arious	8-bit (Operar	nds	od u	
	SRC1			SRC2	100e	S	RC1-SR	C2		EF	LAGS	in	
h	ud	d	h	ud	d	h	ud	d	CF	SF	ZF	CF	
FF	255	-1	FE	254	-2	1	1	1	0	0	0	0	
7E	126	126	FF	255	-1	7F	127	127	0	0	0	1	
FF	255	-1e ^C	FF	255	-1	0	0	0	0	0	1	0	ind
FF	255	-1	7F	127	127	80	128	-128	0	1	0	0	ed v.
FE	254	-2	FF	255	-1	FF	255	-1	0	1	0	1	istine
FE	254	-2	7F	127	127	7F	127	127	1	0	0	0	Mole
7F	127	127	FF	255	-1	80	128	-128	1	1	0	1,0	<i>y</i>

The h, ud and d columns show hexadecimal, unsigned decimal and signed decimal values respectively. Operation for 16 and 32-bit operands follows the same pattern. ELFAGS combinations not shown in this table cannot be generated by CMP.

Operation

Figure 48. **CMP Algorithm**

```
SignExtend (SRC2);
1 Temp ←
2 Temp ← SRC1 - Temp;
3 EFLAGS.CF ← Carry(Temp);
4 EFLAGS.OF ← Overflow(Temp);
5 EFLAGS.SF ← Sign(Temp);
6 EFLAGS.ZF ←
               Zero(Temp);
```

CWD/CDQ - Convert to Doubleword or Quadword 8.26

Opcode	Instruction
66 99	CWD DX:AX
99	CDQ EDX:EAX

November 2015 PRM Document Number: 332913-002US



Doubles the size of the AX or EAX register by means of sign extension and stores the result in the register DX:AX or EDX:EAX respectively. The CWD instruction copies the sign (bit 15) of the value in the AX register into every bit position in the DX register. The CDQ instruction copies the sign (bit 31) of the value in the EAX register into every bit position in the EDX register.

The CWD instruction can be used to produce a doubleword dividend from a word before word division. The CDQ instruction can be used to produce a quadword dividend from a doubleword before doubleword division.

Note: The GNU objdump utility reports the CDQ instruction as CLTD

8.26.1 Operation

Figure 49. CWD Algorithm

 $1 DX[15:0] \leftarrow AX[15];$

Figure 50. CDQ Algorithm

 $1 \text{ EDX}[31:0] \leftarrow \text{ EAX}[31];$

8.27 DEC - Decrement by 1

	Opcode			4 nuc		Instructi	ion	dell
	66	48		eineo.	DEC	AX	ò	Ulli
Jundefined undefined ut	66	49		e,	DEC	CX	iglino	
ined	66	4A	A un.		DEC	DX	inde	
defill	66	4B	eines .		DEC	ВХ	-69 n	
4 Unit	66	4D	96,		DEC	BP	Lefill L	
"inec	66	4E			DEC	SI	0,	
adelli	66	4F			DEC	DI		d undefined u
Ulli	"uge"	48			DEC	EAX		
	od vi	49		711	DEC	ECX		dell
	sino	4A		ve _Q	DEC	EDX		4 Ulli
	Uge	4B		46/11	DEC	EBX	sine	
ed)·	4C	70.	10-	DEC		der	
1efine		4D	· · · · · · · · · · · · · · · · · · ·		DEC	EBP		
Mod		4E	Ye _{III}		DEC	ESI	sine	
raed to	٥	4F			DEC	EDI	ge,	
489111	inec	FE	/1		DEC	r/m8		
d undefined undefined t	66	FF	/1			r/m16		ned '
eq .	AUM	FF	/1	. 4	DEC	r/m32		4efil.
				90				1100



Subtracts 1 from the operand (DEST), while preserving the state of the CF flag. The CPU updates the OF, SF and ZF flags according to the result.

8.27.1 Operation

Figure 51. **DEC Algorithm**

```
1 DEST ← DEST - 1:
2 EFLAGS.OF ← Overflow(DEST);
3 EFLAGS.SF ← Sign(DEST);
4 EFLAGS.ZF ← Zero(DEST):
```

8.28 **DIV - Unsigned Divide**

	sined une	under
	Opcode	Instruction
ed n	F6 /6	DIV r/m8
efine	66 F7 /6	DIV r/m16
III	F7 /6	DIV r/m32
undefined	Divides the unsigned value in the AX, DX:AX or source operand (divisor) and stores the result. The source operand can be a general purpose of this instruction depends on the operand size (chops) non-integral results towards 0.	in the AX, DX:AX or EDX:EAX registers. register or a memory location. The action

The remainder is always less than the divisor in magnitude. The CPU indicates overflow with the #DF (divide error) exception rather than 111 in 127. with the #DE (divide error) exception rather than with the CF flag.

8.28.1 **Exceptions**

#DE If the source operand (divisor) is 0.

#DE If the quotient is too large for the designated register.

HLT - Halt 8.29

Opcode	Instruction
F4	HLT SING

Stops instruction execution and places the CPU in a HALT state. An enabled interrupt, a debug exception or the RESET signal will resume execution. If an interrupt is used to resume execution after a HLT instruction, the saved instruction pointer (EIP) in the interrupt stack frame points to the instruction following the HLT instruction.

November 2015 PRM Document Number: 332913-002US



8.30 IDIV - Signed Divide

	Opcode	Instruction
	F6 /7	IDIV r/m8
	66 F7 /7	IDIV r/m16
K	F7 /7	IDIV r/m32

8.30.1 Exceptions

#DE If the source operand (divisor) is 0.

#DE If the quotient is too large for the designated register.

8.31 IMUL - Signed Multiply

Opcode		Indie	Instr	uction	า	defill
66 OF AF	/r	II.	MUL r	r16,	r/m16	ni,
OF AF	/r	II.	MUL r	r32,	r/m32	
66 6B /r	ib	II.	MUL r	r16,	r/m16,	imm8
6B /r	ib	li II	MUL r	r32,	r/m32,	imm8
66 69 /r	i W	I	MUL r	r16,	r/m16,	imm16
69 /r	id	II	MUL r	r32,	rr/m32,	imm32
F6 /5		ineo II	MUL r	/m8		
66 F7 /5		Jej II	MUL r/	′m16		FINE
F7 /5	A	II	MUL r/	′m32		uge.

8.31.1 Description

Performs a signed multiplication of the first operand (destination operand) and the second operand (source operand) and stores the result in the destination operand. The destination operand is an implied operand located in register AX, DX:AX or EDX:EAX depending on the size of the operand. The high-order bits of the product are contained in register AH, DX, or EDX, respectively. The source operand is located in a general-purpose register or a memory location. The action of this instruction and the location of the result depends on the opcode and the operand size as shown in Table 20.

Table 20. Results of the MUL Instruction

Opcode Operand Size(bits)		Operand Size(bits)	Source 1	Source 2	Destination	
	F6	/5	8	AL	r/m8	AX
66	F7	/5	16	AX	r/m16	DX:AX
	F7	/5	32	EAX	r/m32	EDX:EAX



8.31.2 Operation

Figure 52. IMUL Algorithm

```
1 IF Sizeof(SRC) = 1 THEN
    AX \leftarrow AL * SRC;
    IF AH = 0 THEN
         EFLAGS.CF ←
         EFLAGS.OF \leftarrow 0;
    ELSE A
       EFLAGS.CF ← 1;
         EFLAGS.OF ← 1;
    ENDIF
10 ELSE
11
    IF Sizeof(SRC) = 2 THEN
12
         DX:AX \leftarrow AX * SRC;
13
         IF DX = 0 THEN
14
             EFLAGS.CF ← 0:
15
             EFLAGS.OF ←
         ELSE
16
             EFLAGS.CF ← 1;
             EFLAGS.OF ← 1;
18
19
         ENDIF
20
    ELSE
21
         EDX:EAX \leftarrow EAX * SRC;
22
         IF EDX = 0 THEN
             EFLAGS.CF ← 0;
23
24
             EFLAGS.OF \leftarrow 0;
         ELSE
25
             EFLAGS.CF ← 1;
26
27
             EFLAGS.OF ←
         ENDIF
28
    ENDIF
29
30 ENDIF
31 EFLAGS.SF ← Undefined;
32 EFLAGS.ZF ← Undefined;
```

November 2015
Document Number: 332913-002US

Intel® QuarkTM microcontroller D1000
PRM
77



Intel® Quark™ microcontroller D1000—Instruction Set INC - Increment by 1

inte	, un	Intel Quark mic	rocontroller D1000—I nstruction S
8.32	INC - Increment by 1		undefined undefine
defined uno 8.32	sined un		ed unde
	Opcode	16/11/	Instruction
	66 40	INC	AX
	66 41	INC	CX
defined undefined un	66 42	INC	DX
ined to	66 43	INC	BX
defill.	66 45	INC	BP
uno	66 46	INC	SI
ined.	66 47	INC	DI
refill.	40	INC	EAX
	41	INC	ECX
	42	INC	EDX
	43	INC	EBX
	44	INC	ESP
90	45	INC	EBP
	46	INC	ESI
"uge,	47	INC	EDI
ed m	FE /0	INC	r/m8
ndefined undefined u	66 FF /0	INC	r/m16
	FF /0	INC	r/m32

Adds 1 to the operand (DEST), while preserving the state of the CF flag. The CPU updates the OF, SF and ZF flags according to the result.

8.32.1 Operation

Figure 53. INC Algorithm.

```
1 \text{ DEST} \leftarrow \text{DEST} + 1;
2 EFLAGS.OF ← Overflow(DEST);
3 EFLAGS.SF ← Sign(DEST);
4 EFLAGS.ZF ← Zero(DEST);
```

INT - Call to Interrupt Procedure

Opcode	Instruction	
CC	INT3	.61
CD ib	INT imm8	fine
defined &	sined un	ad under
unos	ildein.	18 fines



8.33.1 Description

The INT instruction generates a trap to the exception handler specified with the source operand. The CPU pushes the next EIP on the interrupt stack frame because INT is a trap type exception. A subsequent IRET instruction thus returns to the next instruction after the INT. If the INT instruction causes one of the following fault conditions, the CPU treats the INT as a fault and not a trap. In the faulting case, the CPU pushes the EIP of the INT instruction itself. A subsequent IRET will then re-execute the faulting INT.

8.33.2 Exceptions

#GP

If the destination address is outside the IDT limit.

8.34 IRET - Interrupt Return

Opcode	9773	Instruction	691
CF	oger.	IRET	Silve

8.34.1 Description

The IRET instruction returns program control from an exception or interrupt handler to a program or procedure that was interrupted by an exception, an external interrupt, or a software generated interrupt.

8.34.2 Operation

Figure 54. IRET Algorithm

```
1 tempEIP ← [ESP];
2 tempPM ← [ESP+4];
3 tempEFLAGS ← [ESP+8];
4 ESP ← ESP + 12;
5 EFLAGS ← tempEFLAGS;
6 PM ← tempPM;
7 EIP ← tempEIP;
```

November 2015
Document Number: 332913-002US
PRM
79



8.35 Jcc - Jump if Condition is Met

	£/// ·			
	Opcode		In:	struction
	70	cb	JO	rel8
	71	cb	JNO	rel8
idefined undefined und	72	cb (c)	JB	rel8
	73	cb	JAE	rel8
16 file	74	cb	JE	rel8
Inoc	75	cb	JNE	rel8
	76	cb	JBE	rel8
4efill.	£ 77	cb	JA	rel8
	78	cb	JS	rel8
	79	cb	JNS	rel8
	7C	cb	JL JL	rel8
	7D	cb	JGE	rel8
ed ni.	7E	cb	JLE	rel8
	7F	cb	JG	rel8
defined undefined un	0F 80	cd	JO	rel32
od un	0F 81	cd	JNO	rel32
sine	0F 82	cd	JB	rel32
	0F 83	cd	JAE	rel32
	0F 84	cd	JE JE	rel32
	0F 85	cd	JNE	rel32
	0F 86	cd	JBE	rel32
ال ا	0F 87	cd	JA	rel32
	0F 88	cd	JS	rel32
	0F 89	cd	JNS	rel32
indefined undefined u	0F 8C	cd	JL	rel32
	0F 8D	cd	JGE	rel32
adelli	0F 8E	cd	JLE	rel32
711.	OF 8F	cd	JG	rel32

The Jcc instructions conditionally jump depending on the state of one or more of the status flags in the EFLAGS register: CF, OF, SF and ZF. If the flags match the specified condition, execution jumps to the target instruction specified by the destination operand. If the flags do not match the specified condition, the jump is not performed and execution continues with the instruction following the Jcc instruction.

The destination operand specifies the target instruction as a signed relative offset from the address of the next byte after Jcc instruction.

November 2015

Document Number: 332913-002US



Table 21. **Common Aliases for Jcc Instructions**

uder.	Original		Aliases
	JA	JNBI	EØ.
	JAE	JNE	В
	ЈВ	ille JC	c, JNAE
, 117	JBE	JNE	A
indefined undefined un	JE	32	z ino
deili	JG	JNLI	Ecò
4 UNG	JGE	JNI	L 18811
eineo.	JL 6	JNGI	E UNC
adelli	JLE	JNC	30
	JNE	JNZ	Zeilli
i	70		

Note: Assembler and disassembler tools may support these alternatives

Table 22. **EFLAGS Condition Codes Associated with Each Conditional Jump Instruction**

Name	Jump Condition	Description
JA	CF=0 and ZF=0	Jump if above.
JAE	CF=0	Jump if above or equal.
JB	CF=1	Jump if below
JBE	CF=1 or ZF=1	Jump if below or equal
JE JE	ZF=1	Jump if equal
JG JG	ZF=0 and SF=OF	Jump if greater
JGE	SF=OF	Jump if greater or equal
JL	SF≠ OF	Jump if less
JLE	ZF=1 and SF≠ OF	Jump if less or equal
JNE	ZF=0	Jump if not equal
JNO	OF=0	Jump if not overflow
JNS	SF=0	Jump if not sign
30	OF=1	Jump if overflow
JS	SF=1	Jump if sign

2018	JNS	SF=0	Jump if not sign
I all	JO	OF=1	Jump if overflow
	JS	SF=1	Jump if sign
0.26	defill	Stines	ned
8.36	JMP - Jump	inde	defill
iefinee			dunce
IInde			· · · · · · · · · · · · · · · · · · ·
ed	Opcode	'	nstruction
ndefined une	EB cb		JMP rel8
Inde	E9 cd	iii.	JMP rel32
g	FF /4	inde.	JMP r/m32
	sined	ed ui	

 $\begin{array}{c} \text{Intel}^{\circledR} \ \text{Quark}^{\text{TM}} \ \text{microcontroller D1000} \\ \text{PRM} \end{array}$ November 2015 Document Number: 332913-002US



Transfers program control to a different point in the instruction stream without recording return information. The destination (target) operand specifies the address of the instruction to which the CPU jumps. This operand can be an immediate value, a general-purpose register, or a memory location. JMP instructions with opcodes EB and E9 specify a relative offset from the address of the byte following the JMP instruction.

8.37 LEA - Load Effective Address

Opcode	Instruction
66 8D /r	LEA r16, m32
8D /r	LEA r32, m32

8.37.1 Description

Computes the effective address of the second operand (the source operand) and stores it in the first operand (destination operand). The source operand is a memory address specified with one of the processors addressing modes. The destination operand is a general-purpose register.

Both forms of LEA compute the effective 32-bit address of the second operand. However, the form with the 66 prefix discards the upper 16-bit bits of the effective address and stores the lower 16-bit bits into the selected register.

8.37.2 Exceptions

#UD

If the source operand is not a memory location.

8.38 LIDT - Load Interrupt Descriptor Table Register


Opcode	Instruction
0F 01 /3	LIDT m

8.38.1 Description

The LIDT instruction loads the Interrupt Descriptor Table Register (IDTR) from a 6 byte memory structure defined in Figure 55. The operand m is the memory address of the structure.



Figure 55. **IDTR Format**



Note:

The LIDT instruction loads a pointer to this memory structure in the CPU's IDTR register.

Figure 56 shows example use of the LIDT instruction to setup an IDT with a full 256 entries.

Figure 56. Example Use of the LIDT Instruction to Setup an IDT with a Full 256 Entries

```
extern my_idt # define non-local label
idtr_value: # Reference address of 6 byte IDTR
.word 0x07FF # 8*N - 1 for N entries in the IDT
.long my_idt # Address of start of IDT
start_of_code:
lidt idtr_value
```

Exceptions 8.38.2

#UD If the source operand is not a memory location.

#UD If the 66h prefix is used.

November 2015 PRM Document Number: 332913-002US



MOV - Move

defill	indefined	idefined un
4 Unc	inder.	48fine
ueo,	- A	
	Intel® Quark™ microcontroller E	
	hole	defill
ined		ed um
MOV - Move		USC .
d une	inde.	
Sinec	edu	L UI
Opcode	Instruction	r8 r16 r32
88 /r	MOV r/m8,	r8
66 89 /r		r16
89 /r	MOV r/m32,	r32
8A /r	MOV r8,	r/m8
66 8B /r	MOV r16,	r/m16
8B /r	MOV r32,	r/m32
AO	MOV AL,	maddr8
66 A1	MOV AX,	maddr8 maddr16 maddr32 AL AX EAX
A1	MOV EAX,	maddr32
A2	MOV maddr8,	AL
66 A3	MOV maddr16,	AX
А3	MOV maddr32,	EAX
В0	MOV AL,	imm8
B1	MOV CL,	imm8
B2	MOV DL,	imm8
В3	MOV BL,	imm8
B4		imm8 imm8 imm8 imm8 imm8 imm16
B5	10)	imm8
		imm8
B7	200	imm8
66 B8	AC.\'	imm16
66 89		
66 BA	·	imm16
00 BB		imm16
66 BE		
66 BF		imm16
B8		imm32
B9		imm32
PA		imm32
BB		imm16 imm16 imm32 imm32 imm32 imm32
BC	MOV ESP,	imm32
BD	MOV EBP,	imm32
BE	MOV ESI,	imm32
BF	MOV EDI,	imm32
C6 /0	MOV r/m8,	imm8 imm16 imm32
66 C7 /0	MOV r/m16,	imm16
00 67 70		
	Opcode 88 /r 66 89 /r 89 /r 84 /r 66 8B /r 8B /r A0 66 A1 A1 A2 66 A3 A3 B0 B1 B2 B3 B4 B5 B6 B7 66 B8 66 B9 66 BA 66 BB 66 BB 66 BB 66 BF B8 B9 BA BB BC BD BB BC BD BB BC BD BE	Opcode Instruction 88 /r MOV r/m8, 66 89 /r MOV r/m16, 89 /r MOV r/m32, 8A /r MOV r8, 66 8B /r MOV r16, 8B /r MOV r32, A0 MOV AL, 66 A1 MOV AX, A1 MOV EAX, A2 MOV maddr8, 66 A3 MOV maddr32, B0 MOV addr32, B0 MOV AL, B1 MOV CL, B2 MOV DL, B3 MOV BL, B4 MOV AH, B5 MOV CH, B6 MOV DH, B7 MOV BH, B6 MOV DX, 66 BB MOV BX, 66 BB



Copies the second operand (SRC) to the first operand (DEST). The source operand can be an immediate value, general-purpose register or memory location. The destination register can be a general purpose register or memory location. Both operands must be the same size, which can be a byte, a word (16-bit) or a doubleword (32-bit). MOV does not affect processor flags.

8.39.1 Operation

Figure 57. MOV Algorithm.

1 DEST ← SRC;

MOVSX - Move with Sign-Extend 8.40

	Opcode	Instruction
8	66 OF BE /r	MOVSX r16, r/m8
Γ	OF BE /r	MOVSX r32, r/m8
	OF BF /r	MOVSX r32, r/m16

Copies the contents of the source operand (register or memory location) to the destination operand (register) and sign extends the value to 16 or 32 bits. The size of the converted value depends on the operand-size attribute.

MOVZX - Move with Zero-Extend

Opcode	Instruction
66 OF B6 /r	MOVZX r16, r/m8
0F B6 /r	MOVZX r32, r/m8
0F B7 /r	MOVZX r32, r/m16

Copies the contents of the source operand (register or memory location) to the destination operand (register) and zero extends the value to 16 or 32 bits. The size of the converted value depends on the operand-size attribute.

MUL - Unsigned Multiply 8.42

Opcode	Instruction
F6 /4	MUL r/m8
66 F7 /4	MUL r/m16
F7 /4	MUL r/m32

Intel® QuarkTM microcontroller D1000 November 2015 PRM Document Number: 332913-002US



8.42.1 Description

Performs an unsigned multiplication of the first operand (destination operand) and the second operand (source operand) and stores the result in the destination operand. The destination operand is an implied operand located in register AX, DX:AX or EDX:EAX depending on the size of the operand. The high-order bits of the product are contained in register AH, DX, or EDX, respectively. The source operand is located in a general-purpose register or a memory location.

The action of this instruction and the location of the result depends on the opcode and the operand size as shown in Table 23.

Table 23. Results of the MUL Instruction

Opcode	Operand Size (bits)	Source 1	Source 2	Destination
F6 /4	8	AL	r/m8	AX
66 F7 /4	16	AX	r/m16	DX:AX
F7 /4	32	EAX	r/m32	EDX:EAX



8.42.2 Operation

Figure 58. MUL Algorithm

```
1 IF Sizeof(SRC) = 1 THEN
2 AX ← AL * SRC:
    IF AH = 0 THEN
         EFLAGS.CF ← 0;
         EFLAGS.OF ← 0;
6
    ELSE
         EFLAGS.CF ← 1;
         EFLAGS.OF ← 1;
8
    ENDIF
10 ELSE
    IF Sizeof(SRC) = 2 THEN
         DX:AX \leftarrow AX * SRC;
12
13
         IF DX = 0 THEN
14
             EFLAGS.CF← 0;
15
             EFLAGS.OF ←
16
         ELSE
17
           EFLAGS.CF ← 1;
18
             EFLAGS.OF \leftarrow 1;
19
         ENDIF
    ELSE
20
21
         EDX:EAX← EAX * SRC;
         IF EDX = 0 THEN
22
23
             EFLAGS.CF← 0;
24
             EFLAGS.OF \leftarrow 0;
25
         ELSE
             \mathsf{EFLAGS.CF} \gets
             EFLAGS.OF \leftarrow 1;
28
         ENDIF
    ENDIF
30 ENDIF
31 EFLAGS.SF ←
                 Undefined;
```

Intel® QuarkTM microcontroller D1000
November 2015
PRM
Document Number: 332913-002US
87



8.43 NEG - Two's Complement Negation

des	pcode	i sili	Instruction	
4 011.	F6 /3	"Uge	NEG r/m8	
6	5 F7 /3	900	NEG r/m16	
8	F7 /3	Silve	NEG r/m32	CO

Replaces the value of the operand (DEST) with its two's complement. This operation is equivalent to subtracting the operand from 0. The destination operand is located in a general-purpose register or a memory location.

8.43.1 Operation

Figure 59. NEG Algorithm

```
1 DEST ← 0 - DEST;

2 IF DEST = 0 THEN

3 EFLAGS.CF ← 0;

4 ELSE

5 EFLAGS.CF ← 1;

6 ENDIF

7 EFLAGS.OF ← Overflow(DEST);

8 EFLAGS.SF ← Sign(DEST);

9 EFLAGS.ZF ← Zero(DEST);
```

8.44 NOP - No Operation

Opcode	Instruction
90	NOP
66 90	NOP

This instruction performs no operation. NOP that takes up space in the instruction stream but does not impact machine context, except for the EIP register. The NOP instruction is an alias mnemonic for the XCHG (E)AX, (E)AX instruction.



NOT - One's Complement Negation

inger	Opcode		Instruction
ed	F6 /2		NOT r/m8
	66 F7 /2		NOT r/m16
	F7 /2	10111	NOT r/m32

Performs a bitwise NOT operation on the operand (DEST) and stores the result to the operand. The operand is modified such that each 1 is set to 0 and each 0 is set to 1. The operand can be a register or a memory location. NOT does not affect processor

Operation

NOT Algorithm. Figure 60.

DEST ← NOT DEST;

8.46 **OR - Logical Inclusive OR**

undefine	Opcode	Instruction
nu _r	08 /r	OR r/m8, r8
	66 09 /r	OR r/m16, r16
	09 /r	OR r/m32, r32
	OA /r	OR r8, r/m8
d Ull	66 0B /r	OR r16, r/m16
	OB /r	OR r32, r/m32
Jundefined undefined uni	0C ib	OR AL, imm8
1 Unc.	66 0D iw	OR AX, imm16
ineo.	0D id	OR EAX, imm32
defili	80 /1 ib	OR r/m8, imm8
Und	66 81 /1 iw	OR r/m16, imm16
	81 /1 id	OR r/m32, imm32
	66 83 /1 ib	OR r/m16, imm8
	83 /1 ib	OR r/m32, imm8
d undefined undefined un	83 /1 ib	OR r/m32, imm8
	ined un	ed under

November 2015 PRM Document Number: 332913-002US



Performs a bitwise inclusive OR operation between the first operand (DEST) and second operand (SRC) and stores the result in the destination operand. The source operand can be an immediate, a register, or a memory location. The destination operand can be a register or a memory location. However, two memory operands cannot be used in one instruction. Each bit of the result is set to 0 if both corresponding bits of the first and second operands are 0. Otherwise, the corresponding bit in the result is set to 1.

8.46.1 Operation

Figure 61. OR Algorithm.

```
1 DEST ← SRC OR DEST;
2 EFLAGS.CF ← 0;
3 EFLAGS.OF ←
4 EFLAGS.SF ← Sign(DEST);
5 EFLAGS.ZF ← Zero(DEST);
```

POP - Pop a Doubleword from the Stack

ndefined un	Opcode	Instruction
Siine	58	POP EAX
	59	POP ECX
	5A	POP EDX
	5B	POP EBX
	5C	POP ESP
	5D	POP EBP
	5E UITE	POP ESI
fine	5F	POP EDI
	8F /0	POP r/m32
ed or	66 8F /0	POP r/m16
undefined undefined t	Loads the value from the top of the stack (DEST) and then increments the stack pogeneral-purpose register or a memory loc	inter. The destination operand can be a



Operation

```
1 DEST←
           [ESP];
2 IF Operand Size = 16 THEN
     /* Opcode 66 8F */
    ESP \leftarrow ESP + 2;
4 ELSE
     ESP \leftarrow ESP + 4;
6 ENDIF
```

POPFD - Pop Stack into EFLAGS Register

Opcode	defill	Instruction	"tine"
9D	7 0111	POPFD	Joe.

Pops a 32-bit value from the top of the stack and stores the value in the EFLAGS register. This instruction reverses the operation of the PUSHFD instruction.

Operation

Operation of POPFD Figure 62.

```
1 \text{ EFLAGS(CF,ZF,SF,IF,OF,TF)} \leftarrow [\text{ESP}];
2 ESP ← ESP + 4;
```

undefined un8.49 **PUSH - Push a Doubleword onto the Stack**

A Uli.	Opcode	Instruction
	50	PUSH EAX
	51	PUSH ECX
110	52	PUSH EDX
ned W	53	PUSH EBX
undefine	54	PUSH ESP
inde	55	PUSH EBP
00	56	PUSH ESI
indefine	57	PUSH EDI
inde	68 id	PUSH imm32
du.	66 68 id	PUSH imm16
	6A ib	PUSH imm8

Intel[®] QuarkTM microcontroller D1000 November 2015 PRM Document Number: 332913-002US



FF /6	PUSH r/m32
66 FF /6	PUSH r/m16

Decrements the stack pointer (ESP) by 4 then stores the operand (SRC) at the new address in ESP. The CPU sign extends 8-bit immediate values to 32-bits to preserve stack alignment. The CPU does not extend 16-bit immediate values and executing push imm16 (opcode 66h 68h) causes an unaligned stack.

The PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. If a PUSH instruction uses an ESP relative address mode, the CPU computes the address of the operand before decrementing the ESP register.

```
1 IF Operand Size = 16 THEN

/* Opcode 66 68 or 66 FF */

2 ESP← ESP - 2;

3 [ESP] ← SRC;

4 ELSE

5 Temp ← SignExtend(SRC);

6 ESP← ESP - 4;

7 [ESP] ← Temp;

8 ENDIF
```

8.50 PUSHFD - Push EFLAGS onto the Stack

C	Opcode	Instruction
	9C	PUSHFD

Note: The PUSHFD instruction pushes the 32-bit EFLAGS register onto the stack.

8.50.1 Operation

```
1 ESP \leftarrow ESP - 4;
2 [ESP] \leftarrow EFLAGS;
```

8.51 RCL/RCR - Rotate Through Carry

Opcode	Instruction	Opcode	Instruction
C0 /2 ib	RCL r/m8, imm8	C0 /3 ib	RCR r/m8, imm8
66 C1 /2 ib	RCL r/m16, imm8	66 C1 /3 ib	RCR r/m16, imm8



	£ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		0.7
C1 /2 ib	RCL r/m32, imm8	C1 /3 ib	RCR r/m32, imm8
D0 /2	RCL r/m8, 1	D0 /3	RCR r/m8, 1
66 D1 /2	RCL r/m16, 1	66 D1 /3	RCR r/m16, 1
D1 /2	RCL r/m32, 1	D1 /3	RCR r/m32, 1
D2 /2	RCL r/m8, CL	D2 /3	RCR r/m8, CL
66 D3 /2	RCL r/m16, CL	66 D3 /3	RCR r/m16, CL
D3 /2	RCL r/m32, CL	D3 /3	RCR r/m32, CL

Rotates the bits of the first operand (destination operand) the number of bit positions specified in the second operand (count operand) and stores the result in the destination operand. The destination operand can be a register or a memory location. The count operand is an unsigned integer that can be an immediate or a value in the CL register. The CPU restricts the count to a number between 0 and 31 by masking all the bits in the count operand except the 5 least-significant bits.

This instruction define.

This instruction defines EFLAGS.OF only for 0 and 1 bit rotates. For rotates greater than 1 bit, EFLAGS.OF is undefined. For 0 bit rotates, flags are unaffected.

For 1 bit left rotates, the CPU sets the OF flag as the exclusive OR of the CF bit (after the rotate) and the most-significant bit of the result. For 1 bit right rotates, the CPU sets the OF flag to the exclusive OR of the two most-significant bits of the result.

RET - Return from Procedure

Opcode	Instruction
C3	RET

Transfers program control to a return address located on the top of the stack. The address is usually placed on the stack by a CALL instruction, and the return is made to the instruction that follows the CALL instruction.

Operation

1 EIP ← [ESP]; 2 ESP ← ESP + 4;

Intel® QuarkTM microcontroller D1000 November 2015 PRM Document Number: 332913-002US



ROL/ROR - Rotate fined under

unte		d underline		indefined
8.53	ROL/ROR - R	otate		dined under
iefined un 6.33		A uli	od unc	
	Opcode	Instruction	Opcode	Instruction
	C0 /0 ib	ROL r/m8, imm8	C0 /1 ib	ROR r/m8, imm8
	66 C1 /0 ib	ROL r/m16, imm8	66 C1 /1 ib	ROR r/m16, imm8
	C1 /0 ib	ROL r/m32, imm8	C1 /1 ib	ROR r/m32, imm8
A UIT	D0 /0	ROL r/m8, 1	D0 /1	ROR r/m8, 1
	66 D1 /0	ROL r/m16, 1	66 D1 /1	ROR r/m16, 1
deill	D1 /0	ROL r/m32, 1	D1 /1	ROR r/m32, 1
, une	D2 /0	ROL r/m8, CL	D2 /1	ROR r/m8, CL
defined undefined un	66 D3 /0	ROL r/m16, CL	66 D3 /1	ROR r/m16, CL
defili	D3 /0	ROL r/m32, CL	D3 /1	ROR r/m32, CL

Rotates the bits of the first operand (destination operand) the number of bit positions specified in the second operand (count operand) and stores the result in the destination operand. The destination operand can be a register or a memory location. The count operand is an unsigned integer that can be an immediate or a value in the CL register. The CPU restricts the count to a number between 0 and 31 by masking all the bits in the count operand except the 5 least-significant bits.

The rotate left (ROL) instruction shifts all bits toward more-significant bit positions, except for the most-significant bit, which is rotated to the least significant bit.

The rotate right (ROR) instruction shifts all bits toward less-significant bit positions. except for the least-significant bit, which is rotated to the most significant bit.

For left rotates, the CPU sets the OF flag as the exclusive OR of the CF bit (after the rotate) and the most-significant bit of the result. For right rotates, the CPU sets the OF flag to the exclusive OR of the two most-significant bits of the result.

The EFLAGS.OF is defined only for 1-bit rotates. For rotates greater than 1 bit, the EFLAGS.OF is undefined. For left rotates, the CPU sets the OF flag as the exclusive OR of the CF bit (after the rotate) and the most-significant bit of the result. For right rotates, the CPU sets the OF flag to the exclusive OR of the two most-significant bits of the result.

SAL/SAR - Shift Arithmetic

undefine 8.54	SAL/SAR - Shi	ft Arithmetic	-9,	nu _o ,	
4 unos	, undefil.		adefinee		iefined c
	Opcode	Instruction	Opcode	Instruction	Inde
	C0 /4 ib	SAL r/m8, imm8	C0 /7 ib	SAR r/m8, imm8	69
_ U	66 C1 /4 ib	SAL r/m16, imm8	66 C1 /7 ib	SAR r/m16, imm8	
, undefined undefined u	C1 /4 ib	SAL r/m32, imm8	C1 /7 ib	SAR r/m32, imm8	1
defili	D0 /4	SAL r/m8, 1	D0 /7	SAR r/m8, 1	1
Unt	66 D1 /4	SAL r/m16, 1	66 D1 /7	SAR r/m16, 1	1
::100	D1 /4	SAL r/m32, 1	D1 /7	SAR r/m32, 1	1
defill	D2 /4	SAL r/m8, CL	D2 /7	SAR r/m8, CL	
Muc	66 D3 /4	SAL r/m16, CL	66 D3 /7	SAR r/m16, CL	ined.
30	D3 /4	SAL r/m32, CL	D3 /7	SAR r/m32, CL	Jefil"
	Indefines	, nô	efined	, efi	ned uno
Intel [®] Quark TM mi PRM 94	crocontroller D1000	indefined un.	Docu	November 201 ment Number: 332913-002U	5
4efined	e e	ned un		d una	



Shifts the bits in the first operand (destination operand) to the left or right by the number of bits specified in the second operand (count operand). Bits shifted beyond the destination operand boundary are first shifted into the CF flag, then discarded. At the end of the shift operation, the CF flag contains the last bit shifted out of the destination operand.

The destination operand can be a register or a memory location. The count operand can be an immediate value or the CL register. The count is masked to 5 bits. The count range is limited to 0 to 31. A special opcode encoding is provided for a count of 1.

The shift arithmetic left (SAL) instruction shifts the bits in the destination operand to the left (toward more significant bit locations). For each shift count, the most significant bit of the destination operand is shifted into the CF flag, and the least significant bit is cleared.

The shift arithmetic right (SAR) instruction shifts the bits of the destination operand to the right (toward less significant bit locations). For each shift count, the least significant bit of the destination operand is shifted into the CF flag, and the most significant bit is set to correspond to the sign (most significant bit) of the original value in the destination operand. In effect, the SAR instruction fills the empty bit position's shifted value with the sign of the unshifted value.

The SAR instruction can be used to perform signed division of the destination operand by powers of 2. For example, using the SAR instruction to shift a signed integer 1 bit to the right divides the value by 2. Using the SAR instruction to perform a division operation does not produce the same result as the IDIV instruction.

The quotient from the IDIV instruction is rounded toward zero, whereas the "quotient" of the SAR instruction is rounded toward negative infinity. This difference is apparent only for negative numbers. For example, when the IDIV instruction is used to divide -9 by 4, the result is -2 with a remainder of -1. If the SAR instruction is used to shift -9 right by two bits, the result is -3 and the "remainder" is +3; however, the SAR most-significant bit of the result is the same as the CF flag (that is, the top two bits of the original operand were the same). Otherwise, the CPU sets EFLAGS OF to 1 For the SAR instruction, the OF flag is cleared for all 1 in

SBB - Integer Subtraction with Borrow

defili	Opcode	Instruction	Opcode	Instruction
A UING	18 /r	SBB r/m8, r8	66 1D iw	SBB AX, imm16
3	66 19 /r	SBB r/m16, r16	1D id	SBB EAX, imm32
	19 /r	SBB r/m32, r32	80 /3 ib	SBB r/m8, imm8
-01	1A /r	SBB r8, r/m8	66 81 /3 iw	SBB r/m16, imm16
A UII	66 1B /r	SBB r16, r/m16	81 /3 id	SBB r/m32, imm32
eine c	1B /r	SBB r32, r/m32	66 83 /3 ib	SBB r/m16, imm8
dell	1C ib	SBB AL, imm8	83 /3 ib	SBB r/m32,imm8
ed undefined undefined u	the first operand ((DEST). The desti operand can be ar	nation operand can be a	e subtraction is store register or a memor or a memory location	d in the second operand

November 2015 Document Number: 332913-002US



Before executing this instruction, the state of the CF flag represents a borrow from a previous subtraction. The subtraction operation treats EFLAGS.CF as an integer 1 or 0.

Immediate values are sign-extended to the length of the destination operand format. The SBB instruction does not distinguish between signed or unsigned operands. Instead, the processor evaluates the result for both data types and sets the EFLAGS.OF and EFLAGS.CF flags to indicate a borrow in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.

Software usually executes the SBB instruction as part of a multibyte or multiword subtraction in which a SUB instruction is followed by a SBB instruction.

8.55.1 **Operation**

Figure 63. SBB Algorithm

```
ned undefined undefined un
1 Temp1 ← SignExtend(SRC);
2 Temp1 ← Temp1 + EFLAGS.CF;
3 DEST ← DEST - Temp1;
4 EFLAGS.CF ← Carry(DEST);
5 EFLAGS.ZF ← Zero(DEST);
6 EFLAGS.SF ← Sign(DEST);
7 EFLAGS.OF ← Overflow(DEST);
```

SHL/SHR - Shift

Opcode	Instruction	Opcode	Instruction		
C0 /4 ib	SHL r/m8, imm8	C0 /5 ib	SHR r/m8, imm8		
66 C1 /4 ib	SHL r/m16, imm8	66 C1 /5 ib	SHR r/m16, imm8		
C1 /4 ib	SHL r/m32, imm8	C1 /5 ib	SHR r/m32, imm8		
D0 /4	SHL r/m8, 1	D0 /5	SHR r/m8, 1		
66 D1 /4	SHL r/m16, 1	66 D1 /5	SHR r/m16, 1		
D1 /4	SHL r/m32, 1	D1 /5	SHR r/m32, 1		
D2 /4	SHL r/m8, CL	D2 /5	SHR r/m8, CL		
66 D3 /4	SHL r/m16, CL	66 D3 /5	SHR r/m16, CL		
D3 /4	SHL r/m32, CL	D3 /5	SHR r/m32, CL		

Shifts the bits in the first operand (destination operand) to the left or right by the number of bits specified in the second operand (count operand). Bits shifted beyond the destination operand boundary are first shifted into the CF flag, then discarded. At the end of the shift operation, the CF flag contains the last bit shifted out of the destination operand.

The destination operand can be a register or a memory location. The count operand can be an immediate value or the CL register. The count is masked to 5 bits. The count range is limited to 0 to 31. A special opcode encoding is provided for a count of 1.



The shift left (SHL) instruction shifts the bits in the destination operand to the left toward more significant bit locations. For each shift count, the most significant bit of the destination operand is shifted into the CF flag, and the least significant bit is cleared.

The shift right (SHR) instruction shifts the bits of the destination operand to the right toward less significant bit locations. For each shift count, the least significant bit of the destination operand is shifted into the CF flag, and the most significant bit is cleared.

Software may use the SHR instruction to perform unsigned division of the destination operand by powers of 2.

EFLAGS.OF is affected only on 1-bit shifts. For left shifts, the OF flag is set to 0 if the most-significant bit of the result is the same as the CF flag (that is, the top two bits of the original operand were the same). Otherwise, the CPU sets EFLAGS.OF to 1. For the SHR instruction, the OF flag is set to the most significant bit of the original operand.

SIDT - Store Interrupt Descriptor Table Register

Opcode	Instruction
0F 01 /1	SIDT m

November 2015 Document Number: 332913-002US



8.57.1 **Description**

The SIDT instruction stores the Interrupt Descriptor Table Register (IDTR) to a 6 byte memory structure defined in "LIDT - Load Interrupt Descriptor Table Register" on page 82 for the LIDT instruction. The operand m is the memory address of the structure.

8.57.2 **Exceptions**

#UD

If the 66h prefix is used

8.58 STC - Set Carry Flag

Opcode	Instruction				
F9	STC				

Sets EFLAGS.CF. All other flags are unaffected.

8.58.1 **Operation**

Figure 64. STC Algorithm.

8.59 STI - Set Interrupt Flag

STC Algorithm.	ed un.		
1 EFLAGS.CF ← 1;	stines		ed
STI - Set Interrupt Flag	efined unde	define	d undefil.
Opcode	Instruction	dune	
FB	STI	Nes	

Sets EFLAGS.IF to enable external maskable interrupts. If interrupts were disabled (ELFAGS.IF=0) when executing STI, the CPU may service an interrupt immediately after retiring this instruction.

Software must take special care when executing an STI immediately before a HLT instruction. In this case, the CPU may recognize an interrupt before executing the HLT. The interrupt service routine would then IRET to the HLT instruction which stops execution. If this behavior is not desired, the interrupt service routine can inspect the instruction pointed to by the EIP value on the interrupt stack frame. If the EIP points to a HLT (F4h) then the interrupt service routine can increment the value of the EIP in the stack frame. Incrementing the EIP causes the subsequent IRET to return to the next instruction after the HLT.



8.59.1 Operation

Figure 65. STI Algorithm.

SUB - Subtract

, un	8.59.1	Operation	istine	
8.59.1 Figure 65.		STI Algorithm.	ined undefine	ad und
		1 EFLAGS.IF ← 1;	adest	efine
	8.60 md	SUB - Subtract	hed un.	unde
Indefined ur	stined &	i zed une	d unde.	
	Ige.	Opcode	Instruction	
ed u.		28 /r	SUB r/m8, r8	
iefino		66 29 /r	SUB r/m16, r16	.100
INOIS		29 /r	SUB r/m32, r32	edu
O*		2A /r	SUB r8, r/m8	ie fine
		66 2B /r	SUB r16, r/m16	Moc
		2B /r	SUB r32, r/m32	
	, nu	2C ib	SUB AL, imm8	
	aged .	66 2D iw	SUB AX, imm16	
	16/11/1	2D id	SUB EAX, imm32	
		80 /5 ib	SUB r/m8, imm8	
69		66 81 /5 iw	SUB r/m16, imm16	
Stille		81 /5 id	SUB r/m32, imm32	210
MOL		66 83 /5 ib	SUB r/m16, imm8	ed or
	ndefined uni	83 /5 ib	SUB r/m32, imm8	_ lefine

Subtracts the second operand (source operand) from the first operand (destination operand) and stores the result in the destination operand. The destination operand can be a register or a memory location. The source operand can be an immediate, register, or memory location. However, two memory operands cannot be used in one instruction. The sign extends immediate operands to the length of the destination operand. The SUB instruction performs integer subtraction. The CPU evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate an e S undefined un overflow in the signed or unsigned result, respectively. The SF flag indicates the sign of

November 2015 Document Number: 332913-002US



8.60.1 Operation

Figure 66. SUB Algorithm

```
1 DEST ← DEST - SRC;
2 EFLAGS.CF ← Carry(DEST);
3 EFLAGS.ZF ← Zero(DEST);
4 EFLAGS.SF ← Sign(DEST);
5 EFLAGS.OF ← Overflow(DEST);
```

8.61 TEST - Logical Compare

Opcode	Instruction
84 /r	TEST r/m8, r8
66 85 /r	TEST r/m16, r16
85 /r	TEST r/m32, r32
A8 ib	TEST AL, imm8
66 A9 iw	TEST AX, imm16
A9 id	TEST EAX, imm32
F6 /0 ib	TEST r/m8, imm8
66 F7 /0 iw	TEST r/m16, imm16
F7 /0 id	TEST r/m32, imm32

8.61.1 Description

Performs a bitwise AND operation on the first operand (SRC1) and second operand (SRC2) and sets the SF and ZF status flags according to the result. The result is then discarded.



8.61.2 Operation

Figure 67. **TEST Algorithm**

```
1 Temp ← SRC1 AND SRC2;
2 EFLAGS.SF ← Sign(Temp);
3 \text{ IF Temp} = 0 \text{ THEN}
    EFLAGS.ZF ←
5 ELSE
    EFLAGS.ZF ←
7 ENDIF
8 EFLAGS.CF ←
9 EFLAGS.OF ← 0;
```

UD2 - Undefined Instruction

Opcode	Instruction
OF OB	UD2

Generates an Invalid Opcode Fault (#UD). This instruction is provided for software testing to explicitly generate an invalid opcode exception. The opcode for this instruction is reserved for this purpose. Other than raising the invalid opcode exception, this instruction has no effect on processor state or memory.

The instruction pointer in the exception stack frame references the UD2 instruction and not the following instruction.

Note: Some disassemblers such as the GNU objdump utility use UD2A for this opcode.

8.62.1 **Exceptions**

#UD This instruction always causes this exception.

November 2015 PRM Document Number: 332913-002US 101



8.63 XOR - Logical Exclusive OR

	Opcode	Instruction
	30 /r	XOR r/m8, r8
	66 31 /r	XOR r/m16, r16
· //	31 /r	XOR r/m32, r32
od u.	32 /r	XOR r8, r/m8
ndefined undefined uni	66 33 /r	XOR r16, r/m16
ade,	33 /r	XOR r32, r/m32
ed ull	34 ib	XOR AL, imm8
sin ^{ee}	66 35 iw	XOR AX, imm16
deli	35 id	XOR EAX, imm32
	80 /6 ib	XOR r/m8, imm8
	66 81 /6 iw	XOR r/m16, imm16
	81 /6 id	XOR r/m32, imm32
	83 /6 ib	XOR r/m16, imm8
ad un	83 /6 ib	XOR r/m32, imm8
	7.0	

Performs a bitwise exclusive-OR (XOR) operation on the first operand (DEST) and the second operand (SRC) and stores the result in the first operand. The source operand can be an immediate, a register, or a memory location. The destination operand can be a register or a memory location. Two memory operands cannot be used in one instruction. Each bit of the result is 1 if the corresponding bits of the operands are different. Each bit is 0 if the corresponding bits are the same.

8.63.1 Operation

Figure 68. XOR Algorithm.

```
1 DEST ← SRC XOR DEST;

2 EFLAGS.CF ← 0;

3 EFLAGS.ZF ← Zero(DEST);

4 EFLAGS.SF ← Sign(DEST);

5 EFLAGS.OF ← 0;
```

§ §

undefined undefi undefined undefi



November 2015 Document Number: 332913-002US

i rined ur

2015 Number: undefined undefi



Appendix A Porting From IA

The following sections show software substitutions for some unsupported IA-32 instructions. The following sections also list key functional differences between IA-32 and Intel[®] Quark™ microcontroller D1000 CPU instructions.

A.1 PUSHA

The following code emulates the action of the PUSHA instruction:

```
# pusha emulation start
pushl
        %eax
pushl
        %ecx
pushl
        %edx
pushl
        %ebx
pushl
        %esp
                        # pushes esp value before decrement
addl
        $16,
pushl
        %ebp
pushl
       %esi
# pusha emulation end
```

A.2 POPA

The following code emulates the action of the POPA instruction:

```
# popa emulation start
        %edi
popl
popl
        %esi
popl
        %ebp
popl
        %ebx
                #dummy pop
        %ebx
popl
popl
        %edx
popl
        ecx
popl
        %eax
# popoa emulation end
```



XCHG

The CPU does not support the XCHG instruction, except for the special NOP cases:

```
xchg
        %eax, %eax # one byte NOP
xchg
       %ax, %ax
                   # one byte NOP with 66h prefix
```

In general use, you can replace XCHG with a three instruction sequence as shown in the following example:

```
# xchg
            %eax, %ebx
# xchg emulation start
pushl
        %ebx
movl
        %eax, %ebx
popl
        %eax
# xchg emulation end
```

If your code can ignore the resulting EFLAGS value, then replace XCHG with 3 xor operations. This substitution executes faster by eliminating the push/pop memory touches.

```
%eax, %ebx
# xchg
# xchg emulation start
        %eax,%ebx
xor
xor
        %ebx, %eax
        %eax,%ebx
xor
# xchg emulation end
```

Exchanging a register with the stack pointer (ESP) requires special handling as shown:

```
# xchg
           %esp,%ebp
# xchg emulation start
pushl
       %ebp
                       # save ebp, esp too low by 4
lea
       4(%esp),%ebp
                       # copy low esp to ebp and fixup ebp
popl
       %esp
                       # copy ebp to esp
# xchg emulation end
```

Note:

The XCHG instruction also implies a locked transaction. These substitutions do not provide any locking.

Instruction Prefixes

The CPU supports a subset of the IA-32 instruction prefix possibilities. See Table 24.

Note: Only the Pentium 4 implemented branch hint prefixes. All other IA processors ignore branch hints.

Intel® QuarkTM microcontroller D1000 November 2015 PRM Document Number: 332913-002US 105



Table 24. Instruction Prefix Bytes

Prefix Byte (hex)	Description	Supported?
66	16-bit Operand Size	Yes
67	16-bit Address Size	No
F0	Lock	Yes
F3	REP/REPE/REPZ	No
F2	REPNE/REPNZ	No
2E,36,3E,26,64,65	Segment Overrides	No
2E,3E	Branch Hints	No

Note: The CPU does not support IA-32 prefixes shaded gray.

F2 2E,36,3E,26,64,65 2E,3E Note: The CPU does not s A.5 INT and INT3

The CPU INT instruction with operand value of 3 behaves identically to the INT3 instruction.

A.6 Interrupt Descriptors

Intel[®] Quark[™] microcontroller D1000 processor supports a subset of IA-32 Interrupt Descriptor functionality. Intel[®] Quark[™] microcontroller D1000 processor supports only descriptors for a 32-bit address space and only the Interrupt Gate and Trap Gate types. Furthermore, many fields in the IA-32 descriptor format are reserved in Intel[®] Quark[™] microcontroller D1000 processor.

Note: The description of the IA-32 IDT is in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Part 1 Chapter 6.

A.7 IO Instructions

The CPU does not implement the IA-32 IN and OUT instructions. Accordingly, the CPU does not have the concept of IO Privilege Level (IOPL) and does not implement the EFLAGS IOPL bits.

Developers must substitute memory mapped IO (MMIO) accesses in place of IN and OUT instructions. Designers should map devices with MMIO interfaces in the Intel[®] Quark^{IM} microcontroller D1000 processor strongly ordered memory region. For information on strongly ordered memory, see Section 3.3.

A.8 EFLAGS

Intel[®] Quark[™] microcontroller D1000 processor supports a status register called EFLAGS that resembles the IA- 32 EFLAGS register. The behavior of the arithmetic EFLAGS bits, namely CF, OF, SF and ZF is upward compatible with IA-32 processors. Table 24 highlights differences from IA-32. Notable exceptions are the EFLAGS.L1,0 bits which are unique to Intel[®] Quark[™] microcontroller D1000 processor.



Figure 69. Flags Defined in the EFLAGS Register

31		12 11 10 9	8	7	6	5	4 3	2	1	0
dell	0	O 0 I	T	S	Z		0		1	С

ger.	31			12 11 10	0 9 6 7 6 5 4 5	2 1 0
	"ger	0		0 0	I T S Z 0	1 C
	ined un			sed unos		ال الم
indefined undefined under	Flag	Bit	Туре	Supported?	Description	"inec
	CF	0	Status	Yes	Carry Flag	8,,
1efine		1	Fixed	Yes	Reserved	
uno		2 60	Fixed	No	Reserved	
raed s		3	Fixed	No	Reserved	
defill		4	Fixed	No	Reserved	
	ade.	5	Fixed	No	Reserved	
	ZF	6	Status	Yes	Zero Flag	
	SF	7	Status	Yes	Sign Flag	77
nd	TF	8	System	Yes	Trap Flag	"ineo
ad uli	IF	9	System	Yes	Interrupt Enable Flag	e,,
		10	Fixed	No	Reserved	
d undefined unde	OF	11	Status	Yes	Overflow Flag	
ed v.		12-31	Fixed	Yes	AI-32 Reserved	

Intel® Quark™ microcontroller D1000 processor does not support IA- 32 EFLAGS bits shaded gray.

Exceptions A.9

Intel $^{\circledR}$ Quark $^{\intercal M}$ microcontroller D1000 processor supports an exception vector table which is a generally a subset of IA-32. Table 25 highlights the differences.

Table 25. Interrupt Descriptor Table (IDT)

Vector	Name	Туре	Error Code?	Description	
0	#DE	Fault	No	Divide by 0	
1,0	#DB	Trap	No	Debug Exception	
2			No	Reserved	
3	#BP	Trap	No	Breakpoint (INT3)	
4	#OF	Trap	No	Reserved	
5	#BR	Fault	No	Reserved	
6	#UD	Fault	No	Invalid Opcode	
7	#NM	Fault	No	Reserved	
8	#DF	Abort	Yes	Double Fault	
9	"ger	Fault	No	Reserved	
10	#TS	Fault	No	Reserved	

 $\begin{array}{c} \text{Intel}^{\circledR} \ \text{Quark}^{\text{TM}} \ \text{microcontroller D1000} \\ \text{PRM} \end{array}$ November 2015 Document Number: 332913-002US 107



Table 25. Interrupt Descriptor Table (IDT)

	Vector	Name	Туре	Error Code?	Description
	11	#NP	Fault	Yes	Not Present
	12	#SS	Fault	No	Reserved
	13	#GP	Fault	Yes	General Protection
	14	#PF	Fault	No	Reserved
	15			46,41	Intel Reserved
ed n.	16	#MF	Fault	No	Reserved
istine	17	#AC	Fault	No	Reserved
inde	18	#MC	Fault	Yes	Machine Check (non-IA)
ed b	19	#XM	Fault	No	Reserved
Jefined undefined und	20-31	" Ueo			Intel Reserved
	32-255	Yell	Interrupt	No	Asynchronous IRQ

Note: Shaded areas denote IA-32 exceptions not supported by Intel[®] Quark™ microcontroller D1000 processor.

A.10 Segmentation

Intel[®] Quark[™] microcontroller D1000 processor does not support any form of segmentation. All addresses are linear as described in Chapter 3.0. Modern IA-32 code configures segmentation to behave in a pass-through manner and in most cases porting code to Intel® Quark[™] microcontroller D1000 processor requires no effort in this regard. The notable exception is IA-32 threadlocal storage (TLS). Quark D1000 does not currently support TLS and TLS specific code must be reimplemented for Intel® Quark[™] microcontroller D1000 processor.



indefined undefined undefi undefined undefi



November 2015 Document Number: 332913-002US i rined ur

2015 Number: undefined undefi



Appendix B IOAPIC Programming Examples

This section provides IOAPIC Programming examples.

B.1 Masking Interrupts


These functions enable or disable the specified IOAPIC interrupt input while preserving the remaining bits of the Redirection Entry Register associated with the interrupt.

```
#define IOREGSEL ((volatile unsigned int *)0xFEC00000)
#define IOWIN ((volatile unsigned int *)0xFEC00010)
#define MASK_BIT 0x00010000

/*
    * Disable external interrupt.
    * Offset is 0x10 plus 8 bytes per irq.
    *
    * irq: The interrupt input number on the IOAPIC
    * Range from 0 to N
    */
void mask_irq( unsigned int irq )
{
        *IOREGSEL = 0x10 + irq * 2;
        *IOWIN |= MASK_BIT;
}

/*
    * Enable external interrupt
    * Offset is 0x10 plus 8 bytes per irq.
    *
    * irq: The interrupt input number on the IOAPIC
    * Range from 0 to N
    */
void unmask_irq( unsigned int irq )
{
        *IOREGSEL = 0x10 + irq * 2;
        *IOWIN &= ~MASK_BIT;
}
```

indefined undefined undefi IOAPIC Programming Examples—Intel® QuarkTM microcontroller D1000



I underlined underline

November 2015 Document Number: 332913-002US i sined ur

d underined under index undex under index under index undex under index undex undefined undefi