

Intel® Firmware Support Package

External Architecture Specification v2.1

May 2019



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

 ${}^{*}\mathrm{Other}$ names and brands may be claimed as the property of others.

Copyright $\ensuremath{\text{@}}$ 2019, Intel Corporation. All rights reserved.



Contents

1	Introdu	uction		9
	1.1			
	1.2		Audience	
	1.3		Documents	
	1.4	Terminol	ogy	10
2	Intel®	FSP Over	view	11
	2.1		hilosophy	
	2.2		l Overview	
		2.2.1	Data Structure Descriptions	11
3	Intel®	FSP Integ	ration	12
	3.1	Intel® F	SP Distribution Package	12
4	Intel®	FSP Binar	y Format	13
T	Interior	4.1.1	FSP-T: Temporary RAM initialization phase	
		4.1.1	FSP-M: Memory initialization phase	
		4.1.3	FSP-S: Silicon initialization phase	
		4.1.4	OEM Components (FSP-O)	14
	4.2	Intel® F	SP Component Identification	
		4.2.1	Intel® FSP Image ID and Revision	
		4.2.2	Intel® FSP Component Layout	14
5	Intel®	FSP Infor	mation tables	16
		5.1.1	FSP_INFO_HEADER	16
		5.1.2	FSP_INFO_EXTENDED_HEADER	
		5.1.3	Locating FSP_INFO_HEADER	
		5.1.4 5.1.5	FSP Description File	
		3.1.3	5.1.5.1 Example	
_			·	
6			guration Data	
	6.1		ndard Fields	
		6.1.1	FSP-T UPD Structure	
		6.1.2 6.1.3	FSP-M UPD Structure	
7				
	7.1		Boot Flow	
			Boot Flow Description	
	7.2	•	Mode Boot Flow	
		7.2.1 7.2.2	High Level Overview	
		7.2.2	Alternate Boot Flow Description	
0	T		•	
8			Mode Interface	
	8.1	•	nt Invocation Environment	
	8.2		ucture Convention	
	8.3 8.4	-	nt Calling Convention	34 34
	0.4		IGUD LUUE	

Introduction



	8.5		TempRamInit API 3			
		8.5.1	Prototype	e	36	
		8.5.2	Paramete	ers	36	
		8.5.3	Return Va	alues	36	
		8.5.4	Description	on	36	
	8.6	FspMen		I		
		8.6.1		e		
		8.6.2		ers		
		8.6.3		alues		
		8.6.4		on	_	
	8.7		•			
	0.7	•				
		8.7.1		e		
		8.7.2		ers		
		8.7.3		alues		
		8.7.4	•	on		
	8.8	FspSilic				
		8.8.1		e		
		8.8.2	Paramete	ers	40	
		8.8.3	Return Va	alues	41	
		8.8.4	Description	on	41	
	8.9	NotifyP	hase API		41	
		8.9.1	Prototype	2	42	
		8.9.2	, ,	ers		
		8.9.3		Definitions		
		8.9.4		alues		
		8.9.5		on		
			•			
9	Intel®	FSP Dis	patch Mode	Interface	45	
	9.1	Dispato	h Mode Des	sign	45	
	9.2	•		ments		
	9.3		•	se Requirements		
				·		
	9.4	-				
		9.4.1		mInit API		
		9.4.2		Core Firmware Volume Location PPI		
		9.4.3		porary RAM Exit PPI		
			9.4.3.1	Summary		
			9.4.3.2	GUID		
			9.4.3.3	Prototype		
			9.4.3.4	Parameters		
			9.4.3.5	Description		
		9.4.4	_	P_RAM_EXIT_PPI.TempRamExit ()		
			9.4.4.1	Summary		
			9.4.4.2	Prototype		
			9.4.4.3	Parameters	49	
			9.4.4.4	Description	49	
			9.4.4.5	Return Values		
		9.4.5	FSP-M Ar	chitectural Configuration PPI	50	
			9.4.5.1	Summary		
			9.4.5.2	GUID		
			9.4.5.3	Prototype		
			9.4.5.4	Parameters		
			9.4.5.5	Description		
		9.4.6		r Information		
		21 110	9.4.6.1	Summary		

Introduction



		9.4.7	9.4.6.2 9.4.6.3 9.4.6.4 9.4.6.5 FSP Debu	GUID Prototype Parameters Description Ig Messages	51 51 51
10	Intel®	FSP Outp	out		53
	10.1	FSP RES	SERVED M	EMORY_RESOURCE_HOB	54
	10.2	FSP_NO	N_VOLATIL	LE_STORAGE_HOB	54
	10.3	FSP_BO	OTLOADER	_TOLUM_HOB	55
	10.4		_	S_INFO_HOB	
	10.5			S_DEVICE_INFO_HOB	
	10.6	FSP_ERF	ROR_INFO_	_HOB	56
11	Other I	Host Boot	Loader Co	nsiderations	58
	11.1	ACPI			58
	11.2				
	11.3	Security			58
12	Annen	div A = Da	ata Structu	ires	50
12	12.1				
	12.1	12.1.1		de.h	
	12.2			ue.n.	
	12.2	12.2.1		Гуре.h	
		12.2.2		us Code	
	12.3	EFI PEI		S_INFO_HOB	
				 InfoHob.h	
	12.4	EFI_PEI_	_GRAPHICS	S_DEVICE_INFO_HOB	62
		12.4.1	GraphicsI	infoHob.h	62
	12.5	EFI_GUI	D		62
		12.5.1			
		12.5.2		Гуре.h	
	12.6	_	_	<u> </u>	
	40.7	12.6.1		Phase.h	
	12.7		•	OB)	
	12.8	12.7.1		and Firmware Filesystem	
	12.0	12.8.1		reVolume.h	
		12.8.2		reFile.h	
	12.9				
	12.5	12.9.1		.h	



Figures

Figure 1: Intel® FSP Component Logical View Figure 2: Intel® FSP Component Layout View Figure 3: Intel® FSP Component Headers Figure 4: API Mode Boot Flow Figure 5: Dispatch Mode Boot Flow Figure 6: Dispatch Mode Design	15 20 27 29
Tables	
Table 1. FSP_INFO_HEADER	16
Table 2. FSP_INFO_EXTENDED_HEADER	18
Table 3. FSPP - PatchData Encoding	
Table 4. UPD Standard Fields	
Table 5. Return Values - TempRamInit() API	
Table 6. Return Values - FspMemoryInit() API	37
Table 7. Return Values - TempRamExit() API	
Table 8. Return Values – FspSiliconInit() API	41
Table 9. Return Values – NotifyPhase() API	
Table 10. Return Values - TempRamExit() PPI	49



Revision History

Date	Revision	Description
May 2019	2.1	 Based on FSP EAS v2.0 - Backward compatibility is retained. Added Dispatch Mode to ease integration with UEFI bootloaders. FSP_INFO_HEADER changes Updated SpecVersion from 0x20 to 0x21 Updated HeaderRevision from 3 to 4 Defined bit 1 in ImageAttribute to indicate support for dispatch mode. FSPM_ARCH_UPD changes Modified StackBase and StackSize to only contain FSP heap data during pre-memory phase. FSP_STATUS_RESET_REQUIRED_* may now be returned by NotifyPhase() Added description of dispatch mode boot flow Added dispatch mode API definitions Added FSP_ERROR_INFO & FSP_ERROR_INFO_HOB
		Added EFI_PEI_GRAPHICS_DEVICE_INFO_HOB
April 2016	2.0	 Based on FSP EAS v1.1a - Removed compatibility with v1.x Updated FSP Binary format with FSP component information, layout, parsing and identification FSP_INFO_HEADER changes Updated HeaderRevision from 2 to 3 Reduced ImageAttribute field from 4 to 2 bytes Defined new ComponentAttribute field and defined ComponentType (Bits15:12) Defined Bit0 and Bit1 in ComponentAttribute for Debug/Release & Test/Official respectively Renamed Reserved to Reserved1 Renamed ApiEntryNum to Reserved2 Renamed FspInitEntryOffset to Reserved3 Added SpecVersion at offset 11 Removed VPD configuration data and updated UPD configuration data & UPD common header structure Added Reset Request status return types Updated API sections to clarify optional API and calling order of API Updated the input parameters of TempRamInit(), FspMemoryInit(), TempRamExit(), FspSiliconInit() and NotifyPhase() API TempRamInit() Stack usage/stack allocation to bootloader clarified Calling convention exception clarified Removed parameter structure/description. Updated API parameters to use FSPT_UPD





 Simplified the API and remove the parameter structures
 Minor clarification related to stack base and size and cleanup
 Defined Arch UPDs for FSP-M component FSPM_ARCH_UPD
TempRamExit() - Updated API parameters
NotifyPhase() - Added EndOfFirmware phase
Clarified NVS HOB Fast Boot / S3 path
Updated BootFlow diagram and added description

§



1 Introduction

1.1 Purpose

The purpose of this document is to describe the external architecture and interfaces provided in the Intel® Firmware Support Package (Intel® FSP). Implementation specific details are outside the scope of this document. Refer to *Integration Guide* for details.

1.2 Intended Audience

This document is targeted at all platform and system developers who need to generate or consume Intel® FSP binaries in their bootloader solutions. This includes, but is not limited to: System firmware or UEFI firmware or BIOS developers, bootloader developers, system integrators, as well as end users.

1.3 Related Documents

- Intel® FSP EAS version 2.0 http://www.intel.com/content/dam/www/public/us/en/documents/technical-specifications/fsp-architecture-spec-v2.pdf
- Boot Specification File (BSF) Specification https://firmware.intel.com/sites/default/files/BSF 1 0.pdf
- Unified Extensible Firmware Interface (UEFI) Specification http://www.uefi.org/specifications
- Platform Initialization (PI) Specification v1.7
 https://uefi.org/sites/default/files/resources/PI Spec 1 7 final Jan 2019.pdf
- Binary Configuration Tool (BCT) for Intel[®] Firmware Support Package available at http://www.intel.com/fsp
- Intel® Firmware Module Management Tool (Intel® FMMT) available at https://firmware.intel.com/develop



1.4 Terminology

ACPI	Advanced Configuration and Power Interface
ВСТ	Binary Configuration Tool
BIOS	Basic Input Output System
BSP	Boot Strap Processor
BSF	Boot Setting File
BWG	BIOS Writer's Guide a.k.a. BIOS Specification a.k.a. IA FW Specification
FDF	Flash Description File
FSP	Firmware Support Package(s)
FSP API	Firmware Support Package Interface(s)
FV	Firmware Volume
GUI	Graphical User Interface
GUID	Globally Unique IDentifier(s)
НОВ	Hand Off Block(s)
PI	Platform Initialization
PIC	Position Independent Code
RAM	Random Access Memory
ROM	Read Only Memory
SMM	System Management Mode
SOC	System-On-Chip(s)
TOLUM	Top of low usable memory
TPM	Trusted Platform Module
UEFI	Unified Extensible Firmware Interface
UPD	Updatable Product Data



2 Intel® FSP Overview

2.1 Design Philosophy

Intel recognizes that it holds the key programming information that is crucial for initializing Intel silicon. Some key programming information is treated as proprietary information and may only be available with legal agreements.

Intel® Firmware Support Package (Intel® FSP) is a binary distribution of necessary Intel silicon initialization code. The first design goal of the Intel® FSP is to provide ready access to the key programming information that is not publicly available. The second design goal is to abstract the complexities of Intel Silicon initialization and expose a limited number of well-defined interfaces.

A fundamental design philosophy is to provide the ubiquitously required silicon initialization code. As such, FSP will often provide only a subset of the product's features.

2.2 Technical Overview

Intel® FSP provides chipset and processor initialization in a format that can easily be incorporated into many existing bootloaders.

Intel® FSP performs the necessary initialization steps as documented in the BIOS Writers Guide (BWG) / BIOS Specification including initialization of the processor, memory controller, chipset and certain bus interfaces, if necessary.

Intel® FSP is not a stand-alone bootloader; therefore it needs to be integrated into a bootloader to carry out other functions such as:

- Initializing non-Intel components
- Bus enumeration and device discovery
- Industry standards

2.2.1 Data Structure Descriptions

All data structures defined in this specification conform to the "little endian" byte order i.e., the low-order byte of a multibyte data items in memory is at the lowest address, while the high-order byte is at the highest address.

All reserved fields defined in this specification must be zero unless stated otherwise.



3 Intel® FSP Integration

The Intel® FSP binary can be integrated into many different bootloaders and embedded operating systems.

Below are some required steps for the integration:

Customizing

The Intel® FSP has configuration parameters that can be customized to meet the needs of the target platform.

Rebasing

The Intel® FSP is not Position Independent Code (PIC) and each FSP component has to be rebased if it is placed at a location which is different from the preferred base address specified during the FSP build.

Placing

Once the Intel® FSP binary is ready for integration, the bootloader needs to be modified to place this FSP binary at the specific base address identified above.

Interfacing

The bootloader needs to add code to setup the operating environment for the Intel® FSP, call the FSP API with the correct parameters, and parse the FSP output to retrieve the necessary information returned by the FSP.

3.1 Intel® FSP Distribution Package

The Intel® FSP distribution package contains the following:

- Intel® FSP Binary
- Integration Guide
- · Data structure definitions
- Boot Settings File (BSF)

The Binary Configuration Tool (BCT) can be used to configure the FSP. BCT is available as a separate package.



4 Intel® FSP Binary Format

The Intel® FSP binary follows the *UEFI Platform Initialization Firmware Volume*Specification format. The Firmware Volume (FV) format is described in the *Platform Initialization (PI) Specification - Volume 3: Shared Architectural Elements* specification as referenced in *Section 1.3 Related Documents*.

Firmware Volume (FV) is a way to organize/structure binary **components** and enables a standardized way to parse the binary and handle the individual binary components that make up the Firmware Volume (FV).

Intel® FSP will have several components each containing one or more Firmware Volumes (FV). Each component provides a phase of initialization as below.

4.1.1 FSP-T: Temporary RAM initialization phase

Primary purpose of this phase is to initialize the Temporary RAM along with any other early initialization.

This phase consists of below FSP API

TempRamInit()

4.1.2 FSP-M: Memory initialization phase

Primary purpose of this phase is to initialize the permanent memory along with any other early silicon initialization.

This phase consists of below FSP API

FspMemoryInit()

TempRamExit()

4.1.3 FSP-S: Silicon initialization phase


Primary purpose of this phase is to complete the silicon initialization including CPU and IO controller initialization.

This phase consists of below FSP API

FspSiliconInit()

NotifyPhase() - Post PCI bus enumeration, Ready To Boot and End of Firmware.

Figure 1: Intel® FSP Component Logical View



May 2019

Intel® Firmware Support Package EAS



4.1.4 OEM Components (FSP-O)

An FSP may include optional OEM components that provide OEM extensibility. This component shall have an FSP_INFO_HEADER with component type in Image attribute field set to FSP-O.

4.2 Intel® FSP Component Identification

Each FSP component will have an **FSP_INFO_HEADER** as the first FFS file in the first Firmware Volume (FV). The **FSP_INFO_HEADER** will have an attribute field that can be used to identify that component as an FSP-T/FSP-M/FSP-S/FSP-O component.

There can be only one instance of the FSP-T / FSP-M / FSP-S in an FSP binary, while multiple instances of the FSP-O component are valid.

4.2.1 Intel® FSP Image ID and Revision

The **FSP_INFO_HEADER** structure inside each FSP component also contains an Image Identifier field and an Image Revision field that provide the identification and revision information for the FSP binary. It is important to verify these fields while integrating the FSP binary as the FSP configuration data could change over different FSP Image identifiers and revisions.

The FSP Image Identifier field should be the same for all the FSP components within the same FSP binary.

4.2.2 Intel® FSP Component Layout

All the FSP components are packaged back to back within the FSP and the size of each component is available in the component's **FSP_INFO_HEADER** structure.

Further more, if there are multiple Firmware Volume(s) inside the FSP component, they are also packaged back to back. These components can be packaged in any order inside the FSP binary.



Figure 2: Intel® FSP Component Layout View

FSP-T

Temp RAM Phase Data
FSP_INFO_HEADER - T

FSP-M

Memory Init Phase Data
FSP_INFO_HEADER - M

FSP-S

Silicon Init Phase Data
FSP_INFO_HEADER - S

FSP_Base



5 Intel® FSP Information tables

Each Intel® FSP component has an **FSP_INFO_HEADER** table and may optionally have additional tables as described below.

All Intel® FSP tables must have a 4 byte aligned base address and a size that is a multiple of 4 bytes.

All Intel® FSP tables must be placed back-to-back.

All Intel® FSP tables must begin with a DWORD signature followed by a DWORD length field.

A generic table search algorithm for additional tables can be implemented with a signature search algorithm until a terminator signature 'FSPP' is found.

5.1.1 FSP_INFO_HEADER

The **FSP_INFO_HEADER** structure conveys the information required by the bootloader to interface with the Intel(R) FSP binary.

Table 1. FSP_INFO_HEADER

Byte Offset	Size in Bytes	Field	Description
0	4	Signature	`FSPH'. Signature for the FSP_INFO_HEADER.
4	4	HeaderLength	Length of the header in bytes. The current value for this field is 72.
8	2	Reserved1	Reserved bytes for future.
10	1	SpecVersion	Indicates compliance with a revision of this specification in the BCD format. 3:0-Minor Version 7:4-Major Version For revision v2.1 the value will be 0x21
11	1	HeaderRevision	Revision of the header. The current value for this field is 4.
12	4	ImageRevision	Revision of the FSP binary. Major.Minor.Revision.Build The ImageRevision can be decoded as follows: 7:0 - Build Number 15:8 - Revision 23:16- Minor Version 31:24- Major Version



Byte Offset	Size in Bytes	Field	Description
16	8	ImageId	8 ASCII character byte signature string that will help match the FSP binary to a supported hardware configuration. BootLoader should not assume null-terminated.
24	4	ImageSize	Size of this component in bytes.
28	4	ImageBase	Preferred base address for this component. If the FSP component is located at the address different from the preferred address, the FSP component needs to be rebased.
32	2	ImageAttribute	Attributes of the FSP binary.
			 Bit 0: Graphics Support – Set to 1 when FSP supports enabling Graphics Display. Bit 1: Dispatch Mode Support – Set to 1 when FSP supports the optional Dispatch Mode API defined in Section 7.2 and 9. Bits 15:2 - Reserved
34	2	ComponentAttribute	Attributes of the FSP Component • Bit 0 - Build Type 0 - Debug Build 1 - Release Build • Bit 1 - Release Type 0 - Test Release 1 - Official Release • Bit 11:2 - Reserved • Bits 15:12 - Component Type 0000 - Reserved 0001 - FSP-T 0010 - FSP-M 0011 - FSP-S 0100 to 0111 - Reserved 1000 - FSP-O 1001 to 1111 - Reserved
36	4	CfgRegionOffset	Offset of the UPD configuration region. This offset is relative to the respective FSP Component base address. Please refer Section 6 for details.
40	4	CfgRegionSize	Size of the UPD configuration region. Please refer Section 6 for details.
44	4	Reserved2	This value must be 0x00000000 if the FSP HeaderRevision is >=3.



Byte Offset	Size in Bytes	Field	Description
48	4	TempRamInitEntryOffset	Offset for the API to setup a temporary stack till the memory is initialized. If the value is set to 0x00000000, then this API is not available in this component.
52	4	Reserved3	This value must be 0x00000000 if the FSP HeaderRevision is >=3.
56	4	NotifyPhaseEntryOffset	Offset for the API to inform the FSP about the different stages in the boot process. If the value is set to 0x00000000, then this API is not available in this component.
60	4	FspMemoryInitEntryOffset	Offset for the API to initialize the Memory. If the value is set to 0x00000000, then this API is not available in this component.
64	4	TempRamExitEntryOffset	Offset for the API to tear down the temporary memory. If the value is set to 0x0000000, then this API is not available in this component.
68	4	FspSiliconInitEntryOffset	Offset for the API to initialize the processor and chipset. If the value is set to 0x0000000, then this API is not available in this component.

5.1.2 FSP_INFO_EXTENDED_HEADER

The **FSP_INFO_EXTENDED_HEADER** structure conveys additional information about the FSP binary component. This allows FSP producers to provide additional information about the FSP instantiation.

Table 2. FSP_INFO_EXTENDED_HEADER

Byte Offset	Size in Bytes	Field	Description
0	4	Signature	`FSPE'. Signature for the FSP_INFO_EXTENDED_HEADER.
4	4	Length	Length of the table in bytes, including all additional FSP producer defined data.
8	1	Revision	FSP producer defined revision of the table.
9	1	Reserved	Reserved for future use.
10	6	FspProducerId	FSP producer identification string.
16	4	FspProducerRevision	FSP producer implementation revision number. Larger numbers are assumed to be newer revisions.



Byte Offset	Size in Bytes	Field	Description
20	4	FspProducerDataSize	Size of the FSP producer defined data (n) in bytes.
24	n		FSP producer defined data of size (n) defined by FspProducerDataSize.

5.1.3 Locating FSP_INFO_HEADER

The FSP_INFO_HEADER structure is stored in a firmware file, called the FSP_INFO_HEADER file and is placed as the first firmware file within each of the FSP component's first Firmware Volume (FV). All firmware files will have a GUID that can be used to identify the files, including the FSP_INFO_HEADER file. The FSP_INFO_HEADER file GUID is FSP_FFS_INFORMATION_FILE_GUID

```
#define FSP_FFS_INFORMATION_FILE_GUID \
{ 0x912740be, 0x2284, 0x4734, { 0xb9, 0x71, 0x84, 0xb0, 0x27,
0x35, 0x3f, 0x0c }};
```


The bootloader can find the offset of the **FSP_INFO_HEADER** within the FSP component's first Firmware Volume (FV) by the following steps described below:

- Use **EFI_FIRMWARE_VOLUME_HEADER** to parse the FSP FV header and skip the standard and extended FV header.
- The **EFI_FFS_FILE_HEADER** with the **FSP_FFS_INFORMATION_FILE_GUID** is located at the 8-byte aligned offset following the FV header.
- The **EFI_RAW_SECTION** header follows the FFS File Header.
- Immediately following the EFI_RAW_SECTION header is the raw data. The format of this data is defined in the FSP_INFO_HEADER and additional header structures.

A pictorial representation of the data structures that is parsed in the above flow is provided below.



Figure 3: Intel® FSP Component Headers





5.1.4 FSP Description File

An FSP component may optionally include an FSP description file. This file will provide information about the FSP including information about different silicon revisions the FSP supports. The contents of the FSP description file must be an ASCII encoded text string.

The file, if present, must have the following file GUID and be included in the FDF file as shown below.

5.1.5 FSP Patch Table (FSPP)

FSP Patch Table contains offsets inside the FSP binary which store absolute addresses based on the FSP base. When the FSP is rebased the offsets listed in this table needs to be patched accordingly.

A PatchEntryNum of 0 is valid and indicates that there are no entries in the patch table and should be handled as a valid patch table by the rebasing software.

Table 3. FSPP - PatchData Encoding

BIT [23:00]	Image OFFSET to patch	
BIT [27:24]	Patch type 0000: Patch DWORD at OFFSET with the delta of the new and old base. NewValue = OldValue + (NewBase - OldBase) 1111: Same as 0000	
	Others: Reserved	
BIT [28:30]	Reserved	

May 2019 Document Number: 611786-2.1



```
BIT [31]

0: The FSP image offset to patch is determined by Bits[23:0]

1: The FSP image offset to patch is calculated by (ImageSize - (0x1000000 - Bits[23:0]))

If the FSP image offset to patch is greater than the ImageSize in the FSP_INFO_HEADER, then this patch entry should be ignored.
```

5.1.5.1 Example

Let's assume the FSP image size is 0x38000. And we need to rebase the FSP base from 0xFFFC0000 to 0xFFF00000.

Below is an example of the typical implementation of the FSP_PATCH_TABLE:

Looking closer at the patch table entries:

```
0xFFFFFFC, ///< Patch FVBASE at end of FV</pre>
```

The image offset to patch in the FSP image is indicated by BIT[23:0], 0xFFFFFC. Since BIT[31] is 1, the actual FSP image offset to patch should be:

```
ImageSize - (0x1000000 - 0xFFFFFC) = 0x38000 - 4 = 0x37FFC
```

If the DWORD at offset 0x37FFC in the original FSP image is 0xFFFC0000, then the new value should be:

```
OldValue + (NewBase - OldBase) = 0xFFFC0000 + (0xFFF00000 - 0xFFFC0000) = 0xFFF00000
```

Thus the DWORD at FSP image offset 0x37FFC should be patched to xFFF00000 after the rebasing.



6 Intel® FSP Configuration Data

Each Intel® FSP module contains a configurable data region which can be used by the FSP during initialization. This configuration region is a data structure called the Updateable Product Data (UPD) and will contain the default parameters for FSP initialization. The UPD data structure is only used by the FSP when the FSP is being invoked using the API mode interface defined in Section 8.

When the FSP is invoked according to the dispatch mode interface defined in Section 9, the UPD configuration region and the UPD data structure are not used by the FSP. In dispatch mode, the PPI database and PCD database are shared between the bootloader and the FSP. Because they are shared, the UPD configuration region is not needed to provide a mechanism to pass configuration data from the bootloader to the FSP. Instead, configuration data is communicated to the FSP using PCD and PPI. The bootloader may utilize the UPD to influence PCD and PPI contents provided to the FSP in dispatch mode.

The UPD parameters can be statically customized using a separate Binary Configuration Tool (BCT). There will be a Boot Setting File (BSF) provided along with FSP binary to describe the configuration options within the FSP. This file contains the detailed information on all configurable options, including description, help information, valid value range and the default value.

The UPD data can also be dynamically overridden by the bootloader during runtime in addition to static configuration. Platform limitations like lack of updateable memory before calling *TempRamInit()* API may pose restrictions on the FSP-T data runtime update. Any such restrictions will be documented in the Integration Guide.

The UPD data is organized as a structure. The <code>TempRamInit()</code>, <code>FspMemoryInit()</code> and <code>FspSiliconInit()</code> API parameters include a pointer which can be initialized to point to the UPD data structure. If this pointer is initialized to NULL when calling these API, the FSP will use the default built-in UPD configuration data in the respective FSP components. However, if the bootloader needs to update any of the UPD parameters, it is recommended to copy the whole UPD structure from the FSP component to memory, update the parameters and initialize the UPD pointer to the address of the updated UPD structure. The FSP API will then use this data structure instead of the default configuration region data for platform initialization. The UPD data structure is a project specific structure. Please refer to the <code>Integration Guide</code> for the details of this structure.

The UPD structure has some standard fields followed by platform specific parameters and the UPD structure definition will be provided as part of the FSP distribution package.



6.1 UPD Standard Fields

The first few fields of the UPD Region are standard for all FSP implementations as documented below.

Table 4. UPD Standard Fields

Offset	Field
0x00 - 0x07	UPD Region Signature. The signature will be
	"XXXXXX_T" for FSP-T
	"XXXXXX_M" for FSP-M
	"XXXXXX_S" for FSP-S
	Where XXXXXX is an unique signature
0x08	Revision of the Data structure
0x09 - 0x1F	Reserved[23]
0x20 - n	Platform Specific Parameters, where the n is equal to (FSP_INFO_HEADER.CfgRegionSize – 1)

```
typedef struct {
  UINT64 Signature;
  UINT8 Revision;
  UINT8 Reserved[23];
} FSP UPD HEADER;
```

6.1.1 FSP-T UPD Structure

The UPD data structure definition for the FSP-T component will be provided as part of the FSP release package and documented in the integration guide as well.



6.1.2 FSP-M UPD Structure

The UPD data structure definition for the FSP-M component will be provided as part of the FSP release package and documented in the integration guide as well.

```
typedef struct {
  FSP UPD HEADER
                               UpdHeader;
  FSPM ARCH UPD
                               FspmArchUpd;
/**
  Platform specific parameters
**/
} FSPM UPD;
typedef struct {
 UINT8
                               Revision;
  UINT8
                               Reserved[3]
 VOID
                               *NvsBufferPtr;
 VOID
                               *StackBase;
 UINT32
                               StackSize;
 UINT32
                               BootLoaderTolumSize;
  UINT32
                               BootMode;
 UINT8
                               Reserved1[8];
} FSPM ARCH UPD;
```

Revision	Revision of the structure is 1 for this version of the specification.
NvsBufferPtr	Pointer to the non-volatile storage (NVS) data buffer. If it is NULL it indicates the NVS data is not available. Refer to Section 10.2 for more details.
StackBase	Pointer to the temporary RAM base address to be consumed inside <i>FspMemoryInit()</i> API.
	For FSP implementations compliant to v2.0 of this specification, the temporary RAM is used to establish a stack and a HOB heap. For FSP implementations compliant to v2.1 of this specification, the temporary RAM is only used for a HOB heap.
	Starting with v2.1 of this specification, FSP will run on top of the stack provided by the bootloader instead of establishing a separate stack. This allows the stack memory to be reused after FspMemoryInit() returns to the bootloader. To retain backwards compatibility with earlier versions of this specification, this parameter retains the StackBase name.



StackSize	For FSP implementations compliant to v2.0 of this specification, the temporary RAM size used to establish a stack and HOB heap. Consumed by the FspMemoryInit() API.
	For FSP implementations compliant to v2.1 of this specification, the temporary RAM size used to establish a HOB heap inside the <i>FspMemoryInit()</i> API.
	Starting with v2.1 of this specification, FSP will run on top of the stack provided by the bootloader instead of establishing a separate stack. This allows the stack memory to be reused after FspMemoryInit() returns to the bootloader. To retain backwards compatibility with earlier versions of this specification, this parameter retains the StackSize name.
	Refer to the <i>Integration Guide</i> for the minimum required temporary RAM size. In the case of FSP v2.1, the <i>Integration Guide</i> shall also specify the minimum free stack space required at the point where the FSP API entrypoints are called.
BootloaderTolumSize	Size of memory to be reserved by FSP below "top of low usable memory" for bootloader usage. Refer to Section 10.3 for more details.
BootMode	Current boot mode. Values are defined in Section 12.1 Appendix A – Data Structures. Refer to the Integration Guide for supported boot modes.

6.1.3 FSP-S UPD Structure

The UPD data structure definition for the FSP-S component will be provided as part of the FSP release package and documented in the integration guide as well.




7 Boot Flow

The Intel® FSP v2.1 specification defines two possible FSP boot flows. The first boot flow is the "API mode" boot flow. This boot flow is identical to the boot flow defined in the Intel® FSP v2.0 specification. This specification also defines the "dispatch mode" boot flow. It is not required for a specific implementation of FSP to support the dispatch mode boot flow. The API mode boot flow is mandatory for all FSP implementations. **FSP_INFO_HEADER** indicates if dispatch mode is supported by the FSP.

7.1 API Mode Boot Flow

Figure 4: API Mode Boot Flow





7.1.1 Boot Flow Description

- 1. Bootloader starts executing from Reset Vector.
 - a) Switches the mode to 32-bit mode.
 - b) Initializes the early platform as needed.
 - c) Finds FSP-T and calls the *TempRamInit()* API. The bootloader also has the option to initialize the temporary memory directly, in which case this step and step 2 are skipped.
- 2. FSP initializes temporary memory and returns from *TempRamInit()* API.
- 3. Bootloader initializes the stack in temporary memory.
 - a) Initializes the platform as needed.
 - b) Finds FSP-M and calls the FspMemoryInit() API.
- 4. FSP initializes memory and returns from FspMemoryInit() API.
- 5. Bootloader relocates itself to Memory.
- 6. Bootloader calls *TempRamExit()* API. If Bootloader initialized the temporary memory in step 1.c)... this step and the next step are skipped.
- 7. FSP returns from TempRamExit() API.
- 8. Bootloader finds FSP-S and calls FspSiliconInit() API.
- 9. FSP returns from FspSiliconInit() API.
- 10. Bootloader continues and device enumeration.
- 11. Bootloader calls NotifyPhase() API with AfterPciEnumeration parameter.
- 12. Bootloader calls *NotifyPhase()* API with *ReadyToBoot* parameter before transferring control to OS loader.
- 13. When booting to a non-UEFI OS, Bootloader calls *NotifyPhase()* API with *EndOfFirmware* parameter immediately after *ReadyToBoot*.
- 14. When booting to a UEFI OS, Bootloader calls NotifyPhase() with EndOfFirmware parameter during ExitBootServices.

Note: : If FSP returns the reset required status in any of the API, then bootloader performs the reset. Refer to the *Integration Guide* for more details on Reset Types.




7.2 Dispatch Mode Boot Flow

Dispatch mode is an optional boot flow intended to enable FSP to integrate well in to UEFI bootloader implementations. Implementation of this boot flow necesitates that the underlying FSP implementation uses the Pre-EFI Initialization (PEI) environment defined in the *PI Specification*. It is possible to implement an FSP without using PEI, so bootloaders must check that dispatch mode is available using the **FSP_INFO_HEADER**, see Section 5.1.1 for further details. The *Integration Guide* will also specify if an FSP implements dispatch mode. See Section 9 for a full description of dispatch mode.

7.2.1 High Level Overview

Figure 5: Dispatch Mode Boot Flow



Blue blocks are from the FSP binary and green blocks are from the bootloader. Blocks with mixed colors indicate that both bootloader and FSP modules are dispatched during that phase of the boot flow.

Dispatch mode is intended to implement a boot flow that is as close to a standard UEFI boot flow as possible. In dispatch mode, FSP exposes Firmware Volumes (FV) directly to the bootloader. The PEIM in these FV are executed directly in the context of the PEI environment provided by the bootloader. FSP-T, FSP-M, and FSP-S could contain one or multiple FVs. The exact FVs layout will be described in the *Integration Guide*. In dispatch mode, the PPI database, PCD database, and HOB list are shared between the bootloader and the FSP.

In dispatch mode, the *NotifyPhase()* API is not used. Instead, FSP-S contains DXE drivers that implement the native callbacks on equivalent events for each of the *NotifyPhase()* invocations.



7.2.2 Boot Flow Description

This boot flow assumes that the bootloader is a typical UEFI firmware implementation conforming to the *PI Specification*. Therefore, the bootloader will follow the standard four phase PI boot flow progressing from SEC phase, to PEI phase, to DXE phase, to BDS phase.

- 1. Bootloader provided SEC phase starts executing from Reset Vector.
 - a) Switches the mode to 32-bit mode.
 - b) Initializes the early platform as needed.
 - c) Finds FSP-T and calls the *TempRamInit()* API. SEC also has the option to initialize the temporary memory directly, in which case this step and step 2 are skipped.
- 2. FSP initializes temporary memory and returns from TempRamInit() API.
- 3. SEC initializes the stack in temporary memory.
- SEC finds FSP-M and adds an instance of EFI_PEI_CORE_FV_LOCATION_PPI containing the address of FSP-M to the PpiList passed in to PEI core.
- 5. SEC calls the entry point for the PEI core inside FSP-M.
 - a) Bootloader passes the FSP-M PEI core a EFI_SEC_PEI_HAND_OFF data structure with the BootFirmwareVolumeBase and BootFirmwareVolumeSize members pointing to a FV provided by the platform.
 - The bootloader provides the Boot Firmware Volume (BFV).
 Consequently, in FSP dispatch mode PEI core is not in the BFV unlike most UEFI firmware implementations.
- 6. PEI core dispatches the PEIM in the BFV provided by the bootloader.
- 7. Bootloader installs FSPM_ARCH_CONFIG_PPI.
- 8. One of the PEIM provided by the bootloader installs a **EFI_PEI_FIRMWARE_VOLUME_INFO_PPI** for each FV contained in FSP-M.
 - a) The bootloader must not install the EFI_PEI_FIRMWARE_VOLUME_INFO_PPI(s) for FSP-M until the bootloader is ready for FSP-M to execute.
 - b) If FSP-M requires any DynamicEx PCD values, the bootloader must ensure those PCD contain valid data before installing the EFI_PEI_FIRMWARE_VOLUME_INFO_PPI(s) for FSP-M.
- 9. PEI core will continue to dispatch PEIM. During the course of dispatch, PEIM included with FSP-M will be executed.



- a) Some of the PEIM contained in FSP-M may require configuration data to be provided by the bootloader. If this is the case, the configuration data may be stored in either DynamicEx PCD or PPI.
 - If the configuration data is stored in PCD, then it is assumed that the PCD contain valid data before FSP-M begins execution.
 - If the configuration data is stored in PPI, then the needed PPI will either be in the PEIM's DEPEX, or the PEIM will register a callback for the needed PPI and not attempt to access the PPI until the callback is invoked by PEI core.
- 10. FSP-M installs FSP_TEMP_RAM_EXIT_PPI.
- 11. After dispatching the PEIM in FSP-M, memory will be initialized. Accordingly, FSP-M will call (*PeiServices)->InstallPeiMemory().
 - a) PEI core shadows to main memory.
 - b) PEI core invokes TemporaryRamDone() from EFI_PEI_TEMPORARY_RAM_DONE_PPI. The implementation of EFI_PEI_TEMPORARY_RAM_DONE_PPI is provided by the bootloader.
 - c) The bootloader implementation of EFI_PEI_TEMPORARY_RAM_DONE_PPI calls TempRamExit() from FSP_TEMP_RAM_EXIT_PPI.
 - For platforms that use the SEC implementation in UefiCpuPkg, SEC core implements
 EFI_PEI_TEMPORARY_RAM_DONE_PPI. The TemporaryRamDone() implementation in SEC core will call SecPlatformDisableTemporaryMemory(). This function would then locate FSP_TEMP_RAM_EXIT_PPI and call TempRamExit().
 - If the bootloader did not call *TempRamInit()* in step 1.c) then the bootloader would not call *TempRamExit()*.
 - d) PEI core follows up with an installation of the **EFI_PEI_PERMANENT_MEMORY_INSTALLED_PPI**. Refer to Volume 1 of the *PI Specification* for details.
- 12. Post memory PEIM provided by the bootloader are now executed.
- 13. One of the PEIM provided by the bootloader installs a **EFI_PEI_FIRMWARE_VOLUME_INFO_PPI** for each FV contained in FSP-S.
 - The bootloader must not install the EFI_PEI_FIRMWARE_VOLUME_INFO_PPI(s) for FSP-S until the bootloader is ready for FSP-S to execute.
 - b) If FSP-S requires any DynamicEx PCD values, the bootloader must ensure those PCD contain valid data before installing the **EFI_PEI_FIRMWARE_VOLUME_INFO_PPI**(s) for FSP-S.



- 14. PEI core will continue to dispatch PEIM. During the course of dispatch, PEIM included with FSP-S will be executed.
 - a) Some of the PEIM contained in FSP-S may require configuration data to be provided by the bootloader. If this is the case, the configuration data may be stored in either DynamicEx PCD or PPI.
 - If the configuration data is stored in PCD, then it is assumed that the PCD contain valid data before FSP-S begins execution.
 - If the configuration data is stored in PPI, then the needed PPI will either be in the PEIM's DEPEX, or the PEIM will register a callback for the needed PPI and not attempt to access the PPI until the callback is invoked by PEI core.
- 15. End of PEI is reached, and DXE begins execution.
- 16. Any DXE drivers included in FSP-S are dispatched. These drivers may create events to be notified at different points in the boot flow. FSP shall use a subset of the events defined by the *PI Specification*, see Section 9.3 for the full list of events the FSP may use.
- 17. DXE signals **EFI_END_OF_DXE_EVENT_GROUP_GUID** and transitions to BDS phase.
 - a) Note: The *PI Specification* does not require that Step 17 occurs before Step 18, however most implementations appear to use this order.
- 18. BDS starts the PCI bus driver, which enumerates PCI devices. After enumeration, the PCI bus driver installs the **EFI_PCI_ENUMERATION_PROTOCOL**. DXE signals any applicable events.
- 19. BDS signals **EFI_EVENT_GROUP_READY_TO_BOOT** immediately before loading the OS boot loader.
- 20. BDS executes the OS boot loader. The OS boot loader loads the OS kernel into memory.
- 21. The OS boot loader calls *ExitBootServices()*, DXE signals this event before shutting down the UEFI Boot Services.

7.2.3 Alternate Boot Flow Description

In some scenarios, the bootloader may wish to use a customized version of the PEI Foundation. For example, many software debugger implementations need to be linked with PEI core directly. For this reason, as an alternative to using the PEI core included with FSP-M, the bootloader may instead elect to use its own implementation of PEI core. In this case, the bootloader provided SEC will not produce the **EFI_PEI_CORE_FV_LOCATION_PPI**, and instead of calling the entry point for the PEI core inside FSP-M it shall call the entry point for the PEI core inside the BFV. Note that this will result in two copies of PEI core being present in the final image, one in the BFV and one in the FSP-M. If firmware storage space is under pressure, one may elect to post process FSP-M using Intel® FMMT to remove the PEI core included with FSP.



This is generally considered to be a debug feature, and is discouraged for use in a production environment as it deviates from the boot flow that receives the most validation. It is also inefficient due to the duplicate copy of PEI core it introduces.

- 1. Bootloader provided SEC phase starts executing from Reset Vector.
 - a) Switches the mode to 32-bit mode.
 - b) Initializes the early platform as needed.
 - c) Finds FSP-T and calls the *TempRamInit()* API. SEC also has the option to initialize the temporary memory directly, in which case this step and step 2 are skipped.
- 2. FSP initializes temporary memory and returns from *TempRamInit()* API.
- 3. SEC initializes the stack in temporary memory.
- 4. SEC calls the entry point for the PEI core inside the *Boot Firmware Volume* (BFV).
- 5. PEI core dispatches the PEIM in the BFV provided by the bootloader.
- 6. Bootloader installs FSPM_ARCH_CONFIG_PPI.
- One of the PEIM provided by the bootloader installs a EFI_PEI_FIRMWARE_VOLUME_INFO_PPI for each FV contained in FSP-M.
 - a) The bootloader must not install the EFI_PEI_FIRMWARE_VOLUME_INFO_PPI(s) for FSP-M until the bootloader is ready for FSP-M to execute.
 - b) If FSP-M requires any DynamicEx PCD values, the bootloader must ensure those PCD contain valid data before installing the **EFI_PEI_FIRMWARE_VOLUME_INFO_PPI**(s) for FSP-M.
- 8. PEI core will encounter a second PEI core in FSP-M. Because it is not a PEIM, the dispatcher will skip it. PEI core will proceed to dispatch the PEIM in FSP-M.
- 9. The boot flow proceeds the same as step 9 in the primary boot flow from here forwards.



8 Intel® FSP API Mode Interface

8.1 Entry-Point Invocation Environment

There are some requirements regarding the operating environment for Intel® FSP execution. The bootloader is responsible to set up this operating environment before calling the Intel® FSP API.

These conditions have to be met before calling any entry point (otherwise, the behavior is not determined). These conditions include:

- The system is in flat 32-bit mode.
- Both the code and data selectors should have full 4GB access range.
- Interrupts should be turned off.
- The FSP API should be called only by the system BSP, unless otherwise noted.
- Sufficient stack space should be available for the FSP API function to execute. Consult the *Integration Guide* for platform specific stack space requirements.

Other requirements needed by individual FSP API will be covered in the respective sections.

8.2 Data Structure Convention

All data structure definitions should be packed using compiler provided directives such as **#pragma pack(1)** to avoid alignment mismatch between the FSP and the bootloader.

8.3 Entry-Point Calling Convention

All Intel® FSP API defined in the **FSP_INFO_HEADER** are 32-bit only. The FSP API interface is similar to the default C __cdecl convention. Like the default C __cdecl convention, with the FSP API interface:

- All parameters are pushed onto the stack in right-to-left order before the API is called.
- The calling function needs to clean the stack up after the API returns.
- The return value is returned in the **EAX** register. All the other registers including floating point registers are preserved, except as noted in the individual API descriptions below or in *Integration Guide*.

8.4 Return Status Code

All FSP API return a status code to indicate the API execution result. These return status codes are defined in Section 12.2.1 Appendix A – EFI STATUS.



Sometimes for an initialization to take effect, a reset may be required. The FSP API may return a status code indicating that a reset is required as documented in 12.2.2 OEM Status code.

When an FSP API returns one of the **FSP_STATUS_RESET_REQUIRED** code, the bootloader can perform any required housekeeping tasks and issue the reset.

8.5 TempRamInit API

This FSP API is called after coming out of reset and typically performs the following functions - loads the microcode update, enables code caching for a region specified by the bootloader and sets up a temporary memory area to be used prior to main memory being initialized.

The *TempRamInit()* API should be called using the same entry point calling convention described in the previous section. However platform limitations like unavailability of a stack may require steps as mentioned below

A hardcoded stack must be set up with the following values:

- 1. The return address where the *TempRamInit()* API returns control.
- 2. A pointer to the input parameter structure for this API.

The **ESP** register must be initialized to point to this hardcoded stack.

Since the stack may not be writeable, this API cannot be called using the "call" instruction, but needs to be jumped to directly.

The *TempRamInit()* API preserves the following general purpose registers **EBX**, **EDI**, **ESI**, **EBP** and the following floating point registers **MM0**, **MM1**. The bootloader can use these registers to save data across the *TempRamInit()* API call. Refer to *Integration Guide* for other register usage.

Calling this API may be optional. Refer to the Integration Guide for any prerequisites before directly calling *FspMemoryInit()* API.

If the bootloader uses this API, then it should be called only once after the system comes out the reset, and it must be called before any other FSP API.



8.5.1 **Prototype**

```
typedef
EFI STATUS
(EFIAPI *FSP TEMP RAM INIT) (
  IN VOID
                *FsptUpdDataPtr
);
```

8.5.2 **Parameters**

Pointer to the FSPT UPD data structure. If NULL, FSP will FsptUpdDataPtr use the defaults from FSP-T component. Refer to the Integration Guide for the structure definition.

8.5.3 **Return Values**

If this function is successful, the FSP initializes the ECX and EDX registers to point to a temporary but writeable memory range available to the bootloader. Register ECX points to the start of this temporary memory range and EDX points to the end of the range [ECX, EDX], where ECX is inclusive and EDX is exclusive in the range. The bootloader is free to use the whole range described. Typically, the bootloader can reload the **ESP** register to point to the end of this returned range so that it can be used as a standard stack.

Table 5. Return Values - TempRamInit() API

EFI_SUCCESS	Temporary RAM was initialized successfully.
EFI_INVALID_PARAMETER	Input parameters are invalid.
EFI_UNSUPPORTED	The FSP calling conditions were not met.
EFI_DEVICE_ERROR	Temp RAM initialization failed.

Description 8.5.4

After the bootloader completes its initial steps, it finds the address of the FSP_INFO_HEADER and then from the FSP_INFO_HEADER finds the offset of the TempRamInit() API. It then converts the offset to an absolute address by adding the base of the FSP component and invokes the TempRamInit() API.

The temporary memory range returned by this API is intended to be primarily used by the bootloader as a stack. After this stack is available, the bootloader can switch to using C functions. This temporary stack should be used to do only the minimal initialization that needs to be done before memory can be initialized by the next call into the FSP.

Refer to the *Integration Guide* for details on **FSPT_UPD** parameters.



8.6 FspMemoryInit API

This FSP API initializes the system memory. This FSP API accepts a pointer to a data structure that will be platform-dependent and defined for each FSP binary.

FspMemoryInit() API initializes the memory subsystem, initializes the pointer to the HobListPtr, and returns to the bootloader from where it was called. Since the system memory has been initialized in this API, the bootloader must migrate it's stack and data from temporary memory to system memory after this API.

8.6.1 Prototype

```
typedef
EFI_STATUS

(EFIAPI *FSP_MEMORY_INIT) (
    IN VOID *FspmUpdDataPtr
    OUT VOID **HobListPtr;
);
```

8.6.2 Parameters

FspmUpdDataPtr	Pointer to the FSPM_UPD data structure. If NULL, FSP will use the default from FSP-M component. Refer to the <i>Integration Guide</i> for structure definition.
HobListPtr	Pointer to receive the address of the HOB list as defined in the Section 12.7 - Appendix A – Data Structures

8.6.3 Return Values

The *FspMemoryInit()* API will preserve all the general purpose registers except **EAX**. The return status will be passed back through the **EAX** register.

Table 6. Return Values - FspMemoryInit() API

EFI_SUCCESS	FSP execution environment was initialized successfully.
EFI_INVALID_PARAMETER	Input parameters are invalid.
EFI_UNSUPPORTED	The FSP calling conditions were not met.
EFI_DEVICE_ERROR	FSP memory initialization failed.
EFI_OUT_OF_RESOURCES	Stack range requested by FSP is not met.
FSP_STATUS_RESET_REQUIRED_*	A reset is required. These status codes will not be returned during S3. See section 12.2.2 for details.

May 2019 Document Number: 611786-2.1



8.6.4 Description

When FspMemoryInit() API is called, the FSP requires a stack available for its use. Before calling the FspMemoryInit() API, the bootloader should setup a stack of required size as mentioned in Integration Guide and initialize the FSPM_ARCH_UPD.StackBase and FSPM_ARCH_UPD.StackSize parameters. FSP consumes this stack region only inside this API.

A set of parameters that the FSP may need to initialize memory under special circumstances, such as during an S3 resume or during fast boot mode, are returned by the FSP to the bootloader during a normal boot. The bootloader is expected to store these parameters in a non-volatile memory such as SPI flash and return a pointer to this structure through <code>FSPM_ARCH_UPD.NvsBufferPtr</code> when it is requesting the FSP to initialize the silicon under these special circumstances. Refer to <code>section 10.2 FSP_NON_VOLATILE_STORAGE_HOB</code> for the details on how to get the returned NVS data from FSP.

This API should be called only once before system memory is initialized. This API will produce a HOB list and update the <code>HobListPtr</code> output parameter. The HOB list will contain a number of Memory Resource Descriptor HOB which the bootloader can use to understand the system memory map. The bootloader should not expect a complete HOB list after the FSP returns from this API. It is recommended for the bootloader to save this <code>HobListPtr</code> returned from this API and parse the full HOB list after the <code>FspSiliconInit()</code> API.

When this API returns, the bootloader data and stack are still in temporary memory. It is the responsibility of the bootloader to

- Migrate any data from temporary memory to system memory
- Setup a new bootloader stack in system memory

If an initialization step requires a reset to take effect, the *FspMemoryInit()* API will return one of the **FSP_STATUS_RESET_REQUIRED** status as described in section 8.4. This API will not request a reset during S3 resume flow.



8.7 TempRamExit API

This FSP API is called after *FspMemoryInit()* API. This FSP API tears down the temporary memory set up by *TempRamInit()* API. This FSP API accepts a pointer to a data structure that will be platform dependent and defined for each FSP binary.

TempRamExit() API provides bootloader an opportunity to get control after system memory is available and before the temporary memory is torn down.

This API is an optional API, refer to Integration Guide for prerequisites before directly calling *FspSiliconInit()* API.

8.7.1 Prototype

8.7.2 Parameters

TempRamExitParamPtr

Pointer to the TempRamExit parameters structure. This structure is normally defined in the *Integration Guide*. If it is not defined in the *Integration Guide*, pass **NULL**.

8.7.3 Return Values

The *TempRamExit()* API will preserve all the general purpose registers except **EAX**. The return status will be passed back through the **EAX** register.

Table 7. Return Values - TempRamExit() API

EFI_SUCCESS	FSP execution environment was initialized successfully.
EFI_INVALID_PARAMETER	Input parameters are invalid.
EFI_UNSUPPORTED	The FSP calling conditions were not met.
EFI_DEVICE_ERROR	Temporary memory exit.

May 2019



8.7.4 Description

This API should be called only once after the *FspMemoryInit()* API and before *FspSiliconInit()* API.

This API tears down the temporary memory area set up in the cache and returns the cache to normal mode of operation. After the cache is returned to normal mode of operation, any data that was in the temporary memory is destroyed. It is therefore expected that the bootloader migrate any bootloader specific data that it might have had in the temporary memory area and also set up a stack in the system memory before calling *TempRamExit()* API.

After the *TempRamExit()* API returns, the bootloader is expected to set up the BSP MTRRs to enable caching. The bootloader can collect the system memory map information by parsing the HOB data structures and use this to set up the MTRR and enable caching.

8.8 FspSiliconInit API

This FSP API initializes the processor and the chipset including the IO controllers in the chipset to enable normal operation of these devices.

This API should be called only once after the system memory has been initialized, data from temporary memory migrated to system memory and cache configuration has been initialized

8.8.1 Prototype

8.8.2 Parameters

FspsUpdDataPtr	Pointer to the FSPS UPD data structure. If NULL ,
	FSP will use the default parameters. Refer to the Integration Guide for structure definition.



8.8.3 Return Values

The FspSiliconInit API will preserve all the general purpose registers except **EAX**. The return status will be passed back through the **EAX** register.

Table 8. Return Values - FspSiliconInit() API

·	
EFI_SUCCESS	FSP execution environment was initialized successfully.
EFI_INVALID_PARAMETER	Input parameters are invalid.
EFI_UNSUPPORTED	The FSP calling conditions were not met.
EFI_DEVICE_ERROR	FSP silicon initialization failed.
FSP_STATUS_RESET_REQUIRED_*	A reset is required. These status codes will not be returned during S3.

8.8.4 Description

This API should be called only once after the *FspMemoryInit()* API (if the bootloader is not using *TempRamExit()* API) or the *TempRamExit()* API.

This FSP API accepts a pointer to a data structure that will be platform dependent and defined for each FSP binary. This will be documented in the *Integration Guide*.

This API adds HOBs to the HobListPtr to pass more information to the bootloader. To obtain the additional information, the bootloader must parse the HOB list again after the FSP returns from this API.

If an initialization step requires a reset to take effect, the *FspSiliconInit()* API will return an **FSP_STATUS_RESET_REQUIRED** as described in section 8.4. This API will not request a reset during S3 resume flow.

8.9 NotifyPhase API

This FSP API is used to notify the FSP about the different phases in the boot process. This allows the FSP to take appropriate actions as needed during different initialization phases. The phases will be platform dependent and will be documented with the FSP release. The current FSP specification supports three notify phases:

- Post PCI enumeration
- · Ready To Boot
- · End Of Firmware



8.9.1 Prototype

8.9.2 Parameters

NotifyPhaseParamPtr Address pointer to the NOTIFY PHASE PARAMS

8.9.3 Related Definitions

```
typedef enum {
   EnumInitPhaseAfterPciEnumeration = 0x20,
   EnumInitPhaseReadyToBoot = 0x40,
   EnumInitPhaseEndOfFirmware = 0xF0
} FSP_INIT_PHASE;

typedef struct {
   FSP_INIT_PHASE Phase;
} NOTIFY_PHASE_PARAMS;
```

EnumInitPhaseAfterPciEnumeration

This stage is notified when the bootloader completes the PCI enumeration and the resource allocation for the PCI devices is complete.

EnumInitPhaseReadyToBoot

This stage is notified just before the bootloader hand-off to the OS loader.

EnumInitPhaseEndOfFirmware

This stage is notified just before the firmware/Preboot environment transfers management of all system resources to the OS or next level execution environment.

When booting to non-UEFI OS, this stage is notified immediately after the *EnumInitPhaseReadyToBoot*. When booting to UEFI OS this stage is notified at *ExitBootServices* callback from OS.



8.9.4 Return Values

The *NotifyPhase()* API will preserve all the general purpose registers except **EAX**. The return status will be passed back through the **EAX** register.

Table 9. Return Values - NotifyPhase() API

EFI_SUCCESS	The notification was handled successfully.
EFI_UNSUPPORTED	The notification was not called in the proper order.
EFI_INVALID_PARAMETER	The notification code is invalid.
FSP_STATUS_RESET_REQUIRED_*	A reset is required. These status codes will not be returned during S3.

8.9.5 Description

EnumInitPhaseAfterPciEnumeration

FSP will use this notification to do some specific initialization for processor and chipset that requires PCI resource assignments to have been completed.

This API must be called before executing 3rd party code, including PCI Option ROM, for secure design reasons.

On S3 resume path this API must be called before the bootloader hand-off to the OS resume vector.

EnumInitPhaseReadyToBoot

FSP will perform required configuration by the BWG / BIOS Specification when it is notified that the bootloader is ready to transfer control to the OS loader.

On S3 resume path this API must be called after *EnumInitPhaseAfterPciEnumeration* notification and before the bootloader hand-off to the OS resume vector.

EnumInitPhaseEndOfFirmware

FSP can use this notification to perform some handoff of the system resources before transferring control to the OS.

When booting to non-UEFI OS this stage is notified immediately after the *EnumInitPhaseReadyToBoot*. When booting to UEFI OS this stage is notified at *ExitBootServices* callback from OS.

On the S3 resume path this API must be called after <code>EnumInitPhaseReadyToBoot</code> notification and before the bootloader hand-off to the OS resume vector.

After this phase, the whole FSP flow is considered to be complete and the results of any further FSP API calls are undefined.

Intel® FSP API Mode Interface



If an initialization step requires a reset to take effect, the *NotifyPhase()* API will return an **FSP_STATUS_RESET_REQUIRED** as described in section 8.4. This API will not request a reset during S3 resume flow.




9 Intel® FSP Dispatch Mode Interface

Dispatch mode is an optional boot flow intended to enable FSP to integrate well in to UEFI bootloader implementations. The **FSP_INFO_HEADER** indicates if an FSP implements dispatch mode, see Section 5.1.1 for further details.

9.1 Dispatch Mode Design

Figure 6: Dispatch Mode Design



Dispatch mode is intended to enable a boot flow that is as close to a standard UEFI boot flow as possible. FSP dispatch mode fully conforms to the *PI Specification* and assumes the boot loader will follow the standard four phase PI boot flow progressing from SEC phase, to PEI phase, to DXE phase, to BDS phase. It is recommended that the reader have knowledge of the contents of the *PI Specification* before continuing.

In dispatch mode, FSP-T, FSP-M, and FSP-S are containers that expose firmware volumes (FVs) directly to the bootloader. The PEIMs in these FVs are executed directly in the context of the PEI environment provided by the bootloader. FSP-T, FSP-M, and FSP-S could contain one or multiple FVs. The exact number of FVs contained in FSP-T, FSP-M, and FSP-S will be described in the *Integration Guide*. In dispatch mode, the PPI database, PCD database, and HOB list are shared between the bootloader and the FSP.

UPDs are not needed to provide a mechanism to pass configuration data from the bootloader to the FSP. Instead, configuration data is communicated to the FSP using PCDs and PPIs. These mechanisms are native to bootloader implementations conforming to the *PI Specification* and constitute a more natural method of supplying configuration data to the FSP. These PCDs and PPIs are platform specific. The *FSP*

May 2019 Document Number: 611786-2.1



Distribution Package will contain source code definitions of the configuration data structures consumed by the FSP. The configuration data structures will also be described by the *Integration Guide*.

The bootloader must provide the PCD database implementation. Any dynamic PCDs consumed by the FSP must be included in the PCD database provided by the bootloader. The FSP Distribution Package will contain a DSC file which defines all PCDs used by the FSP. The recommended method of including these PCDs is to use the <code>!include</code> directive in the bootloader's top-level platform DSC file. Because the FSP is a pre-compiled binary, all dynamic PCDs consumed by the FSP must be of the DynamicEx type. Refer to <code>MdeModulePkg/Universal/PCD/Pei/Pcd.inf</code> for more details on platform token numbers. In addition to the DSC file included in the FSP Distribution <code>Package</code>, the <code>Integration Guide</code> will also list the PCDs (along with TokenSpace GUID and TokenNumber) consumed by the FSP.

In dispatch mode, the *NotifyPhase()* API is not used. Instead, FSP-S contains DXE drivers that implement the native callbacks on equivalent events for each of the *NotifyPhase()* invocations. The inclusion of DXE drivers allows dispatch mode to provide capabilities that would not be possible in API mode.

9.2 PEI Phase Requirements

PEIMs contained in FSP firmware volumes are intended to be executed within the processor context and calling conventions defined by the *PI Specification, Volume 1* for either the IA-32 or x64 platforms. The exact target platform will be specified in the *Integration Guide*.

PEIMs contained in the FSP shall use a subset of the API provided by the PEI Foundation. Specifically, PEIMs contained in FSP firmware volumes shall **not** use the following architecturally defined PPIs:

EFI_PEI_READ_ONLY_VARIABLE2_PPI

9.3 DXE and BDS Phase Requirements

DXE drivers contained in FSP firmware volumes are intended to be executed within the processor context and calling conventions defined by the *PI Specification, Volume 2* for x64 platforms.

DXE drivers contained in the FSP shall use a subset of the API provided by the DXE Foundation. Specifically, DXE drivers contained in FSP firmware volumes shall **not** use the following UEFI services:

- ExitBootServices()
- SetWatchdogTimer()
- GetVariable()
- GetNextVariableName()
- SetVariable()
- QueryVariableInfo()
- SetTime()
- SetWakeupTime()



- UpdateCapsule()
- QueryCapsuleCapabilities()

In addition, FSP may use the following *PI Specification* defined events during DXE phase:

- EFI_END_OF_DXE_EVENT_GROUP_GUID The PI Specification requires
 the bootloader to signal this event prior to invoking any UEFI drivers or
 applications that are not from the platform manufacturer, or connecting
 consoles.
- 2. **EFI_PCI_ENUMERATION_PROTOCOL** The *PI Specification* requires the bootloader to install this protocol after PCI enumeration is complete.
- 3. **EFI_EVENT_GROUP_READY_TO_BOOT** The *PI Specification* requires the bootloader to signal this event when it is about to load and execute a boot option.
- 4. Create an event to be notified when *ExitBootServices()* is invoked using **EVT_SIGNAL_EXIT_BOOT_SERVICES**.

DXE drivers may use other events for platform specific use cases. Any additional events beyond those described above will be documented in the *Integration Guide*.

9.4 Dispatch Mode API

FSP dispatch mode fully conforms to the *PI Specification*. Accordingly, dispatch mode does not require many FSP specific API definitions since the *PI Specification* already defines most API. This section therefore only describes FSP specific extensions to the *PI Specification*. Most FSP API will be platform specific and therefore documented in the *Integration Guide*.

9.4.1 TempRamInit API

The *PI Specification* defines a code module format for PEI and DXE (PEIMs, and DXE Drivers respectively.) However, the *PI Specification* does not define a module format for SEC phase. Temporary RAM must be initialized during the SEC phase. Therefore, in dispatch mode FSP-T uses the same API defined in **Section 8.5** to provide *TempRamInit()* to the bootloader SEC implementation.

9.4.2 EFI PEI Core Firmware Volume Location PPI

If the boot flow described in section 7.2.2 is followed, the PEI Foundation does not reside in the Boot Firmware Volume (BFV). In compliance with the *PI Specification v1.7*, SEC must pass the **EFI_PEI_CORE_FV_LOCATION_PPI** as a part of the PPI list provided to the PEI Foundation Entry Point. Please see section 6.3.9 of the *PI Specification v1.7 Volume 1* for more details on this PPI. If the alternate boot flow described in section 7.2.3 is followed, then the PEI Foundation resides in the BFV. Accordingly, this PPI should not be produced.



9.4.3 FSP Temporary RAM Exit PPI

FSP TEMP RAM EXIT PPI

9.4.3.1 Summary

Tears down the temporary memory set up by TempRamInit() API.

9.4.3.2 **GUID**

```
#define FSP_TEMP_RAM_EXIT_GUID \
  {0xbc1cfbdb, 0x7e50, 0x42be, \
  {0xb4, 0x87, 0x22, 0xe0, 0xa9, 0x0c, 0xb0, 0x52}}
```

9.4.3.3 Prototype

```
typedef struct {
   FSP_TEMP_RAM_EXIT         TempRamExit;
} FSP_TEMP_RAM_EXIT_PPI;
```

9.4.3.4 Parameters

TempRamExit	Tears down the temporary memory set up by
	TempRamInit() API.

9.4.3.5 Description

This PPI provides the equivalent functionality as the *TempRamExit()* function defined in Section 8.7 to bootloaders that use the FSP in dispatch mode. The *TempRamExit()* function defined in this PPI tears down the temporary memory set up by *TempRamInit()* API. Bootloaders that use dispatch mode must not use the *TempRamExit()* API defined in Section 8.7, they must use this PPI instead.

9.4.4 FSP_TEMP_RAM_EXIT_PPI.TempRamExit ()

9.4.4.1 Summary

Tears down the temporary memory set up by TempRamInit() API.



9.4.4.2 Prototype

9.4.4.3 Parameters

Pointer to the TempRamExit parameters structure. This structure is normally defined in the <i>Integration Guide</i> . If it is not defined in the <i>Integration Guide</i> , pass NULL .

9.4.4.4 Description

This API is intended to be used by the bootloader's implementation of **EFI_PEI_TEMPORARY_RAM_DONE_PPI**. This API tears down the temporary memory set up by the *TempRamInit()* API. This API accepts a pointer to a data structure that will be platform dependent and defined for each FSP binary.

The FSP_TEMP_RAM_EXIT_PPI->TempRamExit() API provides the bootloader an opportunity to get control after system memory is available and before the temporary memory is torn down. Therefore, is is the bootloader's responsibility to call FSP_TEMP_RAM_EXIT_PPI->TempRamExit() when ready.

This API is an optional API, refer to the *Integration Guide* for prerequisites before installing the **EFI_PEI_FIRMWARE_VOLUME_INFO_PPI** instances to begin dispatch of PEIMs in FSP-S firmware volume(s).

Implementation Note: The UefiCpuPkg in EDK2 provides a reference implementation of SEC phase. If the bootloader elects to use this, at time of writing the UefiCpuPkg implementation of SEC core produces the EFI_PEI_TEMPORARY_RAM_DONE_PPI. The TemporaryRamDone() implementation in SEC core will call SecPlatformDisableTemporaryMemory(), this function is implemented by the bootloader. The bootloader implementation of this function would then locate FSP_TEMP_RAM_EXIT_PPI and call TempRamExit() when ready.

9.4.4.5 Return Values

Table 10. Return Values - TempRamExit() PPI

EFI_SUCCESS	FSP execution environment was initialized successfully.
EFI_INVALID_PARAMETER	Input parameters are invalid.
EFI_UNSUPPORTED	The FSP calling conditions were not met.
EFI_DEVICE_ERROR	Temporary memory exit.

May 2019 Document Number: 611786-2.1



9.4.5 **FSP-M Architectural Configuration PPI**

FSPM ARCH CONFIG PPI

9.4.5.1 **Summary**

Architectural configuration data for FSP-M.

9.4.5.2 **GUID**

```
#define FSPM ARCH CONFIG GUID \
  {0x824d5a3a, 0xaf92, 0x4c0c, \
  \{0x9f, 0x19, 0x19, 0x52, 0x6d, 0xca, 0x4a, 0xbb\}\}
```

9.4.5.3 **Prototype**

```
typedef struct {
  UINT8
                               Revision;
  UINT8
                               Reserved[3]
  VOID
                               *NvsBufferPtr;
  UINT32
                               BootLoaderTolumSize;
  UINT8
                               Reserved1[4];
} FSPM ARCH CONFIG PPI;
```

9.4.5.4 Parameters

<u> </u>	
Revision	Revision of the structure is 1 for this version of the specification.
NvsBufferPtr	Pointer to the non-volatile storage (NVS) data buffer. If it is NULL it indicates the NVS data is not available. Refer to Section 10.2 for more details.
BootloaderTolumSize	Size of memory to be reserved by FSP below "top of low usable memory" for bootloader usage. Refer to Section 10.3 for more details.

9.4.5.5 **Description**

This PPI contains architectural configuration data that is needed by PEIMs in FSP-M and/or FSP-S. It is the responsibility of the bootloader to install this PPI. The bootloader must be able to provide these data within the pre-memory PEI timeframe. In adherence with the weak ordering requirement for PEIMs, any PEIM contained in FSP that uses this PPI shall either include this PPI in its DEPEX or shall register a callback using (*PeiServices)->NotifyPpi () and refrain from accessing these data until the callback is invoked by the PEI Foundation.

As a performance optimization, it is recommended (but not required) that the bootloader install this PPI before installing

EFI_PEI_FIRMWARE_VOLUME_INFO_PPI instances for the firmware volume(s) contained in FSP-M. This will reduce the number of times the PEI Dispatcher will need to loop in order to complete PEI phase.



9.4.6 FSP Error Information

FSP_ERROR_INFO

9.4.6.1 Summary

Notifies the bootloader of a fatal error occurring during the execution of the FSP.

9.4.6.2 **GUID**

```
#define STATUS_CODE_DATA_TYPE_FSP_ERROR_GUID \
   {0x611e6a88, 0xadb7, 0x4301, \
   {0x93, 0xff, 0xe4, 0x73, 0x04, 0xb4, 0x3d, 0xa6}}
```

9.4.6.3 Prototype

9.4.6.4 Parameters

DataHeader	The data header identifying the data. DataHeader.HeaderSize shall be sizeof (EFI_STATUS_CODE_DATA). DataHeader.Size shall be sizeof (FSP_ERROR_INFO) - HeaderSize. Finally, DataHeader.Type shall be STATUS_CODE_DATA_TYPE_FSP_ERROR_GUID.
ErrorType	A GUID identifying the nature of the fatal error. This GUID is platform specific. A listing of all possible GUIDs shall be provided by the <i>Integration Guide</i> .
Status	A code describing the error encountered. Please see section 12.2 for a listing of possible error codes.

9.4.6.5 Description

In the case of a fatal error occurring during the execution of the FSP, it may not be possible for the FSP to continue. If a fatal error that prevents the successful completion of the FSP occurs, the FSP may use **FSP_ERROR_INFO** to report this error to the bootloader. During PEI phase, (*PeiServices)-> ReportStatusCode () shall be used to transmit this error notification to the bootloader. During DXE phase, **EFI_STATUS_CODE_PROTOCOL.ReportStatusCode** () shall be used to transmit this error notification to the bootloader. The bootloader must ensure that ReportStatusCode () services are available before FSP-M begins execution. When the FSP calls ReportStatusCode (), the Type parameter's **EFI_STATUS_CODE_TYPE_MASK** must be **EFI_ERROR_CODE** with the **EFI_STATUS_CODE_SEVERITY_MASK** >= **EFI_ERROR_UNRECOVERED**. The

May 2019 Document Number: 611786-2.1



Value and Instance parameters must be 0. The CallerId parameter should be a GUID that identifies the PEIM or DXE driver which was executing at the time of the error.

The bootloader must register a listener for this status code. This listener should check if <code>DataHeader.Type == STATUS_CODE_DATA_TYPE_FSP_ERROR_GUID</code> to detect an <code>FSP_ERROR_INFO</code> notification. If an <code>FSP_ERROR_INFO</code> notification is encountered, the bootloader should assume that normal operation is no longer possible. In debug scenarios, this notification should be considered an ASSERT. In a production environment the most simple and least effective method of handling this error is a CPU dead loop, which effectively causes a bricked system. A more robust and recommended solution would be to initiate a firmware recovery. If the bootloader does not handle this notification, the PEIM or DXE driver that called <code>ReportStatusCode</code> () will immediately return back to the dispatcher with an <code>EFI_STATUS</code> return code matching the <code>Status</code> field in <code>FSP_ERROR_INFO</code>. Continuing to dispatch FSP PEIMs or DXE Drivers after this will result in undefined behavior. The bootloader should initiate recovery flows instead of continuing with normal dispatch.

9.4.7 FSP Debug Messages

Intel® FSP may optionally include the capability of generating log messages to aid in the debugging of firmware issues. When technically feasible, these log messages will be broadcast to the bootloader from the FSP by calling (*PeiServices)-> ReportStatusCode () in PEI phase or

EFI_STATUS_CODE_PROTOCOL.ReportStatusCode () in DXE phase. ReportStatusCode () will be called with the Type parameter's **EFI_STATUS_CODE_TYPE_MASK** set to **EFI_DEBUG_CODE** and the Data parameter containing a **EFI_STATUS_CODE_STRING_DATA** payload. Please see section 6.6.2 of the PI Specification v1.7 Volume 3 for details on **EFI_STATUS_CODE_STRING_DATA**. The FSP shall only pass a **EFI_STRING_TYPE** of **EfiStringAscii** for the purposes of debug log messages. The Instance parameter shall contain the ErrorLevel, please see section 12.9 for details. The bootloader may register a listener for these status codes if debug log messages are of interest.

ReportStatusCode () is not supported in API mode.

It should be noted that the strings for these log messages increase the binary size of the FSP considerably. Accordingly FSP binaries intended for production use are unlikely include debug log messages.



10 Intel® FSP Output

The Intel® FSP builds a series of data structures called the Hand Off Blocks (HOBs). These data structures conform to the HOB format as described in the *Platform Initialization (PI) Specification - Volume 3: Shared Architectural Elements* specification as referenced in *Section 1.3 Related Documentation*. The user of the Intel® FSP binary is strongly encouraged to go through the specification mentioned above to understand the HOB details and create a simple infrastructure to parse the HOB list, because the same infrastructure can be reused with different Intel® FSP across different platforms.

The bootloader developer must decide on how to consume the information passed through the HOB produced by the Intel® FSP. The *PI Specification* defines a number of HOB and most of this information may not be relevant to a particular bootloader. For example, to generate system memory map, bootloader needs to parse the resource descriptor HOBs produced by FSP-M.

In addition to the *PI Specification* defined HOB, the FSP produces a number of FSP architecturally defined GUID type HOB. The sections below describes the GUID and the structure of these FSP defined HOB.

Additional platform specific HOB may be defined in the Integration Guide.



10.1 FSP RESERVED MEMORY RESOURCE HOB

The FSP optionally reserves some memory for its internal use and a descriptor for this memory region used by the FSP is passed back through a HOB. This is a generic resource HOB, but the owner field of the HOB identifies the owner as FSP. This FSP reserved memory region must be preserved by the bootloader and must be reported as reserved memory to the OS.

This HOB follows the EFI HOB RESOURCE DESCRIPTOR format with the owner GUID defined as below.

```
#define FSP RESERVED MEMORY RESOURCE HOB GUID \
{ 0x69a79759, 0x1373, 0x4367, { 0xa6, 0xc4, 0xc7, 0xf5, 0x9e,
0xfd, 0x98, 0x6e }}
```

This HOB is valid after FspMemoryInit() API.

10.2 **FSP NON VOLATILE STORAGE HOB**

The Non-Volatile Storage (NVS) HOB provides a mechanism for FSP to request the bootloader to save the platform configuration data into non-volatile storage so that it can be reused in special cases, such as S3 resume or fast boot.

This HOB follows the EFI HOB GUID TYPE format with the name GUID defined as below:

```
#define FSP NON VOLATILE STORAGE HOB GUID \
{ 0x721acf02, 0x4d77, 0x4c2a, { 0xb3, 0xdc, 0x27, 0xb, 0x7b,
0xa9, 0xe4, 0xb0 }}
```

The bootloader needs to parse the HOB list to see if such a GUID HOB exists after memory is initialized. The HOB shall be populated either after returning from FspMemoryInit() in API mode or after all notification call backs for **EFI_PEI_PERMANENT_MEMORY_INSTALLED_PPI** the have completed in dispatch mode. If it exists, the bootloader should extract the data portion from the HOB structure and then save it into a platform-specific NVS device, such as flash, EEPROM, etc. On the following boot flow the bootloader should load the data block back from the NVS device to temporary memory and populate the buffer pointer into FSPM_ARCH_UPD.NvsBufferPtr field before calling FspMemoryInit() in API mode or FSPM_ARCH_CONFIG_PPI.NvsBufferPtr before installing FSPM_ARCH_CONFIG_PPI in dispatch mode. If the NVS device is memory mapped, the bootloader can initialize the buffer pointer directly to the buffer.

This HOB must be parsed after FspMemoryInit() in API mode or when a PPI notification for EFI_PEI_PERMANENT_MEMORY_INSTALLED_PPI with EFI_PEI_PPI_DESCRIPTOR_NOTIFY_DISPATCH priority is invoked in dispatch mode (EFI_PEI_PPI_DESCRIPTOR_NOTIFY_CALLBACK priority is too early.)

This HOB is produced only when new NVS data is generated. For example, if this HOB is not produced in S3 or fast boot, Bootloader should continue to pass the existing NVS data to FSP during next boot.



10.3 FSP BOOTLOADER TOLUM HOB

The FSP can reserve some memory below "top of low usable memory" for bootloader usage. The size of this region is determined by FSPM_ARCH_UPD.BootLoaderTolumSize when in API mode or FSPM_ARCH_CONFIG_PPI.BootLoaderTolumSize when in dispatch mode. The FSP reserved memory region will be placed below this region.

This HOB will only be published when the **BootLoaderTolumSize** is valid and non zero.

This HOB follows the **EFI_HOB_RESOURCE_DESCRIPTOR** format with the owner GUID defined as below:

```
#define FSP_BOOTLOADER_TOLUM_HOB_GUID \
{ 0x73ff4f56, 0xaa8e, 0x4451, { 0xb3, 0x16, 0x36, 0x35, 0x36, 0x67, 0xad, 0x44 }}
```

This HOB is valid after FspMemoryInit() in API mode or when a PPI notification for EFI_PEI_PERMANENT_MEMORY_INSTALLED_PPI with EFI_PEI_PPI_DESCRIPTOR_NOTIFY_DISPATCH priority is invoked in dispatch mode (EFI_PEI_PPI_DESCRIPTOR_NOTIFY_CALLBACK priority is too early.)

10.4 EFI PEI GRAPHICS INFO HOB

If BITO (Graphics Support) of the ImageAttribute field in the **FSP_INFO_HEADER** is set, the FSP includes graphics initialization capabilities. To complete the initialization of the graphics system, FSP may need some platform specific configuration data which would be documented in the *Integration Guide*.

When graphics capability is included in FSP and enabled as documented in *Integration Guide*, FSP produces a **EFI_PEI_GRAPHICS_INFO_HOB** as described in the *PI Specification* as referenced in *Section 1.3 Related Documents*, which provides information about the graphics mode and framebuffer.

```
#define EFI_PEI_GRAPHICS_INFO_HOB_GUID \
{ 0x39f62cce, 0x6825, 0x4669, { 0xbb, 0x56, 0x54, 0x1a, 0xba,
0x75, 0x3a, 0x07 }}
```

It is to be noted that the **FrameBufferAddress** address in **EFI_PEI_GRAPHICS_INFO_HOB** will reflect the value assigned by the FSP. A bootloader consuming this HOB should be aware that a generic PCI enumeration logic could reprogram the temporary resources assigned by the FSP and it is the responsibility of the bootloader to update its internal data structures with the new framebuffer address after the enumeration is complete.

This HOB is valid after *FspSiliconInit()* in API mode or when EFI_PEI_END_OF_PEI_PHASE_PPI is installed in dispatch mode.

May 2019 Document Number: 611786-2.1



10.5 EFI_PEI_GRAPHICS_DEVICE_INFO_HOB

If BITO (Graphics Support) of the ImageAttribute field in the **FSP_INFO_HEADER** is set, the FSP includes graphics initialization capabilities. To complete the initialization of the graphics system, FSP may need some platform specific configuration data which would be documented in the *Integration Guide*.

When graphics capability is included in FSP and enabled as documented in *Integration Guide*, FSP produces a **EFI_PEI_GRAPHICS_DEVICE_INFO_HOB** as described in the *PI Specification* as referenced in *Section 1.3 Related Documents*, which provides information about the graphics hardware which produces the framebuffer supplied by **EFI_PEI_GRAPHICS_INFO_HOB**.

```
#define EFI_PEI_GRAPHICS_DEVICE_INFO_HOB_GUID \
{ 0xe5cb2ac9, 0xd35d, 0x4430, { 0x93, 0x6e, 0x1d, 0xe3, 0x32, 0x47, 0x8d, 0xe7 }}
```

Together, **EFI_PEI_GRAPHICS_INFO_HOB** and **EFI_PEI_GRAPHICS_DEVICE_INFO_HOB** provide sufficient information to implement a basic graphics driver.

This HOB is valid after *FspSiliconInit()* in API mode or when EFI_PEI_END_OF_PEI_PHASE_PPI is installed in dispatch mode.

10.6 FSP_ERROR_INFO_HOB

In the case of an error occurring during the execution of the FSP, the FSP may optionally produce an **FSP_ERROR_INFO_HOB** which describes the error in more detail. This HOB is only produced in API mode. In dispatch mode, *ReportStatusCode* () is used as described in section 9.4.6.

```
#define FSP ERROR INFO HOB GUID \
  {0x611e6a88, 0xadb7, 0x4301, \
  {0x93, 0xff, 0xe4, 0x73, 0x04, 0xb4, 0x3d, 0xa6}}
typedef struct {
 EFI HOB GUID TYPE
                           GuidHob;
 EFI STATUS CODE TYPE
                           Type;
 EFI STATUS CODE VALUE
                           Value;
 UINT32
                           Instance;
 EFI GUID
                           CallerId:
 EFI GUID
                           ErrorType;
 UINT32
                           Status;
} FSP ERROR INFO HOB;
```



GuidHob	The GUID HOB header identifying the data. GuidHob.Name shall be FSP ERROR INFO HOB GUID.
Type	A ReportStatusCode() type identifier. The Type's EFI_STATUS_CODE_TYPE_MASK must be EFI_ERROR_CODE with the EFI_STATUS_CODE_SEVERITY_MASK >= EFI_ERROR_UNRECOVERED. See Section 6 of the PI Specification v1.7 Volume 3.
Value	A ReportStatusCode() Value. Used to determine status code class and sub-class, see Section 6 of the PI Specification v1.7 Volume 3. This field shall be set to zero (0).
Instance	A ReportStatusCode() Instance number. See Section 6 of the PI Specification v1.7 Volume 3. This field shall be set to zero (0).
CallerId	An optional GUID which may be used to identify which internal component of the FSP was executing at the time of the error. If the FSP does not implement this CallerId shall be zero (0).
ErrorType	A GUID identifying the nature of the fatal error. This GUID is platform specific. A listing of all possible GUIDs shall be provided by the <i>Integration Guide</i> .
Status	A code describing the error encountered. Please see section 12.2 for a listing of possible error codes.

If an FSP_ERROR_INFO_HOB is found, the bootloader should assume that normal operation is no longer possible. In debug scenarios, this notification should be considered an ASSERT. In a production environment the most simple and least effective method of handling this error is a CPU dead loop, which effectively causes a bricked system. A more robust and recommended solution would be to initiate a firmware recovery. If a FSP_ERROR_INFO_HOB is produced after an FSP API call, the bootloader should not call any of the subsequent FSP APIs (if any) and should instead initiate recovery flows.



11 Other Host BootLoader Considerations

11.1 ACPI

ACPI is an independent component of the bootloader, and is not provided by the FSP in API mode. In dispatch mode, DXE drivers included with the FSP may optionally use the **EFI_ACPI_TABLE_PROTOCOL** to install ACPI tables.

11.2 Bus Enumeration

FSP will initialize the processor and the chipset to a state that all bus topology can be discovered by the host bootloader. However, it is the responsibility of the bootloader to enumerate the bus topology.

11.3 Security

FSP will follow the BWG / BIOS Specification to lock the necessary silicon specific registers. However, platform features like measured boot, verified, and authenticated boot are responsibilities of the bootloader.



12 Appendix A – Data Structures

The declarations/definitions provided here were derived from the EDK2 source available for download at https://github.com/tianocore/edk2

12.1 BOOT_MODE

12.1.1 PiBootMode.h

https://github.com/tianocore/edk2/blob/master/MdePkg/Include/Pi/PiBootMode.h

#	define	BOOT_WITH_FULL_CONFIGURATION	0x00
#	define	BOOT_WITH_MINIMAL_CONFIGURATION	0x01
#	define	BOOT_ASSUMING_NO_CONFIGURATION_CHANGES	0x02
#	define	BOOT_ON_S4_RESUME	0x05
#	define	BOOT_ON_S3_RESUME	0x11
#	define	BOOT_ON_FLASH_UPDATE	0x12
#	define	BOOT_IN_RECOVERY_MODE	0x20



12.2 EFI_STATUS

12.2.1 UefiBaseType.h

https://github.com/tianocore/edk2/blob/master/MdePkg/Include/Uefi/UefiBaseType.h

			_	
#define	EFI_SUCCESS		0x0000000	
#define	EFI_INVALID_PARAMETER		0x80000002	
#define	EFI_UNSUPPORTED		0x80000003	
#define	EFI_NOT_READY		0x80000006	
#define	EFI_DEVICE_ERROR		0x80000007	
#define	EFI_OUT_OF_RESOURCES		0x80000009	
#define	EFI_VOLUME_CORRUPTED		A0000008x0	
#define	EFI_NOT_FOUND		0x8000000E	
#define	EFI_TIMEOUT		0x80000012	
#define	EFI_ABORTED		0x80000015	
#define	EFI_INCOMPATIBLE_VERSION	NC	0x80000019	
#define	EFI_SECURITY_VIOLATION		0x8000001A	
#define	EFI_CRC_ERROR		0x8000001B	
typedef	UINT64	EFI_P	HYSICAL_ADDRESS;	

12.2.2 OEM Status Code

The range of status code that have the highest bit clear and the next to highest bit set are reserved for use by OEMs.

The FSP will use the following status to indicate that an API is requesting that a reset is required.

Appendix A – Data Structures



#define FSP_STATUS_RESET_REQUIRED_COLD	0x4000001
#define FSP_STATUS_RESET_REQUIRED_WARM	0x40000002
<pre>#define FSP_STATUS_RESET_REQUIRED_3</pre>	0x4000003
#define FSP_STATUS_RESET_REQUIRED_4	0x4000004
#define FSP_STATUS_RESET_REQUIRED_5	0x4000005
#define FSP_STATUS_RESET_REQUIRED_6	0x4000006
#define FSP_STATUS_RESET_REQUIRED_7	0x4000007
#define FSP STATUS RESET REQUIRED 8	0x4000008



12.3 EFI_PEI_GRAPHICS_INFO_HOB

12.3.1 GraphicsInfoHob.h

https://github.com/tianocore/edk2/blob/master/MdePkg/Include/Guid/GraphicsInfoHob.h

12.4 EFI_PEI_GRAPHICS_DEVICE_INFO_HOB

12.4.1 GraphicsInfoHob.h

https://github.com/tianocore/edk2/blob/master/MdePkg/Include/Guid/GraphicsInfoHob.h

12.5 EFI_GUID

12.5.1 Base.h

https://github.com/tianocore/edk2/blob/master/MdePkg/Include/Base.h

```
typedef struct {
  UINT32 Data1;
  UINT16 Data2;
  UINT16 Data3;
  UINT8 Data4[8];
} GUID;
```

12.5.2 UefiBaseType.h



12.6 EFI_MEMORY_TYPE

12.6.1 UefiMultiPhase.h

https://github.com/tianocore/edk2/blob/master/MdePkg/Include/Uefi/UefiMultiPhase.h

```
/// Enumeration of memory types.
///
typedef enum {
 EfiReservedMemoryType,
 EfiLoaderCode,
 EfiLoaderData,
 EfiBootServicesCode,
 EfiBootServicesData,
 EfiRuntimeServicesCode,
 EfiRuntimeServicesData,
 EfiConventional Memory,
 EfiUnusableMemory,
 EfiACPIReclaimMemory,
 EfiACPIMemoryNVS,
 EfiMemoryMappedIO,
 EfiMemoryMappedIOPortSpace,
 EfiPalCode,
 EfiPersistentMemory,
 EfiMaxMemoryType
} EFI_MEMORY_TYPE;
```



Hand Off Block (HOB)

12.7.1 PiHob.h

```
https://github.com/tianocore/edk2/blob/master/MdePkg/Include/Pi/PiHob.h
typedef UINT32 EFI_RESOURCE_TYPE;
typedef UINT32 EFI RESOURCE ATTRIBUTE TYPE;
// Value of ResourceType in EFI HOB RESOURCE DESCRIPTOR.
#define EFI RESOURCE MEMORY MAPPED IO PORT 0x00000004
#define EFI_RESOURCE_MEMORY_RESERVED 0x0000005
#define EFI_RESOURCE_IO_RESERVED 0x00000006
#define EFI_RESOURCE_MAX_MEMORY_TYPE 0x00000007
// These types can be ORed together as needed.
// The first three enumerations describe settings
#define EFI RESOURCE ATTRIBUTE PRESENT
                                                                   0x0000001
#define EFI RESOURCE ATTRIBUTE INITIALIZED
                                                                0x0000002
#define EFI RESOURCE ATTRIBUTE TESTED
                                                                   0x00000004
// The rest of the settings describe capabilities
#define EFI_RESOURCE_ATTRIBUTE_SINGLE_BIT_ECC 0x00000008
#define EFI_RESOURCE_ATTRIBUTE_MULTIPLE_BIT_ECC 0x00000010
#define EFI_RESOURCE_ATTRIBUTE_ECC_RESERVED_1 0x00000020
#define EFI_RESOURCE_ATTRIBUTE_ECC_RESERVED_2 0x00000040
#define EFI_RESOURCE_ATTRIBUTE_READ_PROTECTED 0x00000080
#define EFI_RESOURCE_ATTRIBUTE_WRITE_PROTECTED 0x00000100
#define EFI_RESOURCE_ATTRIBUTE_EXECUTION_PROTECTED 0x00000200
#define EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE 0x00000400
#define EFI RESOURCE_ATTRIBUTE_ECC_RESERVED_1
#define EFI_RESOURCE_ATTRIBUTE WRITE COMBINEABLE 0x00000800
#define EFI RESOURCE ATTRIBUTE WRITE THROUGH CACHEABLE 0x00001000
#define EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE 0x00002000
```

#define EFI RESOURCE ATTRIBUTE EXECUTION PROTECTABLE 0x00400000



```
#define EFI RESOURCE ATTRIBUTE READ ONLY PROTECTABLE 0x00800000
#define EFI_RESOURCE_ATTRIBUTE_PERSISTABLE 0x01000000
#define EFI_RESOURCE_ATTRIBUTE_MORE_RELIABLE 0x02000000
11
// HobType of EFI HOB GENERIC HEADER.
//
#define EFI HOB TYPE MEMORY ALLOCATION 0x0002
#define EFI HOB TYPE RESOURCE DESCRIPTOR 0x0003
#define EFI HOB TYPE GUID EXTENSION 0x0004
#define EFI HOB TYPE UNUSED
                                         0xFFFE
#define EFI HOB TYPE END OF HOB LIST
                                        0xFFFF
/// Describes the format and size of the data inside the HOB.
/// All HOBs must contain this generic HOB header.
typedef struct {
 UINT16 HobType;
 UINT16
          HobLength;
 UINT32 Reserved;
} EFI HOB GENERIC HEADER;
111
/// Describes various attributes of logical memory allocation.
///
typedef struct {
 EFI_GUID
                      Name;
 EFI_PHYSICAL_ADDRESS MemoryBaseAddress;
 UINT64
                   MemoryLength;
                   MemoryType;
Reserved[4];
 EFI_MEMORY_TYPE
 UINT8
} EFI HOB MEMORY ALLOCATION HEADER;
///
/// Describes all memory ranges used during the HOB producer
/// phase that exist outside the HOB list. This HOB type
/// describes how memory is used, not the physical attributes
/// of memory.
111
typedef struct {
EFI_HOB_GENERIC HEADER Header;
 EFI HOB MEMORY ALLOCATION HEADER AllocDescriptor;
} EFI HOB MEMORY ALLOCATION;
```



```
/// Describes the resource properties of all fixed,
/// nonrelocatable resource ranges found on the processor
/// host bus during the HOB producer phase.
typedef struct {
EFI_HOB_GENERIC_HEADER Header;
 EFI GUID
                           Owner;
 EFI RESOURCE TYPE ResourceType;
 EFI RESOURCE ATTRIBUTE TYPE ResourceAttribute;
 EFI_PHYSICAL_ADDRESS PhysicalStart;
 UINT64
                            ResourceLength;
} EFI HOB RESOURCE DESCRIPTOR;
111
/// Allows writers of executable content in the HOB producer
/// phase to maintain and manage HOBs with specific GUID.
///
typedef struct {
EFI HOB GENERIC HEADER Header;
 EFI GUID
                            Name;
} EFI HOB GUID TYPE;
/// Union of all the possible HOB Types.
typedef union {
 EFI HOB GENERIC HEADER *Header;
 EFI HOB MEMORY ALLOCATION *MemoryAllocation;
 EFI HOB RESOURCE DESCRIPTOR *ResourceDescriptor;
 EFI HOB GUID TYPE
                            *Guid;
 UINT8
                            *Raw;
} EFI PEI HOB POINTERS;
```



12.8 Firmware Volume and Firmware Filesystem

Please refer to PiFirmwareVolume.h and PiFirmwareFile.h from EDK2 project for original source.

12.8.1 PiFirmwareVolume.h

https://github.com/tianocore/edk2/blob/master/MdePkg/Include/Pi/PiFirmwareVolume

```
<u>.h</u>
/// EFI FV FILE ATTRIBUTES
typedef UINT32 EFI FV FILE ATTRIBUTES;
/// type of EFI FVB attribute
typedef UINT32 EFI FVB ATTRIBUTES 2;
typedef struct {
 UINT32 NumBlocks;
 UINT32 Length;
} EFI FV BLOCK MAP ENTRY;
111
/// Describes the features and layout of the firmware volume.
typedef struct {
 UINT8
                            ZeroVector[16];
 EFI GUID
                           FileSystemGuid;
 UINT64
                           FvLength;
 UINT32
                           Signature;
 EFI_FVB_ATTRIBUTES_2 Attributes;
UINT16 HeaderLength;
 UINT16
                           Checksum;
 UINT16
                           ExtHeaderOffset;
 UINT8
                           Reserved[1];
                           Revision;
 UINT8
 EFI FV BLOCK MAP ENTRY BlockMap[1];
} EFI FIRMWARE VOLUME HEADER;
#define EFI FVH SIGNATURE SIGNATURE 32 (' ', 'F', 'V', 'H')
///
/// Firmware Volume Header Revision definition
#define EFI FVH REVISION 0x02
```



```
/// Extension header pointed by ExtHeaderOffset of volume header.
typedef struct {
 EFI GUID FvName;
 UINT32 ExtHeaderSize;
} EFI FIRMWARE VOLUME EXT HEADER;
/// Entry struture for describing FV extension header
///
typedef struct {
UINT16 ExtEntrySize;
 UINT16 ExtEntryType;
} EFI_FIRMWARE_VOLUME_EXT_ENTRY;
#define EFI FV EXT TYPE OEM TYPE 0x01
///
/// This extension header provides a mapping between a GUID
/// and an OEM file type.
111
typedef struct {
 EFI FIRMWARE VOLUME EXT ENTRY Hdr;
 UINT32 TypeMask;
} EFI FIRMWARE_VOLUME_EXT_ENTRY_OEM_TYPE;
#define EFI FV EXT TYPE GUID TYPE 0x0002
111
/// This extension header EFI FIRMWARE VOLUME EXT ENTRY GUID TYPE
/// provides a vendor specific GUID FormatType type which
/// includes a length and a successive series of data bytes.
///
typedef struct {
 EFI FIRMWARE VOLUME EXT ENTRY
 EFI GUID
                                    FormatType;
} EFI FIRMWARE VOLUME EXT ENTRY GUID TYPE;
```

12.8.2 PiFirmwareFile.h

https://github.com/tianocore/edk2/blob/master/MdePkg/Include/Pi/PiFirmwareFile.h

```
///
/// Used to verify the integrity of the file.
///
typedef union {
  struct {
    UINT8    Header;
    UINT8    File;
  } Checksum;
  UINT16    Checksum16;
} EFI FFS INTEGRITY CHECK;
```



```
111
/// FFS FIXED CHECKSUM is the checksum value used when the
/// FFS ATTRIB CHECKSUM attribute bit is clear.
///
#define FFS FIXED CHECKSUM 0xAA
typedef UINT8 EFI FV FILETYPE;
typedef UINT8 EFI FFS FILE ATTRIBUTES;
typedef UINT8 EFI FFS FILE STATE;
/// File Types Definitions
#define EFI FV FILETYPE FREEFORM 0x02
///
/// FFS File Attributes.
#define FFS_ATTRIB_DATA_ALIGNMENT 0x38
#define FFS_ATTRIB_CHECKSUM 0x40
/// FFS File State Bits.
#define EFI FILE HEADER CONSTRUCTION 0x01
#define EFI_FILE_HEADER_VALID 0x02
#define EFI_FILE_DATA_VALID
#define EFI_FILE_MARKED_FOR_UPDATE 0x08
0x10
#define EFI FILE DATA VALID
                                   0x04
#define EFI FILE HEADER INVALID 0x20
///
/// Each file begins with the header that describe the
/// contents and state of the files.
///
typedef struct {
EFI GUID
                        Name;
 EFI FFS INTEGRITY CHECK IntegrityCheck;
 EFI FV FILETYPE Type;
 EFI FFS FILE ATTRIBUTES Attributes;
 UINT8
                        Size[3];
 EFI FFS FILE STATE State;
} EFI FFS FILE HEADER;
```



```
typedef struct {
 EFI GUID
                       Name;
 EFI_FFS_INTEGRITY_CHECK IntegrityCheck;
 EFI FV FILETYPE
                        Type;
 EFI FFS FILE ATTRIBUTES Attributes;
                        Size[3];
 EFI FFS FILE STATE State;
 UINT32
                        ExtendedSize;
} EFI FFS FILE HEADER2;
#define IS FFS FILE2(FfsFileHeaderPtr) \
  ((((EFI FFS FILE HEADER *) (UINTN) FfsFileHeaderPtr)-
>Attributes) & FFS_ATTRIB_LARGE_FILE) == FFS_ATTRIB_LARGE_FILE)
#define FFS_FILE SIZE(FfsFileHeaderPtr) \
   ((UINT32) (*((UINT32 *) ((EFI_FFS_FILE_HEADER *) (UINTN)
FfsFileHeaderPtr) ->Size) & 0x00ffffff))
#define FFS FILE2 SIZE(FfsFileHeaderPtr) \
   (((EFI FFS FILE HEADER2 *) (UINTN) FfsFileHeaderPtr)-
>ExtendedSize)
typedef UINT8 EFI SECTION TYPE;
#define EFI SECTION RAW
                                     0x19
///
/// Common section header.
///
typedef struct {
 UINT8
                 Size[3];
 EFI SECTION TYPE Type;
} EFI COMMON SECTION HEADER;
typedef struct {
 UINT8
                 Size[3];
 EFI_SECTION_TYPE Type;
 UINT32 ExtendedSize;
} EFI COMMON SECTION HEADER2;
111
/// The leaf section which contains an array of zero or more
/// bytes.
///
```



```
#define IS_SECTION2(SectionHeaderPtr) \
    ((UINT32) (*((UINT32 *) ((EFI_COMMON_SECTION_HEADER *)
(UINTN) SectionHeaderPtr)->Size) & 0x00ffffff) == 0x00ffffff)

#define SECTION_SIZE(SectionHeaderPtr) \
    ((UINT32) (*((UINT32 *) ((EFI_COMMON_SECTION_HEADER *)
(UINTN) SectionHeaderPtr)->Size) & 0x00ffffff))

#define SECTION2_SIZE(SectionHeaderPtr) \
    (((EFI_COMMON_SECTION_HEADER2 *) (UINTN) SectionHeaderPtr)->ExtendedSize)
```

12.9 Debug Error Level

Please refer to DebugLib.h from the EDK2 project for the original source.

12.9.1 DebugLib.h

```
https://github.com/tianocore/edk2/blob/master/MdePkg/Include/Library/DebugLib.h
```

```
// Declare bits for PcdDebugPrintErrorLevel and the ErrorLevel
 parameter of DebugPrint()
 //
#define DEBUG_INIT
#define DEBUG_WARN
#define DEBUG_WARN
#define DEBUG_LOAD
#define DEBUG_FS
#define DEBUG_FS
#define DEBUG_POOL
#define DEBUG_PAGE
#define DEBUG_PAGE
#define DEBUG_INFO
#define DEBUG_INF
 messages
#define DEBUG_BM 0x00000400 // Boot Manager
#define DEBUG_BLKIO 0x00001000 // BlkIo Driver
#define DEBUG_NET 0x00004000 // Network Io Driver
#define DEBUG_UNDI 0x00010000 // UNDI Driver
 #define DEBUG LOADFILE 0x00020000 // LoadFile
#define DEBUG_EVENT 0x00080000 // Event messages
#define DEBUG_GCD 0x00100000 // Global Coherency Database changes
 changes
\#define DEBUG\_CACHE 0x00200000 // Memory range cachability
 changes
 #define DEBUG VERBOSE 0x00400000 // Detailed debug messages
 that may
                                                                                                                                                    // significantly impact boot
 performance
 // Aliases of debug message mask bits
```

Appendix A - Data Structures



```
#define EFI_D_INIT DEBUG_INIT
#define EFI_D_WARN DEBUG_WARN
#define EFI_D_LOAD DEBUG_LOAD
#define EFI_D_FS DEBUG_FS
#define EFI_D_POOL DEBUG_POOL
#define EFI_D_PAGE DEBUG_PAGE
#define EFI_D_INFO DEBUG_INFO
#define EFI_D_DISPATCH DEBUG_DISPATCH
#define EFI_D_WARIABLE DEBUG_VARIABLE
#define EFI_D_BM DEBUG_BM
#define EFI_D_BLKIO DEBUG_BLKIO
#define EFI_D_NET DEBUG_NET
#define EFI_D_UNDI DEBUG_UNDI
#define EFI_D_LOADFILE DEBUG_LOADFILE
#define EFI_D_EVENT DEBUG_EVENT
#define EFI_D_VERBOSE
#define EFI_D_ERROR DEBUG_ERROR
```