

# **Intel<sup>®</sup> Xeon<sup>®</sup> Processor Scalable Family**

**Specification Update** 

**April 2023** 

Reference Number: 613537-033US



Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at Intel.com, or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Intel<sup>®</sup> Turbo Boost Technology requires a PC with a processor with Intel Turbo Boost Technology capability. Intel Turbo Boost Technology performance varies depending on hardware, software and overall system configuration. Check with your PC manufacturer on whether your system delivers Intel Turbo Boost Technology. For more information, see <a href="https://www.intel.com/technology/turboboost">https://www.intel.com/technology/turboboost</a>.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit http://www.intel.com/performance.

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting www.intel.com/design/literature.htm.

Intel, Xeon, Intel Core, Pentium, Intel SpeedStep, and the Intel logo are trademarks of Intel Corporation or its subsidiaries.

\*Other names and brands may be claimed as the property of others.

Copyright  $\ @$  2023, Intel Corporation. All Rights Reserved.



# **Contents**

Revision History	
Preface	
Summary Tables of Changes	
Identification Information	14
Errata	25
Specification Changes	57
Specification Clarifications	58
Documentation Changes	50



# **Revision History**

Date	Revision	Description	
April 2023	033US	Added erratum SKX145.	
September 2022	032US	Added erratum SKX144.	
August 2022	031US	Added erratum SKX143.	
July 2022	030US	Added erratum SKX142.	
June 2022	029US	Added erratum SKX141.	
May 2022	028US	Added erratum SKX140.	
April 2022	027US	Updated Nomenclature Added errata SKX132. through SKX139.	
March 2022	026US	Added Errata SKX130., SKX131.	
December 2021	025US	Added Errata SKX128., SKX129. Updated SKX124., SKX127.	
November 2021	024	Added Errata SKX127.	
September 2021	023	Added Errata SKX126.	
June 2021	022	Updated Errata SKX124.	
March 2021	021	Added Errata SKX124., SKX125.	
January 2021	020	Added Errata SKX122., SKX123.	
December 2020	019	Added Errata SKX121.	
November 2020	018	Added Errata SKX117. to SKX120.	
October 2020	017	Added Errata SKX115., SKX116.	
August 2020	016	Added Errata SKX114.	
June 2020	015	Added Errata SKX112., SKX113.	
May 2020	014	Added Errata SKX110., SKX111.	
March 2020	013	Added Errata SKX108., SKX109.	
December 2019	012	Removed Erratum SKX35 since it is a duplicate of SKX24. Renumbered SKX107. to SKX35. Added Erratum SKX107.	
November 2019	011	Added Errata SKX103., SKX104., SKX105., SKX106. and SKX107. Updated Erratum SKX35. Added SKX1C to Specification Changes.	
September 2019	010	Added Errata SKX98., SKX99., SKX100., SKX101. and SKX102.	
June 2019	009	Added Errata SKX95., SKX96., and SKX97.	
May 2019	008	Added Errata SKX92., SKX93., and SKX94.	
March 2019 (Out of Cycle)	007	Added Errata SKX90. and SKX91.	
March 2019	006	Added Errata SKX87. to SKX89.	
February 2018	005	Updated Errata SKX72. and SKX86.	
November 2017	004	Added Errata SKX37. to SKX71.	
August 2017	003	Added Errata SKX29. to SKX36.	
July 2017	002	Added Errata SKX21. to SKX28.	
July 2017	001	Initial Release (Intel Public).	



# **Preface**

This document is an update to the specifications contained in the following Affected Documents table. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Information types defined in Nomenclature are consolidated into the specification update and are no longer published in other documents.

This document may also contain information that was not previously published.

#### **Affected Documents**

Document Title	Document Number/ Location
Intel <sup>®</sup> Xeon <sup>®</sup> Processor Scalable Family Datasheet: Volume 1 - Electrical	336062
Intel <sup>®</sup> Xeon <sup>®</sup> Processor Scalable Family Datasheet: Volume 2 - Registers	336063

#### **Related Documents**

Document Title	Document Number/ Location
Intel® 64 and IA-32 Architecture Software Developer's Manual, Volume 1: Basic Architecture	253665 <sup>1</sup>
Intel® 64 and IA-32 Architecture Software Developer's Manual, Volume 2A: Instruction Set Reference, A-L	253666 <sup>1</sup>
Intel® 64 and IA-32 Architecture Software Developer's Manual, Volume 2B: Instruction Set Reference, M-U	253667 <sup>1</sup>
Intel® 64 and IA-32 Architecture Software Developer's Manual, Volume 3A: System Programming Guide, Part 1	253668 <sup>1</sup>
Intel® 64 and IA-32 Architecture Software Developer's Manual, Volume 3A: System Programming Guide, Part 2	253669 <sup>1</sup>
Advanced Configuration Power Interface (ACPI) Specifications	www.uefi.org <sup>2</sup>

<sup>1.</sup> Document is available publicly at https://www.intel.com/content/www/us/en/design/resource-design-center.html

<sup>2.</sup> Document available at www.uefi.org.



#### **Nomenclature**

**Errata** are design defects or errors. These may cause the Product Name's behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

**S-Spec Number** is a five-digit code used to identify products. Products are differentiated by their unique characteristics, such as, core speed, L2 cache size, all notes associated with each S-Spec number.

**Specification Changes** are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

**Specification Clarifications** describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

**Documentation Changes** include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

Note:

Errata remain in the specification update throughout the product's lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, and so on).



# **Summary Tables of Changes**

The following tables indicate the errata, specification changes, specification clarifications, or documentation changes which apply to the Product Name product. Intel may fix some of the errata in a future stepping of the component, and account for the other outstanding issues through documentation or specification changes as noted. These tables use the following notations:

#### **Codes Used in Summary Tables**

**Stepping** 

X: Errata exist in the stepping indicated. Specification Change or

Clarification that applies to this stepping.

(No mark)

or (Blank box): This erratum is fixed in listed stepping or specification change

does not apply to listed stepping.

**Page** 

(Page): Page location of item in this document.

**Status** 

Doc: Document change or update will be implemented.

Plan Fix: This erratum may be fixed in a future stepping of the product.

Fixed: This erratum has been previously fixed. No Fix: There are no plans to fix this erratum.

Row

Change bar to the left of table row indicates this erratum is

either new or modified from the previous version of the

document.

# intel

#### Errata (Sheet 1 of 5)

Namelan		Stepping	s	Status	
Number	H-0	M-0	U-0		Errata
SKX1.	Х	х	х	No Fix	A CAP Error While Entering Package C6 Might Cause DRAM to Fail to Enter Self-Refresh (Intel <sup>®</sup> Xeon <sup>®</sup> Processor Scalable Family)
SKX2.	х	x	х	No Fix	PCIe* Lane Error Status Register Might Log False Correctable Error (Intel® Xeon® Processor SP)
SKX3.	x	х	х	No Fix	In Memory Mirror Mode, DataErrorChunk Field Might be Incorrect (Intel® Xeon® Processor SP)
SKX4.	×	х	х	No Fix	Intel <sup>®</sup> Resource Director Technology (Intel <sup>®</sup> RDT) MBM Does Not Accurately Track Write Bandwidth (Intel <sup>®</sup> Xeon <sup>®</sup> Processor SP)
SKX5.	x	х	х	No Fix	Intel® UPI Initialization Aborts Might be Logged (Intel® Xeon® Processor SP)
SKX6.	х	х	х	No Fix	PCIe* Port Might Incorrectly Log Malformed_TLP Error (Intel® Xeon® Processor SP)
SKX7.	x	х	х	No Fix	CMCI Might Not be Signaled for Corrected Error (Intel® Xeon® Processor Scalable Family)
SKX8.	x	х	х	No Fix	Intel® CAT/CDP Might Not Restrict Cacheline Allocation Under Certain Conditions (Intel® Xeon® Processor Scalable Family)
SKX9.	x	х	х	No Fix	Credits Not Returned For PCIe* Packets That Fail ECRC Check Problem (Intel® Xeon® Processor SP)
SKX10.	Х	х	х	No Fix	PCIe* Link Might Fail to Train (Intel® Xeon® Processor SP)
SKX11.	х	х	х	No Fix	Intel® UPI CRC32 Rolling Mode is Not Functional (Intel® Xeon® Processor SP)
SKX12.	Х	х	х	No Fix	IODC Entry 0 Cannot be Masked (Intel <sup>®</sup> Xeon <sup>®</sup> Processor SP)
SKX13.	х	х	х	No Fix	With eMCA2 Enabled a 3-Strike Might Cause an Unnecessary CATERR# Instead of Only MSMI (Intel® Xeon® Processor SP)
SKX14.	×	х	х	No Fix	CMCI May Not be Signaled for Corrected Error (Intel® Xeon® Processor Scalable Family)
SKX15.	x	x	х	No Fix	CSRs SVID and SDID Are Not Implemented For Some DDRIO and PCU Devices (Intel® Xeon® Processor SP)
SKX16.	x	x	х	No Fix	Register Broadcast Read From DDRIO May Return a Zero Value (Intel $^{\otimes}$ Xeon $^{\otimes}$ Processor Scalable Family)
SKX17.	x	x	х	No Fix	Cache Monitoring Technology (CMT) Counters May Not Count Accurately (Intel® Xeon® Processor SP)
SKX18.	x	x	х	No Fix	CAT Might Not Restrict Cacheline Allocation Under Certain Conditions (Intel® Xeon® Processor Scalable Family)
SKX19.	x	x	х	No Fix	PCIe* Corrected Error Threshold Does Not Consider Overflow Count When Incrementing Error Counter (Intel® Xeon® Processor SP)
SKX20.	×	×	х	No Fix	IIO RAS VPP Hangs During The Warm Reset Test (Intel® Xeon® Processor SP)
SKX21.	х	х	х	No Fix	Intel® UPI CRC Errors and PHY Init Aborts May Be Seen During UPI Slow Mode Training
SKX22.	x	x	х	No Fix	A Core 3-Strike Event May Be Seen Under Certain Test Conditions
SKX23.	х	х	х	No Fix	DDR4 Memory Bandwidth May Be Lower Than Expected at 2133 and 1866 Speeds
SKX24.	х	х	х	No Fix	Lower Than Expected Performance May Be Seen With Certain Intel® AVX-512 Workloads
SKX25.	х	х	х	No Fix	A System Hang May Be Seen With Some 8S + XNC Type Platform Configurations
SKX26.	х	х	х	No Fix	Sparing Per-Rank Error Masking Does Not Mask Correctable Errors



# Errata (Sheet 2 of 5)

Number	•	Stepping	s		
Number	H-0	M-0	U-0	Status	Errata
SKX27.	Х	х	х	No Fix	PCIe* Root Port Electromechanical Interlock Control Register Can Be Written
SKX28.	х	х	х	No Fix	Live Error Recovery Feature Being Disabled Is Not Getting Reflected in PXP2CAP Value
SKX29.	х	х	х	No Fix	Performance Monitoring M2MEM Counters For Memory Controller Reads/Writes Are Not Counting Read/Write Retries
SKX30.	х	х	х	No Fix	System Hangs May Occur When IPQ and IRQ Requests Happen at The Same Time
SKX31.	х	х	х	No Fix	Two Intel® UPI Reads From XNC May Lead to a System Hang
SKX32.	x	×	x	No Fix	IIO VPP May Hang During Warm Reset
SKX33.	x	×	x	No Fix	Machine Check Events may be logged in banks 9, 10 and 11 that do not represent actual errors
SKX34.	х	х	x	No Fix	Advanced RAS Dynamic Link Width Reduction may not resize the Intel <sup>®</sup> UPI link
SKX35.	х	х	х	No Fix	Instruction Fetch May Cause Machine Check if Page Size Was Changed Without Invalidation
SKX36.	x	×	x	No Fix	Unexpected DDR ECC Errors May be Seen
SKX37.	x	×	×	No Fix	Spurious Corrected Errors May be Reported
SKX38.	x	×	×	No Fix	Dynamic Link Width Reduction May Not Resize the Intel® UPI Link
SKX39.	х	х	х	No Fix	Writing to LT_LOCK_MEMORY and LT_UNLOCK_MEMORY MSRs Simultaneously May Have Inconsistent Results
SKX40.	х	х	х	No Fix	Masked Bytes in a Vector Masked Store Instructions May Cause Write Back of a Cache Line
SKX41.	х	х	×	No Fix	ERROR_N[2:0] Pins May Not be Cleared After a Warm Reset
SKX42.	x	×	×	No Fix	CRC Store Operation Corner Case May Result in Hang
SKX43.	х	х	х	No Fix	Atomicity May Not be Preserved When Executing With RTM Enabled
SKX44.	х	х	х	No Fix	Intel PCIe* Slot Presence Detect and Presence Detect Changed Logic Not PCIe* Specification Compliant
SKX45.	х	х	х	No Fix	In Patrol Scrub System Address Mode, Address is Not Loaded from CSRs After Re-enable
SKX46.	x	×	x	No Fix	Intel <sup>®</sup> Processor Trace (Intel <sup>®</sup> PT) TIP.PGD May Not Have Target IP Payload
SKX47.	x	×	x	No Fix	The Corrected Error Count Overflow Bit in IA32_ MC0_STATUS is Not Updated When The UC Bit is Set
SKX48.	х	х	х	No Fix	SMRAM State-Save Area Above the 4 GB Boundary May Cause Unpredictable System Behavior
SKX49.	х	х	х	No Fix	POPCNT Instruction May Take Longer to Execute Than Expected
SKX50.	х	х	х	No Fix	Load Latency Performance Monitoring Facility May Stop Counting
SKX51.	Х	х	Х	No Fix	Intel® PT PSB+ Packets May be Omitted on a C6 Transition
SKX52.	х	×	x	No Fix	Performance Monitoring Counters May Undercount When Using CPL Filtering
SKX53.	Х	×	x	No Fix	Incorrect Branch Predicted Bit in BTS/BTM Branch Records
SKX54.	Х	×	x	No Fix	DR6.B0-B3 May Not Report All Breakpoints Matched When a MOV/POP SS is Followed by a Store or an MMX Instruction
SKX55.	Х	×	×	No Fix	Performance Monitoring Load Latency Events May Be Inaccurate For Gather Instructions
SKX56.	х	x	х	No Fix	VM Exit May Set IA32_EFER.NXE When IA32_MISC_ENABLE Bit 34 is Set to 1



### Errata (Sheet 3 of 5)

Steppings		S			
Number	H-0	M-0	U-0	Status	Errata
SKX57.	Х	Х	х	No Fix	x87 FPU Exception (#MF) May be Signaled Earlier Than Expected
SKX58.	Х	х	×	No Fix	CPUID TLB Associativity Information is Inaccurate
SKX59.	х	x	x	No Fix	Vector Masked Store Instructions May Cause Write Back of Cache Line Where Bytes Are Masked
SKX60.	х	x	x	No Fix	Incorrect FROM_IP Value For an RTM Abort in BTM or BTS May be Observed
SKX61.	x	х	х	No Fix	MOVNTDQA From WC Memory May Pass Earlier Locked Instructions
SKX62.	x	х	х	No Fix	#GP on Segment Selector Descriptor that Straddles Canonical Boundary May Not Provide Correct Exception Error Code
SKX63.	x	х	x	No Fix	Intel® PT OVF Packet May be Lost if Immediately Preceding a TraceStop
SKX64.	×	×	x	No Fix	The Intel® PT CR3 Filter is Not Re-evaluated on VM Entry
SKX65.	х	х	х	No Fix	BNDLDX and BNDSTX May Not Signal #GP on Non-Canonical Bound Directory Access
SKX66.	X	x	x	No Fix	Performance Monitor Event For Outstanding Offcore Requests May be Incorrect
SKX67.	х	х	х	No Fix	Branch Instructions May Initialize Intel® MPX Bound Registers Incorrectly
SKX68.	Х	x	x	No Fix	A Spurious APIC Timer Interrupt May Occur After Timed MWAIT
SKX69.	х	х	х	No Fix	Writing a Non-Canonical Value to an LBR MSR Does Not Signal a $\#G$ When Intel $^{\circledR}$ PT Is Enabled
SKX70.	x	×	x	No Fix	VM Entry That Clears TraceEn May Generate a FUP
SKX71.	x	х	x	No Fix	Reading Some C-state Residency MSRs May Result in Unpredictable System Behavior
SKX72.	X	x	x	No Fix	Processor May Hang When Executing Code In an HLE Transaction Region
SKX73.	x	x	x	No Fix	IDI_MISC Performance Monitoring Events May be Inaccurate
SKX74.	X	x	x	No Fix	Intel® PT CYC Packets Can be Dropped When Immediately Preceding PSB
SKX75.	X	x	x	No Fix	Intel® PT VM-entry Indication Depends on The Incorrect VMCS Contro Field
SKX76.	X	x	x	No Fix	System May Hang Due to Lock Prefixes on Instructions That Access IIO's MMCFG
SKX77.	х	x	×	No Fix	MBA Read After MSR Write May Return Incorrect Value
SKX78.	X	x	x	No Fix	In eMCA2 Mode, When The Retirement Watchdog Timeout Occurs CATERR# May be Asserted
SKX79.	×	x	x	No Fix	MBA May Incorrectly Throttle All Threads
SKX80.	x	х	x	No Fix	VCVTPS2PH To Memory May Update MXCSR in The Case of a Fault of The Store
SKX81.	×	x	x	No Fix	Intel® PT May Drop All Packets After an Internal Buffer Overflow
SKX82.	Х	×	×	No Fix	Non-Zero Values May Appear in ZMM Upper Bits After SSE Instruction
SKX83.	Х	х	×	No Fix	ZMM/YMM Registers May Contain Incorrect Values
SKX84.	х	х	х	No Fix	When Virtualization Exceptions are Enabled, EPT Violations May Generate Erroneous Virtualization Exceptions
SKX85.	x	х	х	No Fix	Intel <sup>®</sup> PT ToPA Tables Read From Non-Cacheable Memory During an Intel <sup>®</sup> TSX Transaction May Lead to Processor Hang
	_		Х	No Fix	Performing an XACQUIRE to an Intel® PT ToPA Table May Lead to



# Errata (Sheet 4 of 5)

Normalian	Steppings		Steppings		Firm
Number	H-0	M-0	U-0	Status	Errata
SKX87.	Х	х	х	No Fix	Use of VMX TSC scaling or TSC offsetting will result in corrupted Intel® PT packets
SKX88.	х	х	х	No Fix	Using Intel® TSX Instructions May Lead to Unpredictable System Behavior
SKX89.	х	х	х	No Fix	Viral Mode of Error Containment (R_CPU07) may not properly handle data corruption containment as intended
SKX90.	х	х	х	No Fix	Performance Monitoring General Purpose Counter 3 May Contain Unexpected Values
SKX91.	х	х	×	No Fix	Performance in an 8sg System May Be Lower Than Expected
SKX92.	Х	х	×	No Fix	Memory May Continue to Throttle after MEMHOT# De-assertion
SKX93.	Х	х	×	No Fix	Unexpected Uncorrected Machine Check Errors May Be Reported
SKX94.	Х	х	×	No Fix	Intel® PT Trace May Silently Drop Second Byte of CYC Packet
SKX95.	х	х	х	No Fix	Setting Performance Monitoring IA32_PERF_GLOBAL_STATUS_SET MSR Bit 63 May Not #GP
SKX96.	Х	х	х	No Fix	Branch Instruction Address May be Incorrectly Reported on Intel® TSX Abort When Using Intel® MPX
SKX97.	Х	×	x	No Fix	x87 FDP Value May be Saved Incorrectly
SKX98.	Х	×	×	No Fix	IMC Patrol Scrubbing Engine May Hang
SKX99.	Х	х	х	No Fix	MBM Counters May Report System Memory Bandwidth Incorrectly
SKX100.	Х	×	×	No Fix	A Pending Fixed Interrupt May Be Dispatched Before an Interrupt of The Same Priority Completes
SKX101.	Х	х	х	No Fix	Voltage/Frequency Curve Transitions May Result in Machine Check Errors or Unpredictable System Behavior
SKX102.	Х	х	х	No Fix	Processor May Behave Unpredictably on Complex Sequence of Conditions Which Involve Branches That Cross 64 Byte Boundaries
SKX103.	Х	х	×	No Fix	Executing Some Instructions May Cause Unpredictable Behavior
SKX104.	Х	х	х	No Fix	STIBP May Not Function as Intended
SKX105.	Х	х	х	No Fix	Intel® UPI, DMI and PCIe* Interfaces May See Elevated Bit Error Rates
SKX106.	Х	х	х	No Fix	Unexpected Page Faults in Guest Virtualization Environment
SKX107.	Х	х	х	No Fix	PCIe* Root Port Does Not Increment REPLAY_NUM on Multiple NAKs of The Same TLP
SKX108.	Х	х	х	No Fix	Memory Controller May Hang While in Virtual Lockstep
SKX109.	Х	х	х	No Fix	Direct Branches With Partial Address Aliasing May Lead to Unpredictable System Behavior
SKX110.	Х	х	×	No Fix	PCIe* Function Level Reset May Generate an #NMI Exception
SKX111.	х	х	х	No Fix	Performance Monitoring General Counter 2 May Have Invalid Value Written When Intel® TSX Is Enabled
SKX112.	Х	×	Х	No Fix	Intel® QuickData Technology Engine May Hang With Any DMA Error if Completion Status is Improperly Set
SKX113.	Х	х	Х	No Fix	Overflow Flag in IA32_MC0_STATUS MSR May be Incorrectly Set
SKX114.	Х	х	Х	No Fix	A Fixed Interrupt May Be Lost When a Core Exits C6
SKX115.	Х	×	×	No Fix	Memory Errors in a VLS Region on a Certain Device May Not be Properly Corrected
SKX116.	х	х	×	No Fix	Certain Errors in Device 16 of a VLS Region Report Device 0 as the Failed Device



#### Errata (Sheet 5 of 5)

	Steppings				
Number	H-0	M-0	U-0	Status	Errata
SKX117.	х	×	×	No Fix	VERR Instruction Inside VM-entry May Cause DR6 to Contain Incorrect Values
SKX118.	х	х	х	No Fix	Processor May Hang If Warm Reset Triggers While BIOS Is Initialization
SKX119.	х	х	×	No Fix	Intel® PT PacketEn Change on C-state Wake May Not Generate a TIP Packet
SKX120.	х	х	×	No Fix	When in CPGC Mode With Memory Refresh Disabled DDR Scheduler May be Blocked From Issuing CPGC Commands
SKX121.	×	х	×	No Fix	A PMI That Freezes LBRs Can Cause a Duplicate Entry in TOS
SKX122.	х	х	х	No Fix	An Incorrect Instruction Pointer May Be Reported for a REP MOVS Instruction
SKX123.	х	х	х	No Fix	High Levels of Posted Interrupt Traffic on The PCIe* Port May Result in a Machine Check With a TOR Timeout
SKX124.	х	х	×	No Fix	Retried PECI PCIConfigLocal Register Accesses May Not Operate Correctly
SKX125.	×	х	×	No Fix	MD_CLEAR Operations May Not Properly Overwrite All Buffers
SKX126.	х	х	×	No Fix	IA_PERF_LIMIT_REASONS MSR May Not Properly Report Frequency Clipping Cause
SKX127.	х	х	×	No Fix	Writing Non-Zero Values to Read Only Fields in IA32_THERM_STATUS MSR May #GP
SKX128.	×	х	×	No Fix	WBINVD/INVD Execution May Result in Unpredictable SystemBehavio
SKX129.	x	х	×	No Fix	Unexpected Code Breakpoint May Occur
SKX130.	×	x	×	No Fix	Incorrect MCACOD For L2 MCE
SKX131.	×	х	×	No Fix	Poison Data Reported Instead of a CS Limit Violation
SKX132.	х	х	x	No Fix	Debug Exceptions May Be Lost or Misreported When MOV SS or POP SS Instruction is Not Followed By a Write to SP
SKX133.	х	х	x	No Fix	Intel® Processor Trace PSB+ Packets May Contain Unexpected Packets
SKX134.	х	х	x	No Fix	Execution of VAESIMC or VAESKEYGENASSIST With An Illegal Value For VEX.vvvv May Produce a #NM Exception
SKX135.	х	х	x	No Fix	Some Bits in MSR_MISC_PWR_MGMT May be Updated on Writing Illegal Values to This MSR
SKX136.	×	х	×	No Fix	Processor May Hang on Complex Sequence of Conditions
SKX137.	х	х	х	No Fix	Debug Exceptions May Be Lost in The Case Of Machine Check Exception
SKX138.	х	х	x	No Fix	Problematic Port Bit With Locked Transactions And P2P May Cause System Hang
SKX139.	X	x	×	No Fix	Execution of VAESENCLAST Instruction May Produce a #NM Exception Instead of a #UD Exception
SKX140.	×	х	×	No Fix	Executing AVX Instructions May Cause a Machine Check Error
SKX141.	Х	х	Х	No Fix	HWPM Max Ratio May Not be Capped at P1
SKX142.	Х	х	х	No Fix	Call Instruction Wrapping Around The 32-bit Address Boundary May Return to Incorrect Address
SKX143.	Х	х	Х	No Fix	BSP May Not be The Lowest Numbered APIC ID
SKX144.	X	х	х	No Fix	Accesses to CHA Configuration Space Beyond the CHA Logical Limit May Fail
SKX145.	х	х	х	No Fix	Branch Predictor May Produce Incorrect Instruction Pointer



#### **Specification Changes**

Number	Specification Changes
SKX1C.	SMM Handler Code Access Control May Not Be Available

# **Specification Clarifications**

Number	Specification Clarifications
1	None for this revision of this specification update.

#### **Documentation Changes**

Number	Documentation Changes				
1	None for this revision of this specification update.				

# intel

# **Identification Information**

#### **Component Identification via Programming Interface**

The  $Intel^{\$}$  Xeon $^{\$}$  Processor Scalable Family stepping can be identified by the following register contents:

Reserved	Extended Family <sup>1</sup>	Extended Model <sup>2</sup>	Reserved	Processor Type <sup>3</sup>	Family Code <sup>4</sup>	Model Number <sup>5</sup>	Stepping ID <sup>6</sup>
31:28	27:20	19:16	15:13	12	11.8	7:4	3.0
	0000000b	0101b		0b	0110b	0101b	Varies per stepping

- The Extended Family, bits [27:20], is used in conjunction with the Family Code, specified in bits [11:8], to indicate whether the processor belongs to the Intel<sup>®</sup> 386<sup>™</sup>, Intel<sup>®</sup> 486<sup>™</sup>, Pentium<sup>®</sup>, Pentium<sup>®</sup> Pro, Pentium<sup>®</sup>
   Intel<sup>®</sup> Core<sup>™</sup> processor family, or Intel<sup>®</sup> Core<sup>™</sup> i7 family.
- 4, Intel® Core™ processor family, or Intel® Core™ i7 family.
   2. The Extended Model, bits [19:16] in conjunction with the Model Number, specified in bits [7:4], is used to identify the model of the processor within the processor's family.
- identify the model of the processor within the processor's family.
  The Processor Type, specified in bit [12], indicates whether the processor is an original OEM processor, an Over Drive processor, or a dual processor (capable of being used in a dual processor system).
- 4. The Family Code corresponds to bits [11:8] of the Extended Data Register (EDX) register after RESET, bits [11:8] of the Extended Accumulator Register (EAX) after the CPUID instruction is executed with a 1 in the EAX register, and the generation field of the Device ID register accessible through Boundary Scan.
- 5. The Model Number corresponds to bits [7:4] of the EDX register after RESET, bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the model field of the Device ID register accessible through Boundary Scan.
- 6. The Stepping ID in bits [3:0] indicates the revision number of that model. See Table 2 for the processor stepping ID number in the CPUID information.

When EAX is set to a value of 1, the CPUID instruction returns the Extended Family, Extended Model, Processor Type, Family Code, Model Number, and Stepping ID in the EAX register. Note that, after reset, the EDX processor signature value equals the processor signature output value in the EAX register.

Cache and Translation Lookaside Buffer (TLB) descriptor parameters are provided in the EAX, Extended Base Register (EBX), Extended Count Register (ECX), and EDX registers after the CPUID instruction is executed with a 2 in the EAX register.

Table 1. Server Segment (Sheet 1 of 2)

				CAPI	D0 (Segm	ent)	_	ID0 ness)	CAPID4	(Chop)
Physical Chop	Stepping	Segment Wayness	CPUID		B:1,	D:30, F:3,	0:84		B:1, D: O:	30 F:3, 94
				5	4	3	1	0	7	6
	B-0	Server, 2S	0x50652	1	1	1	0	1	1	1
	B-0	Server, 4S	0x50652	1	1	1	1	0	1	1
XCC	B-0	Server, 8S	0x50652	1	1	1	1	1	1	1
XCC	H-0	Server, 2S	0x50654	1	1	1	0	1	1	1
	H-0	Server, 4S	0x50654	1	1	1	1	0	1	1
	H-0	Server, 8S	0x50654	1	1	1	1	1	1	1



Table 1. Server Segment (Sheet 2 of 2)

				CAPI	D0 (Segm	ent)		PIDO ness)	CAPID4	(Chop)
Physical Chop	Stepping	Segment Wayness	CPUID		B:1,	D:30, F:3,	0:84		B:1, D:30	
				5	4	3	1	0	7	6
HCC	L-0	Server, 2S	0x50652	1	1	1	0	1	1	0
TICC	M-0	Server, 2S	0x50654	1	1	1	0	1	1	0
LCC	U-0	Server, 2S	0x50654	1	1	1	0	1	7 1 0	0

#### **Table 2. FPGA Segment**

• FPGA segment identified via bits 5:3=[011] of CAPID0

				CAPI	D0 (Segm	ent)	CAPIDO (	Wayness)	CAPID4	(Chop)
Physical Chop	Stepping	Segment Wayness	CPUID		B:1,	D:30, F:3,	0:84		B:1, D:30	F:3, O:94
				5	4	3	1	0	7	6
XCC	B-0	FPGA, 2S	0x50652	0	1	1	0	1	1	1
XCC	H-0	FPGA, 2S	0x50654	0	1	1	0	1	1	1

#### **Table 3.** Fabric Segment

• Fabric segment identified via bits 5:3=[001] of CAPID0

				CAPI	D0 (Segm	ent)	CAPIDO (	Wayness)	CAPID4	(Chop)
Physical Chop	Stepping	Segment Wayness	CPUID		B:1,	D:30, F:3,	O:84		B:1, D:30	F:3, O:94
				5	4	3	1	0	7	6
XCC	B-0	Fabric, 2S	0x50652	0	0	1	0	1	1	1
XCC	H-0	Fabric, 2S	0x50654	0	0	1	0	1	1	1



# Non Intel<sup>®</sup> Advanced Vector Extensions (non Intel<sup>®</sup> AVX), Intel<sup>®</sup> Advanced Vector Extensions (Intel<sup>®</sup> AVX), and Intel<sup>®</sup> Advanced Vector Extensions 512 (Intel<sup>®</sup> AVX-512) Turbo Frequencies

Figure 1. Intel<sup>®</sup> Xeon<sup>®</sup> Processor Scalable Family Non Intel<sup>®</sup> AVX Turbo Frequencies

											# of	acti	ve c	ores	/ m	axin	num	core	e fre	que	ncy	in tu	ırbo	mod	de (C	3Hz)	)					
SKU	Cores	LLC (MB)		Base non-AVX Core Frequency (GHz)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
8180	28	38.50	205	2.5	3.8	3.8	3.6	3.6	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.3	3.3	3.3	3.3	3.2	3.2	3.2	3.2
8168	24	33.00	205	2.7	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4				
6148	20	27.50	150	2.4	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.3	3.3	3.3	3.3	3.1	3.1	3.1	3.1								
6154	18	24.75	200	3.0	3.7	3.7	3.7	3.7	3.7	3.7	3.7	3.7	3.7	3.7	3.7	3.7	3.7	3.7	3.7	3.7	3.7	3.7										
6150	18	24.75	165	2.7	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4										
6142	16	22.00	150	2.6	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.3	3.3	3.3	3.3												
6132	14	19.25	140	2.6	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.3	3.3														
6146	12	24.75	165	3.2	4.2	4.2	4.0	4.0	3.9	3.9	3.9	3.9	3.9	3.9	3.9	3.9																
6136	12	24.75	150	3.0	3.7	3.7	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6																
6126	12	19.25	125	2.6	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.3	3.3	3.3	3.3																
6144	8	24.75	150	3.5		4.2																										
6134	8	24.75	130	3.2		3.7																										
6128	6	19.25	115	3.4		3.7																										
5122	4	16.50	105	3.6		3.7																										

- The 8180, 6142, and 6134 have 1.5 TB/socket memory capacity versions (8180M, 6142M, and 6134M not listed previously) with identical frequencies.
- The 8156 (not listed previously) has identical frequencies to 5122 but adds third Intel<sup>®</sup> Ultra Path Interconnect (Intel<sup>®</sup> UPI) and 8-socket capability.
- The 8158 (not listed previously) has identical frequencies to 6136 but adds 8-socket capability.

Figure 2. Intel® Xeon® Processor Scalable Family Intel® AVX 2.0 Turbo Frequencies

											#	of a	ctive	core	s/n	naxir	num	cor	e fre	quer	ıcy ir	turl	bo n	node	(GH	z)						
SKU	Cores	LLC (MB)	TDP (W)	Base AVX 2.0 Core Frequency (GHz)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
8180	28	38.50	205	2.1	3.6	3.6	3.4	3.4	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.1	3.1	3.1	3.1	2.9	2.9	2.9	2.9	2.8	2.8	2.8	2.8
8168	24	33.00	205	2.3																				3.2								
6148	20	27.50	150	1.9	3.6	3.6	3.4	3.4	3.3	3.3	3.3	3.3	3.1	3.1	3.1	3.1	2.8	2.8	2.8	2.8	2.6	2.6	2.6	2.6								
6154	18	24.75	200	2.6	3.6	3.6	3.4	3.4	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3										
6150	18	24.75	165	2.3	3.6	3.6	3.4	3.4	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.1	3.1	3.1	3.1	3.0	3.0										
6142	16	22.00	150	2.2	3.6	3.6	3.4	3.4	3.3	3.3	3.3	3.3	3.2	3.2	3.2	3.2	2.9	2.9	2.9	2.9												
6132	14	19.25	140	2.2	3.6	3.6	3.4	3.4	3.3	3.3	3.3	3.3	3.0	3.0	3.0	3.0	2.9	2.9														
6146	12	24.75	165	2.6	3.6	3.6	3.4	3.4	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3																
6136	12	24.75	150	2.6	3.6	3.6	3.4	3.4	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3																
6126	12	19.25	125	2.2	3.6	3.6	3.4	3.4	3.3	3.3	3.3	3.3	2.9	2.9	2.9	2.9																
6144	8	24.75	150	2.8	3.6	3.6	3.5	3.5	3.5	3.5	3.5	3.5																				
6134	8	24.75	130	2.7	3.6	3.6	3.4	3.4	3.4	3.4	3.4	3.4																				
6128	6	19.25	115	2.9	3.6	3.6	3.6	3.6	3.6	3.6																						
5122	4	16.50	105	3.3	3.6	3.6	3.6	3.6																								

• The 8180, 6142, and 6134 have 1.5 TB/socket memory capacity versions (8180M, 6142M, and 6134M – not listed previously) with identical frequencies.



- The 8156 (not listed previously) has identical frequencies to 5122 but adds third Intel<sup>®</sup> UPI and 8-socket capability.
- The 8158 (not listed previously) has identical frequencies to 6136 but adds 8-socket capability.

Figure 3. Intel® Xeon® Processor Scalable Family Intel® AVX-512 Turbo Frequencies

											#	of a	ctive	core	es/r	naxi	mum	cor	e fre	quer	ıcy ir	tur	bo n	node	(GH	z)						
				Base AVX-512																												
SKU	Cores	LLC (MB)	TDP (W)	Core Frequency (GHz)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
8180	28	38.50	205	1.7	3.5	3.5	3.3	3.3	3.2	3.2	3.2	3.2	3.1	3.1	3.1	3.1	2.8	2.8	2.8	2.8	2.6	2.6	2.6	2.6	2.4	2.4	2.4	2.4	2.3	2.3	2.3	2.
8168	24	33.00	205	1.9	3.5	3.5	3.3	3.3	3.2	3.2	3.2	3.2	3.2	3.2	3.2	3.2	2.9	2.9	2.9	2.9	2.6	2.6	2.6	2.6	2.5	2.5	2.5	2.5				Π
6148	20	27.50	150	1.6	3.5	3.5	3.3	3.3	3.1	3.1	3.1	3.1	2.6	2.6	2.6	2.6	2.3	2.3	2.3	2.3	2.2	2.2	2.2	2.2								Т
6154	18	24.75	200	2.1	3.5	3.5	3.3	3.3	3.2	3.2	3.2	3.2	3.1	3.1	3.1	3.1	2.8	2.8	2.8	2.8	2.7	2.7										Π
6150	18	24.75	165	1.9	3.5	3.5	3.3	3.3	3.2	3.2	3.2	3.2	2.9	2.9	2.9	2.9	2.6	2.6	2.6	2.6	2.5	2.5										Π
6142	16	22.00	150	1.6	3.5	3.5	3.3	3.3	2.8	2.8	2.8	2.8	2.4	2.4	2.4	2.4	2.2	2.2	2.2	2.2												Т
6132	14	19.25	140	1.7	3.5	3.5	3.3	3.3	2.8	2.8	2.8	2.8	2.4	2.4	2.4	2.4	2.3	2.3														Г
6146	12	24.75	165	2.1	3.5	3.5	3.3	3.3	3.1	3.1	3.1	3.1	2.7	2.7	2.7	2.7																
6136	12	24.75	150	2.1	3.5	3.5	3.3	3.3	3.1	3.1	3.1	3.1	2.7	2.7	2.7	2.7																
6126	12	19.25	125	1.7	3.5	3.5	3.3	3.3	2.6	2.6	2.6	2.6	2.3	2.3	2.3	2.3																
6144	8	24.75	150	2.2	3.5	3.5	3.3	3.3	2.8	2.8	2.8	2.8																				
6134	8	24.75	130	2.1	3.5	3.5	3.3	3.3	2.7	2.7	2.7	2.7																				
6128	6	19.25	115	2.3	3.5	3.5	3.3	3.3	2.9	2.9																						
5122	4	16.50	105	2.7	3.5	3.5	3.3	3.3																								

- The 8180, 6142, and 6134 have 1.5 TB/socket memory capacity versions (8180M, 6142M, and 6134M not listed previously) with identical frequencies.
- $\bullet$  The 8156 (not listed previously) has identical frequencies to 5122 but adds third Intel® UPI and 8-socket capability.
- The 8158 (not listed previously) has identical frequencies to 6136 but adds 8-socket capability.

Figure 4. Intel<sup>®</sup> Xeon<sup>®</sup> Processor Scalable Family Non Intel<sup>®</sup> AVX Turbo Frequencies

											#	of a	ctive	core	es / r	naxir	num	cor	e fre	quer	ncy ir	ı tur	bo n	node	(GH	z)						
sku	Cores	LLC (MB)	TDP (W)	Base non-AVX Core Frequency (GHz)	1	2	3	4	5	6	7		9												Ì		23	24	25	26	27	28
8176	28	38.50	165	2.1	3.8	3.8	3.6	3.6	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.4	3.4	3.4	3.4	3.1	3.1	3.1	3.1	2.9	2.9	2.9	2.9	2.8	2.8	2.8	2.8
8170	26	35.75	165	2.1	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.3	3.3	3.3	3.3	3.0	3.0	3.0	3.0	2.8	2.8	2.8	2.8	2.8	2.8		
8164	26	35.75	150	2.0	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.2	3.2	3.2	3.2	2.9	2.9	2.9	2.9	2.7	2.7	2.7	2.7	2.7	2.7		
8160	24	33.00	150	2.1	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.2	3.2	3.2	3.2	3.0	3.0	3.0	3.0	2.8	2.8	2.8	2.8				
6152	22	30.25	140	2.1	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.1	3.1	3.1	3.1	2.9	2.9	2.9	2.9	2.8	2.8						
6138	20	27.50	125	2.0	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.2	3.2	3.2	3.2	2.9	2.9	2.9	2.9	2.7	2.7	2.7	2.7								
6140	18	24.75	140	2.3	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.1	3.1	3.1	3.1	3.0	3.0										
8153	16	22.00	125	2.0	2.8	2.8	2.6	2.6	2.5	2.5	2.5	2.5	2.5	2.5	2.5	2.5	2.3	2.3	2.3	2.3												
6130	16	22.00	125	2.1	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.1	3.1	3.1	3.1	2.8	2.8	2.8	2.8												$\neg$

 The 8176, 8170, 8160, and 6140 have 1.5 TB/socket memory capacity versions (8180M, 8170M, 8160M, and 6140M – not listed previously) with identical frequencies.



Figure 5. Intel® Xeon® Processor Scalable Family Intel® AVX 2.0 Turbo Frequencies

81xx and 61xx, processors. # of active cores / maximum core frequency in turbo mode (GHz) Base AVX 2.0 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 SKU Cores LLC (MB) TDP (W) Core 6 8 Frequency (GHz) 8176 28 38.50 165 1.7 8170 26 35.75 165 1.7 8164 26 35.75 150 1.6 33.00 150 8160 24 1.8 3.6 3.6 3.4 3.4 3.3 3.3 3.3 3.3 3.0 3.0 3.0 3.0 2.7 2.7 2.7 2.7 2.4 2.4 2.4 2.4 2.4 2.4 2.4 6152 22 30.25 140 1.7 3.6 3.6 3.4 3.4 3.2 3.2 3.2 3.2 2.7 2.7 2.7 2.7 2.5 2.5 2.5 2.5 2.3 2.3 2.3 2.3 6138 20 27.50 125 1.6 6140 18 24.75 140 1.9 3.6 3.6 3.4 3.4 3.3 3.3 3.3 3.3 3.0 3.0 3.0 3.0 2.7 2.7 2.7 2.7 2.6 2.6 8153 16 22.00 125 1.6 2.7 2.7 2.5 2.5 2.4 2.4 2.4 2.4 2.2 2.2 2.2 2.2 2.0 2.0 2.0 2.0 6130 16 22.00 125 3.6 3.6 3.4 3.4 3.1 3.1 3.1 3.1 2.6 2.6 2.6 2.6 2.4 2.4 2.4 2.4

> The 8176, 8170, 8160, and 6140 have 1.5 TB/socket memory capacity versions (8180M, 8170M, 8160M, and 6140M – not listed previously) with identical frequencies.

Figure 6. Intel<sup>®</sup> Xeon<sup>®</sup> Processor Scalable Family Intel<sup>®</sup> AVX-512 Turbo Frequencies

											#	of a	ctive	core	es/r	naxii	mum	cor	e fre	quer	ıcy ir	ı tur	bo n	node	(GH	z)						
SKU	Cores	LLC (MB)	TDP (W)	Base AVX-512 Core Frequency (GHz)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
8176	28	38.50	165		3.5	3.5	3.3	3.3	3.0	3.0	3.0	3.0	2.6	2.6	2.6	2.6	2.3	2.3	2.3	2.3	2.1	2.1	2.1	2.1	2.0	2.0	2.0	2.0	1.9	1.9	1.9	1.9
8170	26	35.75	165	1.3	3.5	3.5	3.3	3.3	2.9	2.9	2.9	2.9	2.5	2.5	2.5	2.5	2.2	2.2	2.2	2.2	2.1	2.1	2.1	2.1	1.9	1.9	1.9	1.9	1.9	1.9		
8164	26	35.75	150	1.2	3.5	3.5	3.3	3.3	2.8	2.8	2.8	2.8	2.4	2.4	2.4	2.4	2.1	2.1	2.1	2.1	1.9	1.9	1.9	1.9	1.8	1.8	1.8	1.8	1.8	1.8		
8160	24	33.00	150	1.4	3.5	3.5	3.3	3.3	3.0	3.0	3.0	3.0	2.6	2.6	2.6	2.6	2.3	2.3	2.3	2.3	2.1	2.1	2.1	2.1	2.0	2.0	2.0	2.0	$\Box$			
6152	22	30.25	140	1.4	3.5	3.5	3.3	3.3	2.9	2.9	2.9	2.9	2.5	2.5	2.5	2.5	2.2	2.2	2.2	2.2	2.0	2.0	2.0	2.0	2.0	2.0					1	
6138	20	27.50	125	1.3	3.5	3.5	3.3	3.3	2.7	2.7	2.7	2.7	2.3	2.3	2.3	2.3	2.0	2.0	2.0	2.0	1.9	1.9	1.9	1.9								
6140	18	24.75	140	1.5	3.5	3.5	3.3	3.3	2.8	2.8	2.8	2.8	2.4	2.4	2.4	2.4	2.1	2.1	2.1	2.1	2.1	2.1										
8153	16	22.00	125	1.2	2.6	2.6	2.4	2.4	2.0	2.0	2.0	2.0	1.7	1.7	1.7	1.7	1.6	1.6	1.6	1.6												
6130	16	22.00	125	1.3	3.5	3.5	3.1	3.1	2.4	2.4	2 4	2 4	2 1	2 1	2 1	2 1	1 9	1 9	1.9	1.9								"	. 7	ιП		

 The 8176, 8170, 8160, and 6140 have 1.5 TB/socket memory capacity versions (8180M, 8170M, 8160M, and 6140M – not listed previously) with identical frequencies.



Intel $^{\rm @}$  Xeon $^{\rm @}$  Processor Scalable Family Non Intel $^{\rm @}$  AVX, Intel $^{\rm @}$  AVX 2.0, and Intel $^{\rm @}$  AVX-512 Turbo Frequencies Figure 7.

											#	of a	tive	core	s/n	naxir	num	cor	e fre	quen	icy in	tur	oo m	ode	(GH	z)						
SKU	Cores	LLC (MB)	TDP (W)	Base non-AVX Core Frequency (GHz)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
8160T	24	33.00	150	2.1	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.4	3.2	3.2	3.2	3.2	3.0	3.0	3.0	3.0	2.8	2.8	2.8	2.8				
6138T	20	27.50	125	2.0	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.2	3.2	3.2	3.2	2.9	2.9	2.9	2.9	2.7	2.7	2.7	2.7								
6130T	16	22.00	125	2.1	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.1	3.1	3.1	3.1	2.8	2.8	2.8	2.8												
6126T	12	19.25	125	2.6	3.7	3.7	3.5	3.5	3.4	3.4	3.4	3.4	3.3	3.3	3.3	3.3																
												f of	activ	е со	res /	max	imu	m co	re fr	eque	ency	in tu	rbo ı	mod	e (Gl	Hz)						
SKU	Cores	LLC (MB	) TDP (W	Base AVX 2.0 ) Core Frequency (GHz)	1	2	3	4	5	6	7	8	9	10	11	12	2 13	3 14	1 15	5 16	17	18	19	20	21	22	2 23	24	25	26	27	28
81601	24	33.00	150	1.8	3.6	3.6	3.4	3.4	3.3	3.3	3 3.3	3 3.	3 3.2	2 3.:	2 3.:	2 3.2	2 2.9	9 2.	9 2.9	9 2.9	2.6	2.6	2.6	2.6	2.5	2.5	2.5	2.	5			
61387	20	27.50	125	1.5	3.6	3.6	3.4	3.4	3.1	3.1	3.:	1 3.:	1 2.0	6 2.1	5 2.	5 2.6	5 2.3	3 2.	3 2.3	3 2.3	3 2.2	2 2.2	2.2	2.2								
61301	16	22.00	125	1.7	3.6	3.6	3.4	3.4	3.1	3.1	3.:	1 3.:	1 2.0	6 2.0	5 2.	5 2.6	5 2.4	4 2.4	4 2.4	1 2.4	1											
61261	12	19.25	125	2.2	3.6	3.6	3.4	3.4	3.3	3.3	3.3	3 3.	3 2.9	9 2.9	2.	2.9	9											$\top$				
											#	of a	ctive	core	es / r	naxi	mum	ı cor	e fre	que	ncy i	ı tur	bo m	ode	(GH	z)						
SKU	Cores	LLC (MB)	TDP (W)	Base AVX-512 Core Frequency (GHz)	1	2	3	4	5	6	7	8								16						_	23	24	25	26	27	28
8160T	24	33.00	150	1.4	3.5	3.5	3.3	3.3	3.0	3.0	3.0	3.0	2.6	2.6	2.6	2.6	2.3	2.3	2.3	2.3	2.1	2.1	2.1	2.1	2.0	2.0	2.0	2.0				
6138T	20	27.50	125	1.2	3.5	3.5	3.2	3.2	2.5	2.5	2.5	2.5	2.1	2.1	2.1	2.1	1.9	1.9	1.9	1.9	1.8	1.8	1.8	1.8								
6130T	16	22.00	125	1.3	3.5	3.5	3.1	3.1	2.4	2.4	2.4	2.4	2.1	2.1	2.1	2.1	1.9	1.9	1.9	1.9												
6126T	12	19.25	125	1.7						2.6																						

• The 6126T processor is optimized for highest per-core performance.



Figure 8. Intel® Xeon® Processor Scalable Family Non Intel® AVX and Intel® AVX 2.0 Turbo Frequencies

81xxF and 61xxF processors with integrated Intel® Omni-Path Fabric (Intel® OP Fabric). # of active cores / maximum core frequency in turbo mode (GHz) non-AVX Cores LLC (MB) TDP (W) 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 SKU Core 2 Frequency (GHz) 8176F 38.50 173 28 2.1 3.7 3.7 3.5 3.5 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.2 3.2 3.2 3.2 3.2 3.0 3.0 3.0 3.0 2.8 2.8 2.8 2.8 8160F 24 33.00 160 2.1 6148F 20 27.50 160 2.4 3.7 3.7 3.5 3.5 3.4 3.4 3.4 3.4 3.2 3.2 3.2 3.2 2.9 2.9 2.9 2.9 2.7 2.7 2.7 2.7 6138F 20 27.50 135 2.0 3.7 | 3.7 | 3.5 | 3.5 | 3.4 | 3.4 | 3.4 | 3.4 | 3.4 | 3.4 | 3.4 | 3.4 | 3.3 | 3.3 | 3.3 | 3.3 6142F 16 22.00 160 2.6 3.7 3.7 3.5 3.5 3.4 3.4 3.4 3.4 3.1 3.1 3.1 3.1 2.8 2.8 2.8 2.8 6130F 16 22.00 135 2.1 6126F 12 19.25 135 2.6 3.7 3.7 3.5 3.5 3.4 3.4 3.4 3.4 3.3 3.3 3.3 3.3 # of active cores / maximum core frequency in turbo mode (GHz) Base AVX 2.0 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 Cores LLC (MB) TDP (W) Core SKU Frequency (GHz) 8176F 173 28 38.50 1.7 3.6 3.6 3.4 3.4 3.3 3.3 3.3 3.3 3.3 3.2 3.2 3.2 3.2 2.9 2.9 2.9 2.9 2.6 2.6 2.6 2.6 2.5 2.5 2.5 2.5 8160F 33.00 24 160 1.8 3.6 3.6 3.4 3.4 3.3 3.3 3.3 3.3 3.3 3.1 3.1 3.1 3.1 2.8 2.8 2.8 2.8 2.8 2.6 2.6 2.6 2.6 6148F 20 27.50 160 1.9 6138F 20 27.50 135 1.6 3.6 3.6 3.4 3.4 3.2 3.2 3.2 3.2 2.7 2.7 2.7 2.7 2.5 2.5 2.5 2.5 2.3 2.3 2.3 2.3 6142F 16 22.00 160 2.2 3.6 3.6 3.4 3.4 3.3 3.3 3.3 3.3 3.2 3.2 3.2 3.2 2.9 2.9 2.9 2.9 6130F 16 22.00 135 1.7 3.6 3.6 3.4 3.4 3.1 3.1 3.1 3.1 2.6 2.6 2.6 2.6 2.4 2.4 2.4 2.4 6126F 12 19.25 135 2.2 3.6 3.6 3.4 3.4 3.3 3.3 3.3 3.3 2.9 2.9 2.9 2.9

The 6148F, 6142F, and 6126F processors are optimized for highest per-core performance.

Figure 9. Intel<sup>®</sup> Xeon<sup>®</sup> Processor Scalable Family Intel<sup>®</sup> AVX-512 Turbo Frequencies

81xxF and 61xxF processors with integrated Intel® OP Fabric. # of active cores / maximum core frequency in turbo mode (GHz) Base AVX-512 SKU Cores LLC (MB) TDP (W) 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 Core Frequency (GHz) 3.5 | 3.5 | 3.8 | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | 2.6 | 2.6 | 2.6 | 2.6 | 2.8 | 2.3 | 2.3 | 2.3 | 2.3 | 2.1 | 2.1 | 2.1 | 2.1 | 2.0 | 2.0 | 2.0 | 2.0 | 2.0 | 1.9 | 1.9 | 1.9 | 1.9 8176F 28 38.50 173 1.3 8160F 24 33.00 160 1.4 3.5 3.5 3.3 3.3 3.0 3.0 3.0 3.0 3.0 2.6 2.6 2.6 2.6 2.8 2.3 2.3 2.3 2.3 2.1 2.1 2.1 2.1 2.1 2.0 2.0 2.0 2.0 6148F 20 27.50 160 1.6 3.5 | 3.5 | 3.3 | 3.3 | 3.1 | 3.1 | 3.1 | 3.1 | 2.6 | 2.6 | 2.6 | 2.6 | 2.3 | 2.3 | 2.3 | 2.3 | 2.2 | 2.2 | 2.2 | 2.2 6138F 20 27.50 135 1.3 3.5 3.5 3.3 3.3 2.7 2.7 2.7 2.7 2.3 2.3 2.3 2.3 2.0 2.0 2.0 2.0 2.0 1.9 1.9 1.9 1.9 6142F 16 22.00 160 1.6 3.5 3.5 3.3 3.3 2.8 2.8 2.8 2.8 2.4 2.4 2.4 2.4 2.2 2.2 2.2 2.2 6130F 16 22.00 135 1.3 3.5 3.5 3.1 3.1 2.4 2.4 2.4 2.4 2.1 2.1 2.1 2.1 1.9 1.9 1.9 1.9 6126F 12 19.25 3.5 3.5 3.3 3.3 2.6 2.6 2.6 2.6 2.3 2.3 2.3 2.3 135

The 6148F, 6142F, and 6126F processors are optimized for highest per-core performance.



Figure 10. Intel® Xeon® Processor Scalable Family Non Intel® AVX Turbo Frequencies

51xx, 41xx, and 31xx processors. # of active cores / maximum core frequency in turbo mode (GHz) Base non-AVX SKU Cores LLC (MB) TDP (W) 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 Core Frequency (GHz) 3.2 3.2 3.0 3.0 2.9 2.9 2.9 2.9 2.7 2.7 2.7 2.7 2.6 2.6 5120 14 19.25 105 2.2 5118 12 16.50 105 2.3 3.2 3.2 3.0 3.0 2.9 2.9 2.9 2.9 2.7 2.7 2.7 2.7 5115 10 13.75 85 2.4 3.2 3.2 3.0 3.0 2.9 2.9 2.9 2.9 2.8 2.8 4116 12 16.50 85 2.1 3.0 3.0 2.8 2.8 2.7 2.7 2.7 2.7 2.4 2.4 2.4 2.4 4114 10 13.75 85 2.2 3.0 3.0 2.8 2.8 2.7 2.7 2.7 2.7 2.5 2.5 4112 4 8.25 85 2.6 3.0 3.0 2.9 2.9 4110 8 11.00 85 3.0 3.0 2.8 2.8 2.4 2.4 2.4 2.4 4108 8 11.00 85 3.0 3.0 2.7 2.7 2.1 2.1 2.1 2.1 1.8 3106 8 11.00 85 1.7 1.7 1.7 1.7 1.7 1.7 1.7 1.7 1.7 6 1.7 1.7 1.7 1.7 1.7 1.7

Figure 11. Intel® Xeon® Processor Scalable Family Intel® AVX 2.0 Turbo Frequencies

51xx, 41xx, and 31xx processors. # of active cores / maximum core frequency in turbo mode (GHz) AVX 2.0 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 SKU Cores LLC (MB) TDP (W) 1 2 3 5 7 4 6 Core Frequency (GHz) 5120 14 19.25 105 1.8 3.1 3.1 2.9 2.9 2.7 2.7 2.7 2.7 2.3 2.3 2.3 2.3 2.2 2.2 5118 12 16.50 105 1.9 3.1 3.1 2.9 2.9 2.6 2.6 2.6 2.6 2.3 2.3 2.3 2.3 5115 10 13.75 85 3.1 3.1 2.9 2.9 2.6 2.6 2.6 2.6 2.4 2.4 4116 12 16.50 85 2.9 2.9 2.7 2.7 2.4 2.4 2.4 2.4 2.1 2.1 2.1 2.1 1.7 4114 10 13.75 85 2.9 2.9 2.7 2.7 2.3 2.3 2.3 2.3 2.2 2.2 4112 8.25 85 2.9 2.9 2.6 2.6 4 2.2 2.9 2.9 2.7 2.7 2.1 2.1 2.1 2.1 4110 8 11.00 85 1.7 4108 8 11.00 2.9 2.9 2.3 2.3 1.8 1.8 1.8 1.8 3106 8 11.00 85 1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.3 3104 6 1.3 1.3 1.3 1.3 1.3 1.3

Figure 12. Intel<sup>®</sup> Xeon<sup>®</sup> Processor Scalable Family Intel<sup>®</sup> AVX-512 Turbo Frequencies

51xx, 41xx, and 31xx processors. # of active cores / maximum core frequency in turbo mode (GHz) Rase AVX-512 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 SKU Cores LLC (MB) TDP (W) Core Frequency (GHz) 5120 14 19.25 105 2.9 2.9 2.5 2.5 1.9 1.9 1.9 1.9 1.6 1.6 1.6 1.6 1.6 1.6 1.2 5118 12 16.50 105 1.2 2.9 2.9 2.4 2.4 1.8 1.8 1.8 1.8 1.6 1.6 1.6 1.6 5115 10 13.75 2.9 2.9 2.2 2.2 1.7 1.7 1.7 1.7 1.6 1.6 85 4116 12 16.50 85 1.1 1.8 1.8 1.6 1.6 1.5 1.5 1.5 1.5 1.4 1.4 1.4 1.4 4114 10 13.75 85 1.8 1.8 1.6 1.6 1.5 1.5 1.5 1.5 1.4 1.4 4112 4 8.25 85 1.8 1.8 1.4 1.4 1.1 1.8 1.8 1.6 1.6 1.3 1.3 1.3 1.3 4110 11.00 8 85 1.0 4108 1.8 1.8 1.5 1.5 1.2 1.2 1.2 1.2 11.00 85 0.9 8 0.8 0.8 0.8 0.8 0.8 0.8 0.8 0.8 3106 8 11.00 85 0.8 0.8 0.8 0.8 0.8 0.8 0.8 3104 6 8.25 85 0.8



Figure 13. Intel® Xeon® Processor Scalable Family Non Intel® AVX, Intel® AVX 2.0, and Intel® AVX-512 Turbo Frequencies


											#	of ac	tive	core	s/n	naxir	num	core	free	quen	cy in	turk	oo m	ode	(GH:	2)						
SKU	Cores	LLC (MB)	TDP (W)	Base non-AVX Core Frequency (GHz)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
5120T	14	19.25	105	2.2	3.2	3.2	3.0	3.0	2.9	2.9	2.9	2.9	2.7	2.7	2.7	2.7	2.6	2.6														_
5119T	14	19.25	85	1.9	3.2	3.2	3.0	3.0	2.8	2.8	2.8	2.8	2.4	2.4	2.4	2.4	2.3	2.3														_
4116T	12	16.50	85	2.1									2.4																			_
4114T	10	13.75	85	2.2	3.0	3.0	2.8	2.8	2.7	2.7	2.7	2.7	2.5	2.5																		
4109T	8	11.00	70	2.0							2.3																					
			1	Base		Τ	Т		Т	T	#	of a	ctive	cor	es /	max	imun	n coı	e fre	que	ncy i	n tui	bo ı	mode	e (GH	lz)						Т
SKU	Cores	s LLC (MB)	TDP (W)	AVX 2.0	, 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	2
5120T	14	19.25	105	1.8	3.1	3.1	2.9	2.9	2.:	7 2.7	7 2.7	2.7	2.3	2.3	3 2.3	2.3	2.2	2.2														T
5119T	14	19.25	85	1.5	3.1	3.1	2.9	2.9	2.3	3 2.3	2.3	2.3	2.0	2.0	2.0	2.0	1.9	1.9														Г
41167	12	16.50	85	1.7	2.9	2.9	2.7	2.7	7 2.4	1 2.4	1 2.4	2.4	2.1	2.1	2.1	2.1														П		Г
41147	10	13.75	85	1.8	2.9	2.9	2.7	2.7	7 2.3	3 2.3	3 2.3	2.3	2.2	2.2	2																	
4109T	8	11.00	70	1.6	2.9	2.9	2.6	2.6	2.0	2.0	2.0	2.0	)																			Г
											#	of ac	tive	core	es/n	naxir	num	core	fre	quen	ıcy in	turl	oo m	ode	(GH	·)						
SKU	Cores	LLC (MB)	TDP (W)	Base AVX-512 Core Frequency (GHz)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
5120T	14	19.25	105	1.2	2.9	2.9	2.5	2.5	1.9	1.9	1.9	1.9	1.6	1.6	1.6	1.6	1.6	1.6														
5119T	14	19.25	85	1.0	2.9	2.9	2.2	2.2	1.7	1.7	1.7	1.7	1.4	1.4	1.4	1.4	1.4	1.4														
4116T	12	16.50	85	1.1									1.4													T						_
4114T	10	13.75	85	1.1									1.4																			
4109T	8	11.00	70	1.0	1 2	1.8	1.6	1.6	1.3	1.3	1 3	1 3																				_

Figure 14. Intel® Xeon® Processor Scalable Family Non Intel® AVX, Intel® AVX 2.0, and Intel® AVX-512 Turbo Frequencies

				Frequency							#	of a	tive	core	s/n	naxi	mum	cor	e fre	quer	ıcy i	ո tur	bo m	ode	(GH:	z)						
SKU	Cores	LLC (MB)	TDP (W)		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
				(GHz)	_																				_							
5117	14	19.25	105	2.0	2.8	2.8	2.6	2.6	2.5	2.5	2.5	2.5	2.4	2.4	2.4	2.4	2.3	2.3														
											#	of a	ctive	core	es / i	maxi	imun	n coi	e fre	aue	ncv i	n tui	rbo r	node	(GH	lz)						
				Base	$\top$	Т	Т	Т	Т	Т	Т	T	Т		T		Τ				T .					Ţ <u></u>	Т		Т	Т	Т	Т
SKU	Cores	LLC (MB)	TDP (W	AVX 2.0	y 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
5117	14	19.25	105	1.3	2.8	2.8	2.5	2.5	1.9	1.9	1.9	1.9	1.6	1.6	1.6	1.6	1.6	1.6														
	•										# 0	f act	ive c	ores	/ m:	axim	um (	ore	freq	uenc	v in	turh	o mo	nde (	GH2)							
SKU	Cores	LLC (MB)		Base AVX-512 Core Frequency (GHz)	1	2	3	4	5	6									15						T		23 2	24	25	26	27	28
5117	14	19.25	105		2.8							$\rightarrow$							-	_	$\rightarrow$	_	-	_	_	-	-	-	$\rightarrow$	-	$\rightarrow$	_




Figure 15. Intel® Xeon® Processor Scalable Family Non Intel® AVX, Intel® AVX 2.0, and Intel® AVX-512 Turbo Frequencies





#### **Component Marking Information**

Figure 16. Processor Preliminary Top Side Marking (Example)



For the Intel® Xeon® Processor Scalable Family SKUs, see https://ark.intel.com/content/www/us/en/ark/products/series/125191/intel-xeon-scalable-processors.html



#### **Errata**

A CAP Error While Entering Package C6 Might Cause DRAM to Fail to Enter Self-Refresh (Intel<sup>®</sup> Xeon<sup>®</sup> Processor Scalable Family) SKX1.

A Command Address Parity (CAP) error that occurs on the command to direct DRAM to enter self-refresh may cause the DRAM to fail to enter self-refresh although the Problem:

processor enters Package-C6.

Implication: Due to this erratum, DRAM may fail to be refreshed, which may result in uncorrected

errors being reported from the DRAM.

Workaround: None.

Status: For the steppings affected, see the Summary Tables of Changes.

PCIe\* Lane Error Status Register Might Log False Correctable Error (Intel® Xeon® Processor SP) SKX2.

Due to this erratum, PCI Express\* (PCIe\*) LNERRSTS (Device 0; Function 0; Offset Problem:

258h; bits [3:0]) may log false lane-based correctable errors.

Implication: Diagnostics cannot reliably use LNERRSTS to report correctable errors.

Workaround: None.

For the steppings affected, see the Summary Tables of Changes. Status:

In Memory Mirror Mode, DataErrorChunk Field Might be Incorrect SKX3.

(Intel<sup>®</sup> Xeon<sup>®</sup> Processor SP)

Inn Memory Mirror Mode, DataErrorChunk bits (IA32 MC7 MISC register MSR(41FH) Problem:

bits [61:60]) may not correctly report the chunk containing an error.

Due to this erratum, this field is not accurate when Memory Mirror Mode is enabled. Implication:

Workaround: None.

For the steppings affected, see the Summary Tables of Changes. Status:

Intel<sup>®</sup> Resource Director Technology (Intel<sup>®</sup> RDT) MBM Does Not Accurately Track Write Bandwidth (Intel<sup>®</sup> Xeon<sup>®</sup> Processor SP) SKX4.

Intel® Resource Director Technology (RDT) Memory Bandwidth Monitoring (MBM) does

not count cacheable write-back traffic to local memory. This results in the Intel® RDT

MBM feature under counting total bandwidth consumed.

Implication: Applications using this feature may report incorrect memory bandwidth.

Workaround: None.

Problem:

Status: For the steppings affected, see the Summary Tables of Changes.

Intel® UPI Initialization Aborts Might be Logged (Intel® Xeon® SKX5.

**Processor SP)** 

Problem: If Intel® UPI is configured for slow mode operation, initialization aborts may occur.

Unexpected initialization aborts may be logged in the ktireut\_ph\_ctr1 register (Bus: 3; Implication:

Device: 16-14; Function 1; Offset 12h; Bit 4).

Workaround: None.

Status: For the steppings affected, see the Summary Tables of Changes.



PCIe\* Port Might Incorrectly Log Malformed\_TLP Error (Intel® Xeon® SKX6.

**Processor SP)** 

If the PCIe $^*$  port receives a Transaction Layer Packet (TLP) that triggers both a Malformed\_TLP error and an ECRC\_TLP error, the processor should only log an Problem:

ECRC\_TLP error. However, the processor logs both errors.

Due to this erratum, the processor may incorrectly log Malformed TLP errors. Implication:

Workaround: None.

Status: For the steppings affected, see the Summary Tables of Changes.

**CMCI** Might Not be Signaled for Corrected Error (Intel<sup>®</sup> Xeon<sup>®</sup> SKX7.

**Processor Scalable Family)** 

Machine check banks 9, 10, and 11 may not signal Corrected Machine Check Interrupt Problem:

(CMCI) after the first corrected error is reported in the bank even if the MCi\_STATUS

register has been cleared.

After the first corrected error is reported in one of the affected machine check banks, Implication:

subsequent errors will be logged but may not result in a CMCI.

Workaround: It is possible for BIOS to contain a workaround for this erratum. For the steppings affected, see the Summary Tables of Changes. Status:

Intel® CAT/CDP Might Not Restrict Cacheline Allocation Under Certain SKX8.

Conditions (Intel® Xeon® Processor Scalable Family)

Problem: Under certain micro-architectural conditions involving heavy memory traffic, cache

lines may fill outside the allocated L3 Capacity Bitmask (CBM) associated with the

current Class of Service (CLOS).

Cache Allocation Technology (CAT) or Code and Data Prioritization (CDP) may see Implication:

performance side effects and a reduction in the effectiveness of the CAT feature for certain classes of applications, including cache-sensitive workloads than seen on

previous platforms.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

Credits Not Returned For PCIe\* Packets That Fail ECRC Check Problem SKX9.

(Intel<sup>®</sup> Xeon<sup>®</sup> Processor SP)

The processor's IIO does not return credits back to the PCIe\* link in Case of End-to-Problem:

End CRC (ECRC) errors.

Due to this erratum, the link may experience degraded performance or may eventually Implication:

fail due to a loss of credits.

For processors that support Live Error Recovery (LER) the link would be reset and credits would be restored. Processors that do not support LER should configure ECRC Workaround:

errors to be fatal.

For the steppings affected, see the Summary Tables of Changes. Status:

PCIe\* Link Might Fail to Train (Intel® Xeon® Processor SP) **SKX10.** 

When a pin on a PCIe\* lane is not connected to the link partner, the PCIe\* port's LTSSM Problem:

may hang in the detect state.

When this erratum occurs, the PCIe\* link fails to train and the corresponding link Implication:

partner(s) are not enumerated.

Workaround: None.

For the steppings affected, see the Summary Tables of Changes. Status:



SKX11. Intel® UPI CRC32 Rolling Mode is Not Functional (Intel® Xeon®

**Processor SP)** 

Problem: With Intel® UPI CRC32 Rolling Mode enabled, Intel® UPI Receiver (Rx) Cyclic

Redundancy Check (CRC) errors may be seen.

Implication: Due to this erratum, when Intel<sup>®</sup> UPI CRC32 Rolling Mode is enabled, Intel<sup>®</sup> UPI Rx

CRC errors may be seen.

Workaround: None. Do not enable Intel® UPI CRC32 setting in BIOS.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX12. IODC Entry 0 Cannot be Masked (Intel<sup>®</sup> Xeon<sup>®</sup> Processor SP)

Problem: The individual I/O Directory Cache (IODC) Entry 0 cannot be masked using

HA\_COH\_CFG\_1, (Bus 1; Devices 11-8; Functions 7-0, Offset 0x11C, bit 0) therefore

Entry 0 is always allocated.

Implication: No functional implications.

Workaround: None.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX13. With eMCA2 Enabled a 3-Strike Might Cause an Unnecessary CATERR#

Instead of Only MSMI (Intel<sup>®</sup> Xeon<sup>®</sup> Processor SP)

Problem: When eMCA2 is enabled to cause an MSMI due to a 3-strike event, a pulsed CATERR#

and MSMI# event may both be observed on the pins.

Implication: When this erratum occurs, an unnecessary CATERR# pulse may be observed.

Workaround: None.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX14. CMCI May Not be Signaled for Corrected Error (Intel® Xeon®

**Processor Scalable Family)** 

Problem: Machine check banks 9, 10, and 11 may not signal CMCI after the first corrected error

is reported in the bank even if the MCi STATUS register has been cleared.

Implication: After the first corrected error is reported in one of the affected machine check banks,

subsequent errors are logged but may not result in a CMCI.

Workaround: It is possible for BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX15. CSRs SVID and SDID Are Not Implemented For Some DDRIO and PCU

**Devices (Intel® Xeon® Processor SP)** 

Problem: The DDRIO (Bus: 3; Device {19,22}; Function {6,7} and Bus: 0; Device: {20,23};

Function: {4,5,6,7};) and PCU (Bus: 3; Device 31; Functions {0,2}) do not implement the Serial Voltage Identification (SVID) (Offset 0x2C) and SDID (Offset 0x2E) CSRs.

Read accesses to these register locations return all zeros.

Implication: Software relying on DDRIO and PCU SVID and SDID Control and Status Register (CSR)

support may not function correctly.

Workaround: None identified. Do not use SVID and SDID for these devices and functions.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX16. Register Broadcast Read From DDRIO May Return a Zero Value (Intel®

**Xeon<sup>®</sup> Processor Scalable Family)** 

Problem: When performing a BIOS broadcast register read to DDRIO a value of zero is always

returned.



Implication: When this erratum occurs, BIOS may not be able to proceed due to always reading a

value of zero.

Workaround: None. Use unicast register read for each instance instead of broadcast register read for

all instances at once.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX17. Cache Monitoring Technology (CMT) Counters May Not Count

Accurately (Intel® Xeon® Processor SP)

Problem: Under complex micro-architectural conditions, the CMT counters may over-count.

Implication: Software relying on CMT registers to enable resource allocation may not operate

correctly. This can lead to reporting of more cachelines used than the cache supports or the counter wrapping and returning a too small value. WBINVD may not result in the CMT counters being zeroed. Intel has not observed this erratum in commercially

available software.

Workaround: None.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX18. CAT Might Not Restrict Cacheline Allocation Under Certain Conditions

(Intel® Xeon® Processor Scalable Family)

Problem: Under certain micro-architectural conditions involving heavy memory traffic, cachelines

may fill outside the allocated L3 CBM associated with the current CLOS.

Implication: CAT may appear less effective at protecting certain classes of applications, including

cache-sensitive workloads than on previous platforms.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX19. PCIe\* Corrected Error Threshold Does Not Consider Overflow Count

When Incrementing Error Counter (Intel® Xeon® Processor SP)

Problem: The PCIe\* corrected error counter feature does not take the overflow bit in the count

(bit 15 of XPCORERRCOUNTER (Bus; RootBus Device; 0 Function; 0 Offset; 4D0h)) into

account when comparing the count to the threshold in XPCORERRTHRESHOLD.

ERROR\_THRESHOLD. Therefore, users end up with another interrupt once the counter

has rolled over and hit the threshold + 0x8000.

Implication: Due to this erratum, the PCIe\* corrected error signaling may occur even after the error

count has exceeded the corrected error count threshold, not just a single time when reaching the threshold. Intel has not observed this erratum with any commercially

available system.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX20. IIO RAS VPP Hangs During The Warm Reset Test (Intel<sup>®</sup> Xeon<sup>®</sup>

**Processor SP)** 

Problem: When VPPCL bit 0 of VPP\_reset\_Mode (Bus 1; Device 30; Function 5; Offset 0xF0) bit is

set to 0, and the CPU is undergoing reset flow while PCIe\* hot-plug operation is in

process, the Virtual Pin Port (VPP) hot-plug commands may stop responding.

Implication: Due to this erratum, during CPU reset hot-plug commands may not complete.

Workaround: None. Do not set VPP reset mode to zero.

Status: For the steppings affected, see the Summary Tables of Changes.



Intel® UPI CRC Errors and PHY Init Aborts May Be Seen During UPI SKX21.

Slow Mode Training

During a normal cold boot or cold reset,  $Intel^{\textcircled{R}}$  UPI CRC errors and PHY init aborts may be seen due to a random miscalculation of  $Intel^{\textcircled{R}}$  UPI lane skewing during training Problem:

Intel® UPI CRC errors and PHY init aborts may be seen during boot or reset Implication:

Workaround: PLR3 contains a workaround for this issue. Details can be found in the BIOS release

notes.

For the steppings affected, see the Summary Tables of Changes. Status:

SKX22. A Core 3-Strike Event May Be Seen Under Certain Test Conditions

Problem: When running some stress tests and/or related applications, a core 3-strike event may

be seen. This similar three-strike event may also occur when system is at idle.

A core three-strike event may be seen resulting in a system hang and/or a shutdown. Implication:

Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

SKX23. DDR4 Memory Bandwidth May Be Lower Than Expected at 2133 and

1866 Speeds

In some DDR4 memory configurations running 2133 or 1866, lower than expected Problem:

memory bandwidth may be seen. When running at these speeds, there may also be a

possibility of seeing socket-to-socket variation in performance as well.

DDR4 Memory Bandwidth may be lower than expected at 2133 and 1866 speeds. Implication:

Workaround: Intel $^{(\!R\!)}$  Xeon $^{(\!R\!)}$  processor scalable family-based platform BIOS 132R08 contains a workaround for this issue.

For the steppings affected, see the Summary Tables of Changes. Status:

SKX24. Lower Than Expected Performance May Be Seen With Certain Intel®

**AVX-512 Workloads** 

Under certain Intel® AVX-512 workloads, the uncore frequency may not scale with Core Problem:

frequency as expected.

Lower than expected performance may be seen under with some Intel® AVX-512 Implication:

workloads.

Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

A System Hang May Be Seen With Some 8S + XNC Type Platform **SKX25.** 

**Configurations** 

A KTI write back credit starvation event may occur in some 8S + XNC platform Problem:

configurations leading to a CHA deadlock. This may eventually cause a system hang.

Implication: A system hang may occur in some 8S + XNC platform configurations.

Workaround: It is possible for BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

Sparing Per-Rank Error Masking Does Not Mask Correctable Errors **SKX26.** 

Problem: The Integrated Memory Controller (iMC) Sparing Per-Rank Error Masking (PREM)

capability does not mask off correctable error logging and signaling as expected.

Due to this erratum, errors will continue to be logged and signaled despite per-rank Implication:

error masking. Per-rank error counters are still masked.

Workaround: None Identified



Status: For the steppings affected, see the Summary Tables of Changes.

**SKX27.** PCIe\* Root Port Electromechanical Interlock Control Register Can Be

Written

Electromechanical Interlock Control (bit 11) in the Slot Control register (B: Root Port; Problem:

D: 0-3; F: 0 bits offset 0x18) in the PCIe\* Capability table should be read-only and

always return 0. Due to this erratum, this register can be written.

Writes to this bit can cause later reads to return the written value. However, this has no Implication:

other effect on functionality.

Workaround: None Identified.

For the steppings affected, see the Summary Tables of Changes. Status:

Live Error Recovery Feature Being Disabled Is Not Getting Reflected in **SKX28.** 

**PXP2CAP Value** 

Problem: When Live Error Recovery (LER) feature is disabled, the LER capability register still

remains in the PCIe\* extended header space and is linked to pxp2cap. This register will

indicate that LER feature is available when it is not.

Implication:

Due to this erratum,  $\rm Intel^{(8)}$  Xeon  $\rm ^{(8)}$  (SP) 4100 series and 3100 series CPU SKUs with standard RAS features that have LER disabled may not correctly indicate the status of this feature to software which may indicate the LER capability still exists. Software may incorrectly assume that uncorrectable errors will be downgraded to correctable errors.

Workaround: None Identified.

For the steppings affected, see the Summary Tables of Changes. Status:

**Performance Monitoring M2MEM Counters For Memory Controller** SKX29.

Reads/Writes Are Not Counting Read/Write Retries

Problem: PMON M2MEM counters for read and write events do not account for scrub reads and

scrub writes during the error flow.

Due to this erratum, a mismatch in the counters for Read/Write retries in M2MEM and Implication:

iMC may be observed.

When doing error injection testing, counting reads and writes in the presence of Error Workaround:

Correction Code (ECC) errors will only be precise using the iMC counter, not the M2MEM

counter

Status: For the steppings affected, see the Summary Tables of Changes.

**SKX30.** System Hangs May Occur When IPQ and IRQ Requests Happen at The

**Same Time** 

Problem: When IPQ and IRQ requests happen at the same time, and the IPQ request is starved

due to PAMatch/NotAllowSnoop on a Table of Request ID (TORID) then the IRO request

that is waiting for the TORID's SF/LLC may become invalid.

Due to this erratum, if IPQ and IRQ requests do not need to snoop any cores, then IPQ Implication:

requests may block IRQ requests resulting in a system hang. Intel has only observed

this erratum in a synthetic test environment.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

**SKX31.** Two Intel® UPI Reads From XNC May Lead to a System Hang

If Intel® UPI non-snoop reads are targeted to the prefetchable memory region, then Problem:

two outstanding reads to the same system address can merge into the same prefetch

request.



Implication: Due to this erratum, an eXternal Node Controller (XNC) issuing non-snoop reads to the

prefetchable memory region may result in one of the read's completions being dropped

leading to a system hang.

Workaround: XNCs should not target the prefetchable memory region with Intel® UPI non-snoop

reads.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX32. IIO VPP May Hang During Warm Reset

Problem: When VPP\_Reset\_Mode bit 0 of VPPCTL (Bus 1; Device 30; Function 5; Offset 0xF0) is

set to 0, and there is a PCIe\* hot-plug event in progress, if the processor performs a

warm reset, the VPP hot-plug flow may hang.

Implication: Due to this erratum, the Virtual Pin Port may hang.

Workaround: Do not set VPP\_Reset\_Mode to 0.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX33. Machine Check Events may be logged in banks 9, 10 and 11 that do not

represent actual errors

Problem: In some previous CPU Microcode + BIOS code combinations Machine Check Exceptions

(MCEs) in banks 9, 10 and 11 may be seen. These do not represent actual errors and

normally are processed out by early BIOS execution.

Implication: MCEs may be seen on banks 9, 10 and 11 that represent incorrect error data. These

MCEs have the potential to be forwarded to the OS and may be end-user visible while

not representing actual errors.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX34. Advanced RAS Dynamic Link Width Reduction may not resize the

Intel® UPI link

Problem: The Advanced RAS Dynamic Link Width Reduction feature may not be properly

detected and enabled prior to Intel® UPI initialization.

Implication: Due to this erratum, if there is a hard failure of an Intel® UPI lane at boot time, the

Advanced RAS Dynamic Link Width Reduction feature may not function.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX35. Instruction Fetch May Cause Machine Check if Page Size Was Changed

Without Invalidation

Workaround: This erratum may cause a machine-check error (IA32\_MCi\_STATUS.MCACOD=005H with IA32\_MCi\_STATUS.MSCOD=00FH or IA32\_MCi\_STATUS.MCACOD=0150H with

IA32\_MCi\_STATUS.MSCOD=00FH) on the fetch of an instruction. It applies only if (1) instruction bytes are fetched from a linear address translated using a 4-Kbyte page and cached in the processor; (2) the paging structures are later modified so that these bytes are translated using a large page (2-Mbyte, 4-Mbyte or 1-GByte) with a different Physical Address (PA), memory type (PWT, PCD and PAT bits), or User/Supervisor (U/S) bit; and (3) the same instruction is fetched after the paging structure modification but before software invalidates any TLB entries for the linear region.Due to this erratum an unexpected machine check with error code 0150H with MSCOD 00FH may occur, possibly resulting in a shutdown. This erratum could also lead to unexpected correctable machine check (IA32\_MCi\_STATUS.UC=0) with error code 005H with MSCOD 00FH.Software should not write to a paging-structure entry in a way that would change the page size and either the physical address, memory type or User/Supervisor bit. It can instead use one of the following algorithms: first clear the P flag in the relevant paging-structure entry (for example, PDE); then invalidate any translations for the affected linear addresses; and then modify the relevant paging-structure entry to set the P flag and establish the new page size. An alternative algorithm: first change



the physical page attributes (combination of physical address, memory type and User/ Supervisor bit) in all 4K pages in the affected linear addresses; then invalidate any translations for the affected linear addresses; and then modify the relevant paging-

structure entry to establish the new page size.

Status: For the steppings affected, see the Summary Tables of Changes.

**SKX36. Unexpected DDR ECC Errors May be Seen** 

Problem: The processor may have an incorrectly configured DDR VCCP value, which may lead to

unexpected DDR ECC errors.

Implication: Due to this erratum, unexpected DDR4 ECC errors may occur. Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

SKX37. **Spurious Corrected Errors May be Reported** 

Problem: Due to this erratum, spurious corrected errors may be logged in the IA32\_MC0\_STATUS

Model Specific Register (MSR) (401H) register with the valid field (bit 63) set, the uncorrected error field bit (bit 61) not set, a Model Specific Error Code (bits [31:16]) of 0x0001, and an MCA Error Code (bits [15:0]) of 0x0005. If CMCI is enabled, these

spurious corrected errors also signal interrupts.

Implication: When this erratum occurs, software may see an unusually high rate of reported

corrected errors. As it is not possible to distinguish between spurious and non-spurious

errors, this erratum may interfere with reporting non-spurious corrected errors.

Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

**Dynamic Link Width Reduction May Not Resize the Intel® UPI Link SKX38.** 

The Advanced RAS Dynamic Link Width Reduction feature may not be properly detected and enabled prior to Intel $^{\circledR}$  UPI initialization. Problem:

Implication: If there is a hard failure of a Intel® UPI lane at boot time, then due to this erratum, the

Advanced RAS Dynamic Link Width Reduction feature may not function, allowing the

system to hang.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

**SKX39.** Writing to LT\_LOCK\_MEMORY and LT\_UNLOCK\_MEMORY MSRs

**Simultaneously May Have Inconsistent Results** 

Writing to LT\_LOCK\_MEMORY MSR (2e7H) and to LT\_UNLOCK\_MEMORY MSR (2e6H) Problem:

simultaneously from different physical cores may have inconsistent results. Some of the memory ranges may get locked as requested by the write to LT\_LOCK\_MEMORY MSR while some may get unlocked as requested by the write to LT UNLOCK MEMORY

MSR.

Writing to LT\_LOCK\_MEMORY MSR and to LT\_UNLOCK\_MEMORY MSRs may not operate Implication:

as expected if they are done on different cores simultaneously. Intel has not observed

this erratum in any commercially available system.

Workaround: None identified. Software (BIOS) should write to these MSRs only on the Boot Strap

Processor (BSP).

Status: For the steppings affected, see the Summary Tables of Changes.



SKX40. Masked Bytes in a Vector Masked Store Instructions May Cause Write

**Back of a Cache Line** 

Problem: Vector masked store instructions to Write-Back (WB) memory-type that cross cache

lines may lead to CPU writing back cached data even for cache lines where all of the

bytes are masked.

Implication: The processor may generate writes of un-modified data. This can affect Memory

Mapped I/O (MMIO) or non-coherent agents in the following ways:

1. For MMIO range that is mapped as WB memory type, this erratum may lead to MCE due to writing back data into the MMIO space. This applies only to cross page

vector masked stores where one of the pages is in MMIO range.

2. If the CPU cached data is stale, for example in the case of memory written directly by a non-coherent agent (agent that uses non-coherent writes), this erratum may

lead to writing back stale cached data even if these bytes are masked.

Workaround: Platforms should not map MMIO memory space or non-coherent device memory space as WB memory. If WB is used for MMIO range, software or VMM should not map such

as WB memory. If WB is used for MMIO range, software or VMM should not map such MMIO page adjacent to a regular WB page (adjacent on the linear address space, before or after the I/O page). Memory that may be written by non-coherent agents should be separated by at least 64 bytes from regular memory used for other purposes

(on the linear address space).

Status: For the steppings affected, see the Summary Tables of Changes.

SKX41. ERROR\_N[2:0] Pins May Not be Cleared After a Warm Reset

Problem: The processor's ERROR N[2:0] pins may not be cleared after a warm reset.

Implication: Due to this erratum, the ERROR\_N[2:0] pins may incorrectly indicate a pending error

after a warm reset.

Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

SKX42. CRC Store Operation Corner Case May Result in Hang

Problem: Intel® QuickData Technology Local and Remote CRC Store operations may result in a

Direct Memory Access (DMA) channel hang when the CRC Store transfer size is less

than 32 bytes and the destination offset is not DWORD-aligned.

Implication: Due to this erratum, the processor may hang.

Workaround: Software must configure Intel® QuickData Technology Local and Remote CRC Store

operations to have descriptor destination offset addresses DWORD-aligned.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX43. Atomicity May Not be Preserved When Executing With RTM Enabled

Problem: In multi-socket platforms, in very rare situations, when a thread is executing an

Restricted Transactional Memory (RTM) transaction, the processor may allow a different socket's thread to write to an address used by the RTM transaction, without causing the first thread to abort its transaction. This prevents the first thread's transaction from

completing atomically.

Implication: Loss of atomicity may occur when using RTM.

Workaround: It is possible for BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX44. Intel PCIe\* Slot Presence Detect and Presence Detect Changed Logic

**Not PCIe\* Specification Compliant** 

Problem: When Hot-Plug Surprise is set in the Slot Capabilities register (Bus: RootBus, Dev: 1-3,

Function: 0, Offset: A4h, Bit: 5), the Presence Detect State and Presence Detect Change in the Slot Status register (Bus: RootBus, Dev: 1-3, Function: 0, Offset: A2h),



incorrectly ignores the out-of-band presence detect mechanism and only reflects the

Physical Layer in-band presence detect mechanism.

Due to this erratum, if the Hot-Plug Surprise bit is set in the Slot Capabilities register, Implication:

software will not be able to detect the presence of an adapter inserted while a slot is powered down. Therefore, Hot-Plug Surprise must only be set in configurations where

the slot power is always enabled.

Workaround: None Identified.

For the steppings affected, see the Summary Tables of Changes. Status:

In Patrol Scrub System Address Mode, Address is Not Loaded from **SKX45.** 

**CSRs After Re-enable** 

Problem: The patrol scrub starting address registers [scrubaddresshi (Bus 2; Devices 12, 10;

Function 0; Offset 910) and scrubaddresslo Bus 2; Devices 12, 10; Function 0; Offset 90c] should indicate when the first memory address from which patrol logic should start scrubs [when scrubctl.startscrub (Bus 2; Devices 12, 10; Function 0; Offset 914; Bit 24) is set]. Due to this erratum, after patrol is disabled, if the patrol scrub engine is re-enabled in System Address Mode with scrubctl.startscrub set, the patrol scrubbing engine may ignore the starting address registers. Re-enabling patrol after S3 exit or

other warm reset event is not impacted by this.

Implication: Due to this erratum, when configured in system address mode, patrol scrubs will not

start from the address specified in the starting address registers. This may cause certain memory lines to be scrubbed more or less frequently than expected. Intel has not seen this erratum to affect the operation of any commercially available software.

Workaround: None identified. Contact your Intel representative for details of possible mitigations.

Status: For the steppings affected, see the Summary Tables of Changes.

Intel® Processor Trace (Intel® PT) TIP.PGD May Not Have Target IP **SKX46.** 

**Payload** 

Problem:

When  $Intel^{\circledR}$  PT is enabled and a direct unconditional branch clears IA32\_RTIT\_STATUS.FilterEn (MSR 571H, bit 0), due to this erratum, the resulting Target IP Packet, Packet Generation Disable (TIP.PGD) may not have an IP payload with

the target IP.

It may not be possible to tell which instruction in the flow caused the TIP.PGD using Implication:

only the information in trace packets when this erratum occurs.

The Intel® PT trace decoder can compare direct unconditional branch targets in the Workaround:

source with the FilterEn address range(s) to determine which branch cleared FilterEn.

For the steppings affected, see the Summary Tables of Changes. Status:

SKX47. The Corrected Error Count Overflow Bit in IA32 MC0 STATUS is Not

**Updated When The UC Bit is Set** 

After a UC (uncorrected) error is logged in the IA32\_MC0\_STATUS MSR (401H), Problem:

corrected errors will continue to be counted in the lower 14 bits (bits 51:38) of the Corrected Error Count. Due to this erratum, the sticky count overflow bit (bit 52) of the

Corrected Error Count will not get updated when the UC bit (bit 61) is set to 1.

The Corrected Error Count Overflow indication will be lost if the overflow occurs after an Implication:

uncorrectable error has been logged.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

**SKX48. SMRAM State-Save Area Above the 4 GB Boundary May Cause** 

**Unpredictable System Behavior** 

If BIOS uses the RSM instruction to load the SMBASE register with a value that would Problem:

cause any part of the SMRAM state-save area to have an address above 4-GBytes,



subsequent transitions into and out of System-Management Mode (SMM) may save and

restore processor state from incorrect addresses.

Implication: This erratum may cause unpredictable system behavior. Intel has not observed this

erratum with any commercially available system.

Workaround: Ensure that the SMRAM state-save area is located entirely below the 4 GB address

boundary.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX49. POPCNT Instruction May Take Longer to Execute Than Expected

Problem: POPCNT instruction execution with a 32 or 64-bit operand may be delayed until

previous non-dependent instructions have executed.

Implication: Software using the POPCNT instruction may experience lower performance than

expected.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX50. Load Latency Performance Monitoring Facility May Stop Counting

Problem: The performance monitoring events MEM TRANS RETIRED.LOAD LATENCY \* (Event

CDH; UMask 01H; any latency) count load instructions whose latency exceed a predefined threshold, where the loads are randomly selected using the Load Latency facility (PEBS extension). However due to this erratum, load latency facility may stop counting load instructions when Intel<sup>®</sup> Hyper-Threading Technology (Intel<sup>®</sup> HT

Technology) is enabled.

Implication: Counters programmed with the affected events stop incrementing and do not generate

PEBS records.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX51. Intel® PT PSB+ Packets May be Omitted on a C6 Transition

Problem: An Intel<sup>®</sup> PT Packet Stream Boundary+ (PSB+) set of packets may not be generated as

expected when IA32\_RTIT\_STATUS.PacketByteCnt[48:32] (MSR 0x571) reaches the PSB threshold and a logical processor C6 entry occurs within the following one KByte of

trace output.

Implication: After a logical processor enters C6, Intel® PT output may be missing PSB+ sets of

packets.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX52. Performance Monitoring Counters May Undercount When Using CPL

**Filtering** 

Problem: Performance Monitoring counters configured to count only OS or only USR events (by

setting only one of bits 16 or 17 in IA32\_PERFEVTSELx) may undercount for a short cycle period of typically less than 100 processor clock cycles after the processor transitions to a new CPL. Events affected may include those counting CPL transitions

(by additionally setting the edge-detect bit 18 in IA32 PERFEVTSELx).

Implication: Due to this erratum, Performance Monitoring counters may report counts lower than

expected.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.



SKX53. **Incorrect Branch Predicted Bit in BTS/BTM Branch Records** 

Problem: Branch Trace Store (BTS) and Branch Trace Message (BTM) send branch records to the

Debug Store management area and system bus, respectively. The Branch Predicted bit (bit 4 of eighth byte in BTS/BTM records) should report whether the most recent branch was predicted correctly. Due to this erratum, the Branch Predicted bit may be incorrect.

Implication: BTS and BTM cannot be used to determine the accuracy of branch prediction.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

**SKX54.** DR6.B0-B3 May Not Report All Breakpoints Matched When a MOV/POP

SS is Followed by a Store or an MMX Instruction

Problem: Normally, data breakpoints matches that occur on a MOV SS, r/m or POP SS will not

cause a debug exception immediately after MOV/POP SS but will be delayed until the instruction boundary following the next instruction is reached. After the debug exception occurs, DR6.B0-B3 bits will contain information about data breakpoints matched during the MOV/POP SS as well as breakpoints detected by the following instruction. Due to this erratum, DR6.B0-B3 bits may not contain information about data breakpoints matched during the MOV/POP SS when the following instruction is either an MMX instruction that uses a memory addressing mode with an index or a

store instruction.

Implication: When this erratum occurs, DR6 may not contain information about all breakpoints

matched. This erratum will not be observed under the recommended usage of the MOV SS,r/m or POP SS instructions (for example, following them only with an instruction

that writes (E/R)SP).

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

**SKX55.** Performance Monitoring Load Latency Events May Be Inaccurate For

**Gather Instructions** 

Problem: The performance monitoring events MEM\_TRANS\_RETIRED.LOAD\_LATENCY\_\* (Event

CDH; UMask 01H; any latency) count load instructions whose latency exceed a predefined threshold, where the loads are randomly selected using the load latency facility (an extension of PEBS). However, due to this erratum, these events may count

incorrectly for VGATHER\*/VPGATHER\* instructions.

Implication: The Load Latency Performance Monitoring events may be Inaccurate for Gather

instructions.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

**SKX56.** VM Exit May Set IA32 EFER.NXE When IA32 MISC ENABLE Bit 34 is

Set to 1

Problem: When "XD Bit Disable" in the IA32\_MISC\_ENABLE MSR (1A0H) bit 34 is set to 1, it

should not be possible to enable the "execute disable" feature by setting IA32 EFER.NXE. Due to this erratum, a VM exit that occurs with the 1-setting of the "load IA32\_EFER" VM-exit control may set IA32\_EFER.NXE even if IA32\_MISC\_ENABLE bit 34 is set to 1. This erratum can occur only if IA32\_MISC\_ENABLE bit 34 was set by

guest software in Virtual Machine Extension (VMX) non-root operation.

Software in VMX root operation may execute with the "execute disable" feature enabled Implication:

despite the fact that the feature should be disabled by the IA32\_MISC\_ENABLE MSR.

Intel has not observed this erratum with any commercially available software.

A virtual-machine monitor should not allow guest software to write to the IA32\_MISC\_ENABLE MSR. Workaround: A

Status: For the steppings affected, see the Summary Tables of Changes.



SKX57. x87 FPU Exception (#MF) May be Signaled Earlier Than Expected

Problem: x87 instructions that trigger #MF normally service interrupts before the #MF. Due to

this erratum, if an instruction that triggers #MF is executing when an Enhanced Intel SpeedStep $^{\circledR}$  Technology transitions, an Intel $^{\circledR}$  Turbo Boost Technology transitions, or a Thermal Monitor event occurs, the #MF may be taken before pending interrupts are

serviced.

Implication: Software may observe #MF being signaled before pending interrupts are serviced.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

**CPUID TLB Associativity Information is Inaccurate SKX58.** 

CPUID leaf 2 (EAX=02H) TLB information inaccurately reports that the shared second-Problem:

Level TLB is 6-way set associative (value C3H), although it is 12-way set associative.

Other information reported by CPUID leaf 2 is accurate.

Implication: Software that uses CPUID shared second-level TLB associativity information for value

C3H may operate incorrectly. Intel has not observed this erratum to impact the

operation of any commercially available software.

None identified. Software should ignore the shared second-Level TLB associativity information reported by CPUID for the affected processors. Workaround:

For the steppings affected, see the Summary Tables of Changes. Status:

**SKX59. Vector Masked Store Instructions May Cause Write Back of Cache Line** 

Where Bytes Are Masked

Vector masked store instructions to WB memory-type that cross cache lines may lead Problem:

to CPU writing back cached data even for cache lines where all of the bytes are

masked.

This can affect MMIO or non-coherent agents in the following ways:

1. For MMIO range that is mapped as WB memory type, this erratum may lead to MCE

due to writing back data into the MMIO space. This applies only to cross page vector masked stores where one of the pages is in MMIO range.

2. If the CPU cached data is stale, for example in the case of memory written directly

by a non-coherent agent (agent that uses non-coherent writes), this erratum may

lead to writing back stale cached data even if these bytes are masked.

CPU may generate writes into MMIO space which lead to MCE, or may write stale data Implication:

into memory also written by non-coherent agents.

It is recommended not to map MMIO range as WB. If WB is used for MMIO range, OS or Workaround:

VMM should not map such MMIO page adjacent to a regular WB page (adjacent on the linear address space, before or after the I/O page). Memory that may be written by non-coherent agents should be separated by at least 64 bytes from regular memory used for other purposes (on the linear address space).

Status: For the steppings affected, see the Summary Tables of Changes.

**SKX60.** Incorrect FROM IP Value For an RTM Abort in BTM or BTS May be

Observed

Problem: During RTM operation when branch tracing is enabled using BTM or BTS, the incorrect

EIP value (From IP pointer) may be observed for an RTM abort.

Due to this erratum, the From IP pointer may be the same as that of the immediately Implication:

preceding taken branch.

Workaround: None identified.



**SKX61. MOVNTDOA From WC Memory May Pass Earlier Locked Instructions** 

An execution of (V)MOVNTDQA (streaming load instruction) that loads from WC Problem:

memory may appear to pass an earlier locked instruction to a different cache line.

Software that expects a lock to fence subsequent (V)MOVNTDQA instructions may not Implication:

operate properly.

Software should not rely on a locked instruction to fence subsequent executions of Workaround:

MOVNTDQA. Software should insert an MFENCE instruction if it needs to preserve order

between streaming loads and other memory operations.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX62. **#GP on Segment Selector Descriptor that Straddles Canonical** 

**Boundary May Not Provide Correct Exception Error Code** 

Problem: During a General Protection Exception (#GP), the processor pushes an error code on to

the exception handler's stack. If the segment selector descriptor straddles the

canonical boundary, the error code pushed onto the stack may be incorrect.

Implication: An incorrect error code may be pushed onto the stack. Intel has not observed this

erratum with any commercially available software.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

Intel® PT OVF Packet May be Lost if Immediately Preceding a SKX63.

**TraceStop** 

If an Intel® PT internal buffer overflow occurs immediately before software executes a Problem:

taken branch or event that enters an Intel® PT TraceStop region, the Overflow (OVF)

packet may be lost.

The trace decoder will not see the OVF packet, nor any subsequent packets (for Implication:

example, TraceStop) that were lost due to overflow.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

The Intel® PT CR3 Filter is Not Re-evaluated on VM Entry **SKX64.** 

On a VMRESUME or VMLAUNCH with both TraceEn[0] and CR3Filter[7] in IA32\_RTIT\_CTL (MSR 0570H) set to 1 both before the VM Entry and after, the new value of CR3 is not compared with IA32\_RTIT\_CR3\_MATCH (MSR 0572H). Problem:

The Intel® PT CR3 filtering mechanism may continue to generate packets despite a Implication:

mismatching CR3 value, or may fail to generate packets despite a matching CR3, as a result of an incorrect value of IA32 RTIT STATUS.ContextEn[1] (MSR 0571H) that

results from the failure to re-evaluate the CR3 match on VM entry.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

**BNDLDX and BNDSTX May Not Signal #GP on Non-Canonical Bound SKX65.** 

**Directory Access** 

Problem: BNDLDX and BNDSTX instructions access the bound's directory and table to load or

store bounds. These accesses should signal #GP (general protection exception) when the address is not canonical (in other words, bits 48 to 63 are not the sign extension of bit 47). Due to this erratum, #GP may not be generated by the processor when a non-canonical address is used by BNDLDX or BNDSTX for their bound directory memory

access.

Implication: Intel has not observed this erratum with any commercially available software.

Workaround: Software should use canonical addresses for bound directory accesses.



Status: For the steppings affected, see the Summary Tables of Changes.

SKX66. Performance Monitor Event For Outstanding Offcore Requests May be

**Incorrect** 

Problem: The performance monitor event OFFCORE\_REQUESTS\_OUTSTANDING (Event 60H, any

Umask Value) should count the number of offcore outstanding transactions each cycle.

Due to this erratum, the counts may be higher or lower than expected.

Implication: The performance monitor event OFFCORE\_REQUESTS\_OUTSTANDING may reflect an

incorrect count.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX67. Branch Instructions May Initialize Intel® MPX Bound Registers

**Incorrectly** 

Problem: Depending on the current Intel<sup>®</sup> Memory Protection Extensions (Intel<sup>®</sup> MPX)

configuration, execution of certain branch instructions (near CALL, near RET, near JMP, and Jcc instructions) without a BND prefix (F2H) initialize the Intel<sup>®</sup> MPX bound registers. Due to this erratum, execution of such a branch instruction on a user-mode page may not use the Intel<sup>®</sup> MPX configuration register appropriate to the current privilege level (BNDCFGU for CPL 3 or BNDCFGS otherwise) for determining whether to initialize the bound registers; it may thus initialize the bound registers when it should

not, or fail to initialize them when it should.

Implication: After a branch instruction on a user-mode page has executed, a Bound-Range (#BR)

exception may occur when it should not have or a #BR may not occur when one should

have.

Workaround: If supervisor software is not expected to execute instructions on user-mode pages,

software can avoid this erratum by setting CR4.SMEP[bit 20] to enable Supervisor-Mode Execution Prevention (SMEP). If SMEP is not available or if supervisor software is expected to execute instructions on user-mode pages, no workaround is identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX68. A Spurious APIC Timer Interrupt May Occur After Timed MWAIT

Problem: Due to this erratum, a Timed MWAIT that completes for a reason other than the Time-

stamp Counter reaching the target value may be followed by a spurious APIC timer interrupt. This erratum can occur only if the APIC timer is in TSC-deadline mode and

only if the mask bit is clear in the LVT Timer Register.

Implication: Spurious APIC timer interrupts may occur when the APIC timer is in TSC-deadline

mode.

Workaround: TSC-deadline timer interrupt service routines should detect and deal with spurious

interrupts.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX69. Writing a Non-Canonical Value to an LBR MSR Does Not Signal a #GP

When Intel® PT Is Enabled

Problem: If Intel® PT is enabled, WRMSR will not cause a general-protection exception (#GP) on

an attempt to write a non-canonical value to any of the following MSRs:

MSR\_LASTBRANCH\_{0 - 31}\_FROM\_IP (680H - 69FH)

MSR\_LASTBRANCH\_{0 - 31}\_TO\_IP (6C0H - 6DFH)

MSR\_LASTBRANCH\_FROM\_IP (1DBH)

• MSR\_LASTBRANCH\_TO\_IP (1DCH)

MSR\_LASTINT\_FROM\_IP (1DDH)



• MSR LASTINT TO IP (1DEH)

Instead the same behavior will occur as if a canonical value had been written. Specifically, the WRMSR will be dropped and the MSR value will not be changed.

Due to this erratum, an expected #GP may not be signaled. Implication:

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

VM Entry That Clears TraceEn May Generate a FUP SKX70.

If VM entry clears Intel® PT IA32\_RTIT\_CTL.TraceEn (MSR 570H, bit 0) while PacketEn Problem:

is 1 then a Flow Update Packet (FUP) will precede the TIP.PGD. VM entry can clear TraceEn if the VM-entry MSR-load area includes an entry for the IA32 RTIT CTL MSR.

Implication: When this erratum occurs, an unexpected FUP may be generated that creates the

appearance of an asynchronous event taking place immediately before or during the

VM entry.

Workaround: The Intel<sup>®</sup> PT trace decoder may opt to ignore any FUP whose IP matches that of a VM

entry instruction.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX71. Reading Some C-state Residency MSRs May Result in Unpredictable

**System Behavior** 

Problem: Under complex microarchitectural conditions, **MSR** of read

MSR\_CORE\_C3\_RESIDENCY MSR (3FCh), MSR\_CORE\_C6\_RESIDENCY MSR (3FDh), or MSR CORE C7 RESIDENCY MSR (3FEh) may result in unpredictable system behavior.

Implication: Unexpected exceptions or other unpredictable system behavior may occur.

Workaround: It is possible for BIOS to contain a workaround for this erratum. For the steppings affected, see the Summary Tables of Changes. Status:

SKX72. **Processor May Hang When Executing Code In an HLE Transaction** 

Region

Under certain conditions, if the processor acquires an Hardware Lock Elision (HLE) lock Problem:

> via the XACOUIRE instruction in the Host Physical Address range between 40000000H and 403FFFFFH, it may hang with an internal timeout error (MCACOD 0400H) logged

into IA32\_MCi\_STATUS.

Implication: Due to this erratum, the processor may hang after acquiring a lock via XACQUIRE.

Workaround: BIOS can reserve the host physical address ranges of 40000000H and 403FFFFFH (for example, map it as UC/MMIO). Alternatively, the Virtual Machine Monitor (VMM) can reserve that address range so no guest can use it. In non-virtualized systems, the OS

can reserve that memory space.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX73. IDI\_MISC Performance Monitoring Events May be Inaccurate

IDI\_MISC.WB DOWNGRADE Problem: IDI\_MISC.WB\_UPGRADE and

monitoring events (Event FEH; UMask 02H and 04H) counts cache lines evicted from the L2 cache. Due to this erratum, the per logical processor count may be incorrect when both logical processors on the same physical core are active. The aggregate

count of both logical processors is not affected by this erratum.

Implication: IDI MISC performance monitoring events may be inaccurate.

Workaround: None identified.



Intel® PT CYC Packets Can be Dropped When Immediately Preceding **SKX74.** 

Problem: Due to a rare micro-architectural condition, generation of an Intel® PT Packet Stream

Boundary (PSB) packet can cause a single Cycle Count (CYC) packet, possibly along

with an associated Mini Time Counter (MTC) packet, to be dropped.

An Intel<sup>®</sup> PT decoder that is using CYCs to track time or frequency will get an improper Implication:

value due to the lost CYC packet.

Workaround:

If an Intel $^{\circledR}$  PT decoder is using CYCs and MTCs to track frequency, and either the first MTC following a PSB shows that an MTC was dropped, or the CYC value appears to be 4095 cycles short of what is expected, the CYC value associated with that MTC should not be used. The decoder should wait for the next MTC before measuring frequency

Status: For the steppings affected, see the Summary Tables of Changes.

Intel® PT VM-entry Indication Depends on The Incorrect VMCS Control SKX75.

An Intel<sup>®</sup> PT Paging Information Packet (PIP), which includes indication of entry into Problem:

non-root operation, will be generated on VM-entry as long as the "Conceal VMX in 19) Secondary (bit in Execution field (IA32\_VMX\_PROCBASED\_CTLS2, MSR 048BH) is clear. This diverges from expected behavior, since this PIP should instead be generated only with a zero value of the "Conceal VMX entries from Intel® PT" field (Bit 17) in the Entry Control register

(IA32 VMX ENTRY CTLS MSR 0484H).

An Intel<sup>®</sup> PT trace may incorrectly expose entry to non-root operation. Implication:

Workaround: A VMM should always set both the "Conceal VMX entries from Intel® PT" field in the Entry Control register and the "Conceal VMX in Intel® PT" in the Secondary Execution

Control register to the same value.

For the steppings affected, see the Summary Tables of Changes. Status:

SKX76. System May Hang Due to Lock Prefixes on Instructions That Access

IIO's MMCFG

Problem: If a core uses a lock prefix on an access to an IIO's MMCFG space, then it may lead to

a hang if that same IIO has a pending level-triggered interrupt.

The system may hang and cause a log a machine check timeout if issuing lock prefixes Implication:

on MMCFG accesses.

Workaround: Do not use lock prefixes on accesses to MMCFG lines.

For the steppings affected, see the Summary Tables of Changes. Status:

SKX77. **MBA Read After MSR Write May Return Incorrect Value** 

Problem: The MBA feature defines a series of MSRs (0xD50-0xD57) to specify MBA Delay Values

per CLOS, in the IA32\_L2\_QoS\_Ext\_BW\_Thrtl\_n MSR range. Certain values when written then read back may return an incorrect value in the MSR. Specifically, values greater than or equal to 10 (decimal) and less than 39 (decimal) written to the MBA

Delay Value (Bits [15:0]) may be read back as 10%.

The values written to the registers will be applied; however, software should be aware Implication:

that an incorrect value may be returned.

Workaround: None identified.



In eMCA2 Mode, When The Retirement Watchdog Timeout Occurs SKX78.

**CATERR# May be Asserted** 

A Retirement Watchdog Timeout (MCACOD = 0x0400) in Enhanced MCA2 (eMCA2) Problem:

mode will cause the CATERR# pin to be pulsed in addition to an MSMI# pin assertion. In addition, a Machine Check Abort (#MC) will be pended in the cores along with the

MSMI.

Implication: Due to this erratum, systems that expect to only see MSMI# will also see CATERR#

pulse when a Retirement Watchdog Timeout occurs. The CATERR# pulse can be safely

ignored.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

**MBA May Incorrectly Throttle All Threads SKX79.** 

When one logical processor is disabled, the MBA feature may select an incorrect MBA Problem:

throttling value to apply to the core. A disabled logical processor may behave as though the CLOS field in its associated IA32\_PQR\_ASSOC MSR (0xC8F) is set to zero (appearing to be set to CLOS[0]). When this occurs, the MBA throttling value

associated with CLOS[0] may be incorrectly applied to both threads on the core.

Implication: When Intel® HT Technology is disabled or one logical thread on the core is disabled, the

disabled thread is interpreted to have CLOS=0 set in its IA32 PQR ASSOC MSR by hardware, which affects the calculation for the actual throttling value applied to the core. When this erratum occurs, the MBA throttling value associated with a given core

may be incorrect.

Workaround: To work around this erratum, CLOS[0] should not be used if any logical cores are

disabled. Alternately, software may leave all threads enabled.

For the steppings affected, see the Summary Tables of Changes. Status:

VCVTPS2PH To Memory May Update MXCSR in The Case of a Fault on SKX80.

The Store

Problem: Execution of the VCVTPS2PH instruction with a memory destination may update the

> MXCSR exceptions flags (bits [5:0]) if the store to memory causes a fault (for example, #PF) or VM exit. The value written to the MXCSR exceptions flags is what would have

been written if there were no fault.

Implication: Software may see exceptions flags set in MXCSR, although the instruction has not

successfully completed due to a fault on the memory operation. Intel has not observed

this erratum to affect any commercially available software.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

Intel® PT May Drop All Packets After an Internal Buffer Overflow **SKX81.** 

Due to a rare micro-architectural condition, an Intel® PT Table of Physical Addresses Problem:

(ToPA) entry transition can cause an internal buffer overflow that may result in all trace

packets, including the OVF packet, being dropped.

When this erratum occurs, all trace data will be lost until either Intel® PT is disabled Implication:

and re-enabled via IA32 RTIT CTL.TraceEn [bit 0] (MSR 0570H) or the processor

enters and exits a C6 or deeper C state.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

**SKX82.** Non-Zero Values May Appear in ZMM Upper Bits After SSE Instructions

Problem: Under complex micro-architectural conditions, a VGATHER instruction with ZMM16-31

destination register followed by an SSE instruction in the next 4 instructions, may



cause the ZMM register that is aliased to the SSE destination register to have non-zero values in bits 256-511. This may happen only when ZMM0-15 bits 256-511 are all zero, and there are no other instructions that write to ZMM0-15 in between the VGATHER and the SSE instruction. Subsequent SSE instructions that write to the same register will reset the affected upper ZMM bits and XSAVE will not expose these ZMM values as long as no other Intel<sup>®</sup> Advanced Vector Extensions 2 (Intel<sup>®</sup> AVX2) instruction writes to ZMM0-15. This erratum will not occur in software that uses VZEROUPPER between Intel® AVX instructions and SSE instructions as recommended in the SDM.

Implication: Due to this erratum, an unexpected value may appear in a ZMM register aliased to an

SSE destination. Software may observe this value only if the ZMM register aliased to the SSE instruction destination is used and VZEROUPPER is not used between Intel and SSE instructions. Intel has not observed this erratum with any commercially available

software.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

**SKX83. ZMM/YMM Registers May Contain Incorrect Values** 

Problem: Under complex micro-architectural conditions values stored in ZMM and YMM registers

may be incorrect.

Due to this erratum, YMM and ZMM registers may contain an incorrect value. Intel has Implication:

not observed this erratum with any commercially available software.

Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

**SKX84.** When Virtualization Exceptions are Enabled, EPT Violations May

**Generate Erroneous Virtualization Exceptions** 

Problem: An access to a Guest-Physical Address (GPA) may cause an EPT-violation VM exit. When

the "EPT-violation #VE" VM-execution control is 1, an EPT violation may cause a #VE instead of a VM exit. Due to this erratum, an EPT violation may erroneously cause a #VE when the "suppress #VE" bit is set in the EPT paging-structure entry used to map the GPA being accessed. This erratum does not apply when the "EPT-violation #VE" VM-execution control is 0 or when delivering an event through the IDT. This erratum applies only when the GPA in CR3 is used to access the root of the guest pagingstructure hierarchy (or, with PAE paging, when the GPA in a PDPTE is used to access a

page directory).

When using PAE paging mode, an EPT violation that should cause an VMexit in the VMM Implication:

may instead cause a VE# in the guest. In other paging modes, in addition to delivery of the erroneous #VE, the #VE may itself cause an EPT violation, but this EPT violation

will be correctly delivered to the VMM.

Workaround: A VMM may support an interface that guest software can invoke with the VMCALL

instruction when it detects an erroneous #VE.

Status: For the steppings affected, see the Summary Tables of Changes.

Intel<sup>®</sup> PT ToPA Tables Read From Non-Cacheable Memory During an Intel<sup>®</sup> TSX Transaction May Lead to Processor Hang SKX85.

If an Intel® PT ToPA table is placed in Uncacheable (UC) or Uncacheable Speculative Problem:

Write Combining (USWC) memory, and a ToPA output region is filled during an Intel<sup>®</sup> Transactional Synchronization Extensions (Intel<sup>®</sup> TSX) transaction, the resulting ToPA

table read may cause a processor hang.

Placing Intel<sup>®</sup> PT ToPA tables in non-cacheable memory when Intel<sup>®</sup> TSX is in use may Implication:

lead to a processor hang.

Workaround: None identified. Intel® PT ToPA tables should be located in WB memory if Intel® TSX is



Status: For the steppings affected, see the Summary Tables of Changes.

**SKX86.** Performing an XACQUIRE to an Intel® PT ToPA Table May Lead to

**Processor Hang** 

If an XACQUIRE lock is performed to the address of an Intel® PT ToPA table, and that Problem:

table is later read by the CPU during the HLE transaction, the processor may hang.

Implication: Accessing ToPA tables with XACQUIRE may result in a processor hang.

Workaround: None identified. Software should not access ToPA tables using XACQUIRE. An OS or

hypervisor may wish to ensure all application or guest writes to ToPA tables to take page faults or EPT violations.

For the steppings affected, see the Summary Tables of Changes. Status:

Use of VMX TSC scaling or TSC offsetting will result in corrupted Intel® SKX87.

PT packets

Problem:

When  $\rm Intel^{\it \it \'e}$  PT is enabled within a VMW guest, and Time Stamp Counter (TSC) offsetting or TSC scaling is enabled for that guest, by setting primary processor-based execution control bit 3 or secondary processor-based execution control bit 25, respectively, in the VMCS for that guest, any TMA (TSC/MTC Alignment) packet generated will have corrupted values in the Core Timer Copy (CTC) and FastCounter fields. Additionally, the corrupted TMA packet will be followed by a bogus data byte.

An Intel® PT decoder will be confused when using the TMA packet to align cycle time Implication:

with wall-clock time. The byte that follows the TMA will likely cause a decoder error for

an unexpected or unrecognized packet.

Workaround: None identified. If a TMA packet with any reserved payload bits set is encountered by

an Intel<sup>®</sup> PT decoder it should be ignored, along with the byte that immediately follows it. Alternatively, Intel<sup>®</sup> PT users may opt to disable MTC and TMA packets by clearing IA32\_RTIT\_CTL.MTCEn[bit 9].

For the steppings affected, see the Summary Tables of Changes. Status:

Using Intel® TSX Instructions May Lead to Unpredictable System **SKX88.** 

**Behavior** 

Problem: Under complex micro-architectural conditions, software using Intel® TSX may result in

unpredictable system behavior. Intel has only seen this under synthetic testing conditions. Intel is not aware of any commercially available software exhibiting this

behavior.

Implication: Due to this erratum, unpredictable system behavior may occur. Workaround: It is possible for BIOS to contain a workaround for this erratum. For the steppings affected, see the Summary Tables of Changes. Status:

SKX89. Viral Mode of Error Containment (R\_CPU07) may not properly handle

data corruption containment as intended

Problem: Viral error notifications may not properly propagate to all other CPU agents (Intel® UPI,

CHA, M2MEM, IIO, and so forth).

Implication: Due to this erratum, data corruption containment may not be guaranteed.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

Performance Monitoring General Purpose Counter 3 May Contain SKX90.

**Unexpected Values** 

When Restricted Transactional Memory (RTM) is supported (CPUID.07H.EBX.RTM [bit Problem:

11] = 1) and when TSX FORCE ABORT=0, Performance Monitor Unit (PMU) general purpose counter three (IA32\_PMC3, MSR C4H and IA32\_A\_PMC3, MSR 4C4H) may



contain unexpected values. Further, IA32 PREFEVTSEL3 (MSR 189H) may also contain

unexpected configuration values.

Due to this erratum, software that uses PMU general purposes counter three may read Implication:

an unexpected count and configuration.

Workaround:

Software can avoid this erratum by writing 1 to bit 0 of TSX\_FORCE\_ABORT (MSR 10FH) which will cause all Restricted Transactional Memory (RTM) transactions to abort with EAX code 0. TSX\_FORCE\_ABORT MSR is available when CPUID.07H.EDX[bit in the content of the

13]=1.

Status: For the steppings affected, see the Summary Tables of Changes.

**SKX91.** Performance in an 8sg System May Be Lower Than Expected

Problem: In 8sg (8-socket glueless) systems, certain workloads may generate a significant

stream of accesses to remote nodes, leading to unexpected congestion in the

processor's snoop responses.

Due to this erratum, 8sq system performance may be lower than expected. Implication:

Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

**SKX92.** Memory May Continue to Throttle after MEMHOT# De-assertion

When MEMHOT# is asserted by an external agent, the CPU may continue to throttle Problem:

memory after MEMHOT# de-assertion.

Implication: When this erratum occurs, memory throttling occurs even after de-assertion of

MEMHOT#.

Workaround: It is possible for the BIOS to contain a workaround for this erratum. For the steppings affected, see the Summary Tables of Changes. Status:

**SKX93. Unexpected Uncorrected Machine Check Errors May Be Reported** 

In rare micro-architectural conditions, the processor may report unexpected machine Problem:

check errors. When this erratum occurs, IA32 MC0 STATUS (MSR 401H) will have the valid bit set (bit 63), the uncorrected error bit set (bit 61), a model specific error code

of 03H (bits [31:16]) and an MCA error code of 05H (bits [15:0]).

Due to this erratum, software may observe unexpected machine check exceptions. Implication:

Workaround: It is possible for the BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

SKX94. Intel® PT Trace May Silently Drop Second Byte of CYC Packet

Problem: Due to a rare micro-architectural condition, the second byte of a 2-byte Cycle Count

(CYC) packet may be dropped without an OVF packet.

Implication: A trace decoder may signal a decode error due to the lost trace byte.

Workaround: None identified. A mitigation is available for this erratum. If a decoder encounters a

multi-byte CYC packet where the second byte has bit 0 (Ext) set to 1, it should assume that 4095 cycles have passed since the prior CYC packet, and it should ignore the first

byte of the CYC and treat the second byte as the start of a new packet.

For the steppings affected, see the Summary Tables of Changes. Status:

**SKX95.** Setting Performance Monitoring IA32\_PERF\_GLOBAL\_STATUS\_SET

MSR Bit 63 May Not #GP

Bit 63 of IA32\_PERF\_GLOBAL\_STATUS\_SET MSR (391H) is reserved. Due to this Problem:

erratum, setting the bit will not result in General Protection Fault (#GP).

Software that attempts to set bit 63 of IA32 PERF GLOBAL STATUS SET MSR does Implication:

not generate #GP. There are no other system implications to this behavior.



Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX96. Branch Instruction Address May be Incorrectly Reported on Intel®

TSX Abort When Using Intel® MPX

Problem: When using Intel® MPX, an Intel® TSX transaction abort will occur in case of legacy

branch (that causes bounds registers INIT) when at least one Intel<sup>®</sup> MPX bounds register was in a NON-INIT state. On such an abort, the branch Instruction address should be reported in the FROM\_IP field in the Last Branch Records (LBR), BTS and BTM as well as in the Flow Update Packets (FUP) source IP address for Intel<sup>®</sup> PT. Due to this erratum, the FROM\_IP field in LBR/BTS/BTM, as well as the Flow Update Packets (FUP) source IP address that correspond to the Intel<sup>®</sup> TSX abort, may point to the preceding

instruction.

Implication: Software that relies on the accuracy of the FROM\_IP field / FUP source IP address and

uses Intel<sup>®</sup> TSX may operate incorrectly when Intel<sup>®</sup> MPX is used.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX97. x87 FDP Value May be Saved Incorrectly

Problem: Execution of the FSAVE, FNSAVE, FSTENV, or FNSTENV instructions in real-address

mode or virtual-8086 mode may save an incorrect value for the x87 FDP (FPU data pointer). This erratum does not apply if the last non-control x87 instruction had an

unmasked exception.

Implication: Software operating in real-address mode or virtual-8086 mode that depends on the

FDP value for non-control x87 instructions without unmasked exceptions may not operate properly. Intel has not observed this erratum in any commercially available

software.

Workaround: None identified. Software should use the FDP value saved by the listed instructions only

when the most recent non-control x87 instruction incurred an unmasked exception.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX98. IMC Patrol Scrubbing Engine May Hang

Problem: Under rare microarchitectural conditions, the processor's iMC Patrol Scrubbing Engine

may hang.

Implication: When this erratum occurs, iMC Patrol Scrubbing will cease. Intel has only observed this

erratum in a synthetic test environment when testing with high rates of ECC errors.

Workaround: None identified.

Status: No fix.

SKX99. MBM Counters May Report System Memory Bandwidth Incorrectly

Problem: MBM counters track metrics according to the assigned Resource Monitor ID (RMID) for

that logical core. The IA32\_QM\_CTR register (MSR 0xC8E), used to report these

metrics, may report incorrect system bandwidth for certain RMID values.

Implication: Due to this erratum, system memory bandwidth may not match what is reported.

Workaround: It is possible for software to contain code changes to work around this erratum. See the white paper titled *Intel*<sup>®</sup> *Resource Director Technology (Intel*<sup>®</sup> *RDT) Reference Manual* 

found at https://software.intel.com/en-us/intel-resource-director-technology-rdt-

reference-manual for more information.



SKX100. A Pending Fixed Interrupt May Be Dispatched Before an Interrupt of

**The Same Priority Completes** 

Problem: Resuming from C6 Sleep-State, with Fixed Interrupts of the same priority queued (in

the corresponding bits of the IRR and ISR APIC registers), the processor may dispatch the second interrupt (from the IRR bit) before the first interrupt has completed and

written to the EOI register, causing the first interrupt to never complete.

Implication: Due to this erratum, Software may behave unexpectedly when an earlier call to an

Interrupt Handler routine is overridden with another call (to the same Interrupt

Handler) instead of completing its execution.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX101. Voltage/Frequency Curve Transitions May Result in Machine Check

**Errors or Unpredictable System Behavior** 

Problem: Under complex micro-architecture conditions, during voltage/frequency curve

transitions, three-strike machine check errors or other unpredictable system behavior

may occur due to an issue in the FIVR logic.

Implication: When this erratum occurs, the system may cause a three strike machine check error or

other unpredictable system behavior.

Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

SKX102. Processor May Behave Unpredictably on Complex Sequence of

Conditions Which Involve Branches That Cross 64 Byte Boundaries

Problem: Under complex micro-architectural conditions involving branch instructions bytes that

span multiple 64-byte boundaries (cross cache line), unpredictable system behavior

may occur.

Implication: When this erratum occurs, the system may behave unpredictably. Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

SKX103. Executing Some Instructions May Cause Unpredictable Behavior

Problem: Under complex micro-architectural conditions, executing an X87, Intel® AVX, or integer

divide instruction may result in unpredictable system behavior.

Implication: When this erratum occurs, the system may behave unpredictably. Intel has not

observed this erratum with any commercially available software.

Workaround: It is possible for the BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

SKX104. STIBP May Not Function as Intended

Problem: The Single Thread Indirect Branch Predictors bit (IA32\_SPEC\_CTL[STIBP] (MSR 48H,

bit 1)) prevents the predicted targets of indirect branches on any logical processor of that core from being controlled by software that executes (or executed previously) on another logical processor of the same core. Under specific micro-architectural conditions one logical processor may be able to control the predicted targets of indirect branches on the other logical processor even when one of the logical processors has set

the STIBP bit.

Implication: Software relying on STIBP to mitigate against cross-thread speculative branch target

injection may allow an attacker running on one logical processor to induce another logical processor on the same core to speculatively execute a disclosure gadget that could reveal confidential data through a side-channel method called Branch Target



Injection. This erratum does not affect processors with Hyper-Threading disabled or enabling the cross thread protections of Indirect Branch Restricted Speculation bit (IA32\_SPEC\_CTL[IBRS] (MSR 48H, bit 0)).

Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

Intel® UPI, DMI and PCIe\* Interfaces May See Elevated Bit Error SKX105.

Rates

Problem: The Intel® UPI, Direct Media Interface (DMI) or PCIe\* interfaces may be subject to a

high bit error rate.

Implication: Due to this erratum, an elevated rate of packet CRC errors may be observed on these

interfaces which may lead to a MCE and/or may hang the system.

Workaround: It is possible for the BIOS to contain a workaround for this erratum. For the steppings affected, see the Summary Tables of Changes. Status:

SKX106. **Unexpected Page Faults in Guest Virtualization Environment** 

Under complex micro-architectural conditions, a virtualized guest could observe Problem:

unpredictable system behavior.

Implication: When this erratum occurs, systems operating in a virtualization environment may

exhibit unexpected page faults (double faults) leading to guest OS shutdown.

Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

SKX107. PCIe\* Root Port Does Not Increment REPLAY NUM on Multiple NAKs

of The Same TLP

PCIe\* Root Port does not increment REPLAY NUM on a replay initiated by a duplicate Problem:

NAK for the same TLP and does not retain the Link.

If a non-compliant Endpoint NAKs the same TLP repeatedly, the lack of forward progress can lead to (PCIe\* Completion, Table of Requests [TOR], Internal Timer MCE) Implication:

timeout.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

SKX108. **Memory Controller May Hang While in Virtual Lockstep** 

Problem: Under complex micro-architectural conditions, a memory controller that is in Virtual

Lockstep (VLS) may hang on a partial write transaction.

The memory controller hangs with a mesh-to-mem timeout Machine Check Exception Implication:

(MSCOD=20h, MCACOD=400h). The memory controller hang may lead to other

machine check timeouts that can lead to an unexpected system shutdown.

Workaround: It is possible for BIOS to contain a workaround for this erratum. For the steppings affected, see the Summary Tables of Changes. Status:

SKX109. Direct Branches With Partial Address Aliasing May Lead to

**Unpredictable System Behavior** 

Problem: Under complex micro-architectural conditions involving direct branch instructions with

partial address aliasing, unpredictable system behavior may occur. Intel has only seen this under synthetic testing conditions. Intel has not observed this under any

commercially available software.

When this erratum occurs, unpredictable system behavior may occur. Implication:

Workaround: It is possible for BIOS to contain a workaround for this erratum.



Status: For the steppings affected, see the Summary Tables of Changes.

SKX110. PCIe\* Function Level Reset May Generate an #NMI Exception

Problem: Under either of the following conditions, the processor will log a parity error in OTC\_IRP\_DAT\_PAR register bit (RootBus, Device 5, Function 2, Offset 0X288, bits 11):

> 1. If CRS Software Visibility Enable bit (RootBus, Device [0-3], Function 0, Offset ACh, bit[4]) is not set,

> 2. Or if the first transaction sent to the endpoint is not a Configuration Read (CfqRd) transaction following a PCIe\* Function Level Reset or Secondary Bus Reset event affecting the root port.

When this erratum occurs, the processor will generate an unexpected #NMI exception, Implication:

which may lead to a system hang or shutdown.

Software should set CRS Software Visibility Enable bit to "1". Alternatively, software must ensure that the initial request targeting the endpoint is a CfgRd request. Workaround:

For the steppings affected, see the Summary Tables of Changes. Status:

Performance Monitoring General Counter 2 May Have Invalid Value **SKX111.** 

Written When Intel® TSX Is Enabled

When Intel® TSX is enabled, and there are aborts (HLE or RTM) overlapping with Problem:

access or manipulation of the IA32\_PMC2 general-purpose performance counter

(Offset: C3h) it may return invalid value.

Implication: Software may read invalid value from IA32 PMC2.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

SKX112. Intel® QuickData Technology Engine May Hang With Any DMA Error if

**Completion Status is Improperly Set** 

Problem:

If the Intel<sup>®</sup> QuickData Technology Engine (CBDMA) Error Completion Enable register (CHANCTRL.ERR\_CMP\_EN; CB\_BAR Offset 80h; bit 2) is set, but the DMA descriptor's Generate completion status update is not enabled, the CBDMA engine may hang on any

DMA error.

When this erratum occurs, software using the Intel® QuickData Technology Engine may Implication:

not behave as expected due to a DMA error.

Always enable the Generate completion status update in the DMA descriptor when setting CHANCTRL.  $\ensuremath{\mathsf{ERR}}\xspace_\mathsf{CMP}$  \_EN Workaround:

For the steppings affected, see the Summary Tables of Changes. Status:

Overflow Flag in IA32\_MC0\_STATUS MSR May be Incorrectly Set SKX113.

Under complex micro-architectural conditions, a single internal parity error seen in IA32\_MC0\_STATUS MSR (401h) with an MCACOD (bits 15:0) value of 5h and an MSCOD (bits 31:16) value of 7h, may set the overflow flag (bit 62) in the same MSR. Problem:

Implication: Due to this erratum, the IA32 MC0 STATUS overflow flag may be set after a single

parity error. Intel has not observed this erratum with any commercially available

software.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

SKX114. A Fixed Interrupt May Be Lost When a Core Exits C6

Under complex micro-architectural conditions, when performance throttling happens Problem:

during a core C6 exit, a fixed interrupt may be lost.



Implication: Due to this erratum, a fixed interrupt may be lost when internal throttling happens

during a core C6 exit. Intel has only observed this erratum in synthetic test conditions.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

SKX115. Memory Errors in a VLS Region on a Certain Device May Not be

**Properly Corrected** 

Problem: Under complex micro-architectural conditions, when Adaptive Data Correction (ADC) or

Adaptive Double Device Data Correction (ADDDC) is enabled; and the system has spared out a DRAM device 0,1,3,4,5,8, 13,15 or 16; and is in VLS mode, then if a limited subset of multi bit errors are detected on primary DRAM device 16 in the VLS

region, the error may not be properly corrected.

The system may experience unpredictable system behavior. Intel has only observed Implication:

this under synthetic testing conditions.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

**SKX116.** Certain Errors in Device 16 of a VLS Region Report Device 0 as the

**Failed Device** 

Problem: When ADC or ADDDC is enabled, and a VLS region has been created, certain corrected

errors in primary DRAM device 16 of that VLS region report primary DRAM device 0 as the device with corrected errors in the imc#\_c#\_retry\_rd\_err\_log\_address1.failed\_dev

field.

Implication: System Software that takes action based on

imc#\_c#\_retry\_rd\_err\_log\_address1.failed \_dev may implicate the incorrect device.

Workaround: A workaround for this erratum is available in BIOS. Alternatively, software may detect primary DRAM Device corrected errors |condition by checking if imc[0-2]\_c[0-1]\_correction\_debug\_log.adddc\_meta\_bit\_failed (bit 22) is set. If bit 22 is set, the failed device is primary DRAM Device 16, rather than Primary DRAM Device 0.

Status: For the steppings affected, see the Summary Tables of Changes.

**SKX117. VERR Instruction Inside VM-entry May Cause DR6 to Contain Incorrect** 

**Values** 

Problem: Under complex micro-architectural conditions, a VERR instruction that follows a VM-

entry with a guest-state area indicating MOV SS blocking (bit 1 in the Interruptibility state) and at least one of B3-B0 bits set (bits 3:0 in the pending debug exception) may

lead to incorrect values in DR6.

Due to this erratum, DR6 may contain incorrect values. Intel has not observed this Implication:

erratum with any commercially available software.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

**Processor May Hang If Warm Reset Triggers While BIOS Is SKX118.** 

**Initialization** 

Problem: Under complex micro-architectural conditions, when the processor receives a warm

reset during BIOS initialization, the processor may hang with a machine check error reported in IA32\_MCi\_STATUS, with an MCACOD (bits [15:0]) value of 0400H, and an

MSCOD (bits [31:16]) value of 0080H.

Implication: Due to this erratum, the processor may hang. Intel has only observed this erratum in

synthetic test conditions.

Workaround: None identified.



Intel® PT PacketEn Change on C-state Wake May Not Generate a TIP SKX119.

**Packet** 

Problem: A Target IP, Packet Generation Enabled (TIP.PGE) or TIP.PGD packet may not be

generated if Intel® PT PacketEn changes after IA32\_RTIT\_STATUS.FilterEn (MSR 571H,

bit 0) is re-evaluated on wakeup from C6 or deeper sleep state.

When code enters or exits an IP filter region without a taken branch, tracing may begin Implication:

or cease without proper indication in the trace output. This may affect trace decoder

behavior.

Workaround: None identified. A trace decoder will need to skip ahead to the next TIP or FUP packet

to determine the current IP.

For the steppings affected, see the Summary Tables of Changes. Status:

When in CPGC Mode With Memory Refresh Disabled DDR Scheduler SKX120.

May be Blocked From Issuing CPGC Commands

When memory refresh is disabled during Converged Pattern Generation and Checking Problem:

(CPGC) mode, the Integrated Memory Controller (iMC) scheduler may become blocked

from issuing CPGC read and write commands.

Due to this erratum, a system hang or continuous restart may occur. Implication:

Workaround: It is possible for BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX121. A PMI That Freezes LBRs Can Cause a Duplicate Entry in TOS

Problem: If a Performace Monitor Interrupt (PMI) is taken while Last Branch Records (LBRs) are

enabled and IA32\_DEBUGCTL.FREEZE\_LBRS\_ON\_PMI[bit 11]=1 (MSR 01D9H), a taken branch that performs an LBR update near the time of the PMI may instead record a

duplicate of the prior entry into the Top of Stack (TOS) entry.

Software may unexpectedly observe the appearance of back-to-back execution of the Implication:

same branch.

In general, software can ignore the TOS entry if it matches the TOS-1 entry. Note that Workaround:

certain code sequences with no intervening taken branches can legitimately insert a valid duplicate LBR record in the TOS entry.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX122. An Incorrect Instruction Pointer May Be Reported for a REP MOVS

Instruction

Problem: When a REP MOVS instruction reports a Software Recoverable Action Required (SRAR)

errors for memory that software did not intend to access, the instruction pointer is

reported incorrectly on the tread where RIPV/EIPV=1.

Implication: Due to this erratum, the processor may report additional SRAR errors with an incorrect

instruction pointer.

Workaround: It is possible for BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX123. High Levels of Posted Interrupt Traffic on The PCIe\* Port May Result

in a Machine Check With a TOR Timeout

Problem: High levels of posted interrupt traffic on the PCIe\* port may lead to a TOR Timeout MCE

(MSCOD=000Ch, MCACOD="Cache Hierarchy Errors") in bank IA32\_MC9\_STATUS (MSR 425h), IA32\_MC10\_STATUS (MSR 429h), or IA32\_MC11\_STATUS (MSR 42Dh)".

Implication: Due to this erratum, the system may hang.

Workaround: It is possible for BIOS to contain a workaround for this erratum.



SKX124. Retried PECI PCIConfigLocal Register Accesses May Not Operate

**Correctly** 

Problem: When the processor requests a PECI PCIConfigLocal Read or Write command to be

retried, and the PECI host immediately retries the command (within 150 us), the

processor may fail to correctly process the retried PECI command.

Due to this erratum, the PECI PCIConfigLocal Read command may return incorrect Implication:

data, and the PECI PCIConfigLocal Write command may incorrectly update the target.

Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

SKX125. MD\_CLEAR Operations May Not Properly Overwrite All Buffers

Problem: On processors that enumerate the MD CLEAR **CPUID** bit

(CPUID.(EAX=7H,ECX=0):EDX[MD\_CLEAR=10]), L1D FLUSH, RSM, and **VERW** memory instructions should overwrite affected buffers with constant data. Under complex micro-architectural conditions, these instructions may not overwrite all

affected buffers.

Due to this erratum, the use of MD\_CLEAR operations to prevent Micro-architectural Data Sampling (MDS) or Intel  $^{\circledR}$  TSX Asynchronous Abort (TAA) side-channel methods Implication:

from revealing previously accessed data may not be fully effective.

Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

IA\_PERF\_LIMIT\_REASONS MSR May Not Properly Report Frequency SKX126.

**Clipping Cause** 

Problem:

The VR\_THERM\_ALERT\_LOG (bit 22) and VR\_THERM\_ALERT\_STATUS (bit 6) fields in IA\_PERF\_LIMIT\_REASONS MSR (64Fh) do not log a VR\_HOT event. In addition, the associated PERFMON event VR HOT CYCLES (42h) does not increment upon VR HOT

Due to this erratum, software may not be able to determine whether frequency clipping Implication:

is due to VR\_HOT events.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:

SKX127. Writing Non-Zero Values to Read Only Fields in IA32 THERM STATUS

MSR Mav #GP

IA32 THERM\_STATUS MSR (19Ch) includes read-only (RO) fields as well as writable Problem:

fields. Writing a non-zero value to any of the read-only fields may cause a #GP.

Due to this erratum, software that reads the IA32 THERM STATUS MSR, modifies Implication:

some of the writable fields, and attempts to write the MSR back may #GP.

Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

SKX128. WBINVD/INVD Execution May Result in Unpredictable

**SystemBehavior** 

Under complex microarchitectural conditions, the processor may hang or exhibit Problem:

unpredictable system behavior during Writeback and Invalidate Cache (WBINVD) or Invalidate Internal Caches (INVD) cache instruction execution on a two or more socket

system.

When this erratum occurs, the processor may hang reporting an an Internal Timer Implication:

Error in MCi STATUS MSRs (40Dh, 411h) with an MSCOD (bits[31:16]) value of 0080h and an MCACOD (bits[15:0]) value of 0400h, or reporting a TOR Timeout in



MCi\_STATUS MSRs (425h, 429h, or 42Dh) with an MSCOD value of 000Ch. or may exhibit unpredictable system behavior. Intel has only observed this erratum in a

synthetic test environment.

Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

SKX129. Unexpected Code Breakpoint May Occur

Problem: An unexpected code breakpoint may occur in one logical thread on a physical core while

another logical thread on the same physical core is performing a Branch Prediction Unit

Flush (MSR 0x49, bit [0] set to 1).

Implication: Due to this erratum, the processor may take an unexpected code breakpoint exception.

Software that is not configured to manage such an exception may not operate as

expected.

Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.

SKX130. Incorrect MCACOD For L2 MCE

Problem: Under complex micro-architectural conditions, an L2 poison MCE that should be

reported with MCACOD 189h in IA32 MC3 STATUS MSR (MSR 40dh, bits [15:0]) may

be reported with an MCACOD of 101h.

Implication: Due to this erratum, the reported MCACOD for this MCE may be incorrect.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX131. Poison Data Reported Instead of a CS Limit Violation

Problem: Under complex micro-architectural conditions, in case of poisoned data on an address

that violates the Code Segment (CS) limit, a poison MCE may be signaled and logged in IA32 MC0 STATUS MSR (MSR 401H, MCACOD 150h) instead of a CS limit violation.

Implication: Due to the erratum, the processor may signal an MCE, rather than a higher-priority CS

limit violation.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX132. Debug Exceptions May Be Lost or Misreported When MOV SS or POP SS

Instruction is Not Followed By a Write to SP

Problem: If a MOV SS or POP SS instruction generated a debug exception, and is not followed by

an explicit write to the stack pointer (SP), the processor may fail to deliver the debug exception or, if it does, the DR6 register contents may not correctly reflect the causes

of the debug exception.

Implication: Debugging software may fail to operate properly if a debug exception is lost or does not

report complete information. Intel has not observed this erratum with any

commercially available software.

Workaround: Software should explicitly write to the stack pointer immediately after executing MOV

SS or POP SS.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX133. Intel® Processor Trace PSB+ Packets May Contain Unexpected

**Packets** 

Problem: Some Intel® PT packets should be issued only between TIP.PGE (Target IP

Packet.Packet Generation Enable) and TIP.PGD (Target IP Packet.Packet Generation Disable) packets. Due to this erratum, when a TIP.PGE packet is generated it may be



preceded by a PSB+ (Packet Stream Boundary) that incorrectly includes FUP (Flow

Update Packet) and MODE. Exec packets.

Due to this erratum, FUP and MODE. Exec may be generated unexpectedly. Implication:

Workaround: Decoders should ignore FUP and MODE. Exec packets that are not between TIP.PGE and

TIP.PGD packets.

Status: For the steppings affected, see the Summary Tables of Changes.

Execution of VAESIMC or VAESKEYGENASSIST With An Illegal Value SKX134.

For VEX.vvvv May Produce a #NM Exception

The VAESIMC and VAESKEYGENASSIST instructions should produce a #UD (Invalid-Problem:

> Opcode) exception if the value of the vvvv field in the VEX prefix is not 1111b. Due to this erratum, if CR0.TS is "1", the processor may instead produce a #NM (Device-Not-

Available) exception.

Implication: Due to this erratum, some undefined instruction encodings may produce a #NM instead

of a #UD exception.

Software should always set the vvvv field of the VEX prefix to 1111b for instances of the VAESIMC and VAESKEYGENASSIST instructions. Workaround:

Status: For the steppings affected, see the Summary Tables of Changes.

Some Bits in MSR\_MISC\_PWR\_MGMT May be Updated on Writing SKX135.

**Illegal Values to This MSR** 

Problem: Attempts to write illegal values to MSR\_MISC\_PWR\_MGMT (MSR 0x1AA) result in #GP

(General Protection Fault) and should not change the MSR value. Due to this erratum,

some bits in the MSR may be updated on writing an illegal value.

Implication: Certain fields may be updated with allowed values when writing illegal values to

MSR\_MISC\_PWR\_MGMT. Such writes will always result in #GP as expected.

Workaround: None identified. Software should not attempt to write illegal values to this MSR.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX136. **Processor May Hang on Complex Sequence of Conditions** 

A complex set of architectural and micro-architectural conditions may lead to a Problem:

processor hang with an internal timeout error (MCACOD 0400H) logged into IA32\_MC3\_STATUS (MSR 040DH, bits [15:0]). When both logical processors in a core are active, this erratum will not occur in one logical processor unless there is no

interrupt for more than 10 seconds to the other logical processor.

Implication: This erratum may result in a processor hang. Intel has not observed this erratum with

any commercially available software.

Workaround: None Identified.

For the steppings affected, see the Summary Tables of Changes. Status:

**Debug Exceptions May Be Lost in The Case Of Machine Check** SKX137.

**Exception** 

Problem: If both a machine check exception and a debug exception are pending on the same

> instruction boundary, then the machine check exception gets priority and the debug exception may be lost, even if the PCC (processor context corrupted) field is cleared in all of the machine check banks (bit 57=0 in all IA32\_MCi\_STATUS MSR). This can happen in the case that an instruction triggered a data breakpoint while an unrelated

machine check event was received.

Implication: Debugging software may fail to operate as expected if a debug exception is lost.

Workaround: None identified.

For the steppings affected, see the Summary Tables of Changes. Status:



SKX138. Problematic Port Bit With Locked Transactions And P2P May Cause

**System Hang** 

Problem: When the Problematic\_Port\_for\_Lock\_Flows (bit 38) of the MISCCTRLSTS register

(Rootbus 0; Device 0; Function 0; Offset 188H) for a given device is set and that device generates peer-to-peer traffic, locked transactions that target the device may lead to a

processor hang.

Implication: Due to this erratum, the system may hang.

Workaround: None Identified. Devices that require Problematic\_Port\_for\_Lock\_Flows (bit 38) to be

set must not initiate peer-to-peer traffic.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX139. Execution of VAESENCLAST Instruction May Produce a #NM Exception

**Instead of a #UD Exception** 

Problem: Execution of VAESENCLAST with VEX.L= 1 should signal a #UD (Invalid Opcode)

exception, however, due to this erratum, a #NM (Device Not Available) exception may

be signaled instead.

Implication: As a result of this erratum, an operating system may restore Intel® AVX and other

state unnecessarily.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX140. Executing AVX Instructions May Cause a Machine Check Error

Problem: Under complex microarchitectural conditions with Hyper-threading enabled, executing

Intel® AVX instructions may result in an Internal Timer Error in MCi\_STATUS MSRs (40Dh, 411h) with an MSCOD (bits[31:16]) value of 0080h and an MCACOD (bits[15:0]) value of 0400h without reporting a TOR Timeout in MCi\_STATUS MSRs

(425ħ, 429́h, or 42Dh).

Implication: When this erratum occurs, the system may hang.

Workaround: It is possible for BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX141. HWPM Max Ratio May Not be Capped at P1

Problem: The platform may be granted a ratio higher than the guaranteed ratio (P1) when the

Energy Efficient Turbo Disable bit (19) in the POWER\_CTL1 MSR is set to 1h if a ratio higher than P1 is requested in Hardware Power Management (HWPM) Out-of-Band

(OOB) mode.

Implication: Due to this erratum, Turbo mode disable may not be enforced for HWPM. Intel has not

observed any functional failures due to this erratum.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

SKX142. Call Instruction Wrapping Around The 32-bit Address Boundary May

**Return to Incorrect Address** 

Problem: In 32-bit mode, a call instruction wrapping around the 32-bit address should save a

return address near the bottom of the address space (low address) around address zero. Under complex micro-architectural conditions, a return instruction following such

a call may return to the next sequential address instead (high address).

Implication: Due to this erratum, in 32-bit mode, a return following a call instruction that wraps

around the 32-bit address boundary may return to the next sequential IP without wrapping around the address, possibly resulting in a #PF. Intel has not observed this

behavior on any commercially available software.



Workaround: Software should not place call instructions in addresses that wrap around the 32-bit

address space in 32-bit mode.

For the steppings affected, see the Summary Tables of Changes. Status:

SKX143. **BSP May Not be The Lowest Numbered APIC ID** 

Problem: The Advanced Programmable Interrupt Controller (APIC) ID numbering may not assign

the Boot Strap Processor (BSP) to the lowest numbered APIC ID.

Due to this erratum, system software that relies on BSP to be the lowest numbered Implication:

APIC ID may not function as expected.

Workaround: None identified. Software that expects the BSP to be the lowest numbered APIC ID must save and restore the BSP APIC ID when entering and exiting S3.

For the steppings affected, see the Summary Tables of Changes. Status:

Accesses to CHA Configuration Space Beyond the CHA Logical Limit SKX144.

**Mav Fail** 

Problem: The processor may have more Caching and Home Agent (CHA) physically implemented

than are logically available in the processor. CHA configuration registers are located in PCIe\* configuration space associated with the CHA bus, device, and function, with the first CHA being located at Bus 1, Device 8, Function 0, and also Bus 1, Device 14, Function 0. There are two functions in PCI CFG space for each CHA. Accesses to CHA configuration space may not return valid results for BDFs beyond the number of logical CHAs supported in the processor as enumerated in CAPID6 (Bus 1, Device 30, Function

3, Offset 9Ch, bits [27:0]).

Implication: Due to this erratum, accesses to CHA configuration spaces, including Device ID, for

CHAs beyond the CHA logical limit may not return valid results.

Workaround: None identified. Software must not rely upon CHA configuration space for CHAs beyond

the logic limit of the processor.

Status: No fix.

SKX145. **Branch Predictor May Produce Incorrect Instruction Pointer** 

Problem: Under complex microarchitectural conditions, the branch predictor may produce an

incorrect instruction pointer leading to unpredictable system behavior.

Due to this erratum, the system may exhibit unpredictable behavior. Implication: Workaround: It is possible for a BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Tables of Changes.



### **Specification Changes**

#### **SKX1C.SMM Handler Code Access Control May Not Be Available**

Problem: The SMM Handler Code Access Control is not enabled on some processors.

Implication: Due to this, SMM cannot use the SMM Handler Code Access Control. The lack of support

for this feature is properly enumerated through MSR\_SMM\_MCA\_CAP (MSR 17DH) SMM\_Code\_Access\_Chk bit (bit 58) being set to 0 indicating that the feature is not

available.

Workaround: It is possible for BIOS to contain a workaround that adds support for the SMM Handler

Code Access Control.

# intel

## **Specification Clarifications**

There are no Specification Clarifications in this Specification Update revision.



## **Documentation Changes**

There are no Documentation Changes in this Specification Update revision.