



# **Intel® 400 Series Chipset Family On-Package Platform Controller Hub (PCH)**

**Specification Update**

---

***Revision 010***

***August 2022***



You may not use or facilitate the use of this document in connection with any infringement or other legal analysis. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

All product plans and roadmaps are subject to change without notice.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at [intel.com](https://www.intel.com).

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Intel Corporation, Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2019-2022, Intel Corporation. All rights reserved.

# Contents

---

Preface .....	5
Affected Documents .....	5
Nomenclature.....	5
Summary Tables of Changes .....	6
Codes Used in Summary Table.....	6
Errata Summary Table.....	6
Specification Changes.....	7
Specification Clarifications.....	7
Documentation Changes .....	7
Errata Details .....	8
Specification Changes .....	15
Specification Clarification .....	16
Documentation Changes .....	17



## Revision History

---

Document Number	Revision Number	Description	Revision Date
615296	001	• Initial Revision	September 2019
	002	• Added Errata: <a href="#">13</a> and <a href="#">14</a>	November 2019
	003	• Updated Errata: <a href="#">1</a> , <a href="#">5</a> , and <a href="#">6</a> • Added Errata: <a href="#">15</a> and <a href="#">16</a>	January 2020
	004	• Added Errata: <a href="#">17</a> and <a href="#">18</a>	April 2020
	005	• Added Specification Clarification <a href="#">1</a>	June 2020
	006	• Added Erratum <a href="#">19</a>	August 2020
	007	• Added Erratum <a href="#">20</a>	September 2020
	008	• Added Specification Clarification <a href="#">2</a>	November 2020
	009	• Added Specification Clarification <a href="#">3</a>	July 2021
	010	• Added Errata: <a href="#">21</a> , <a href="#">22</a> , <a href="#">23</a> , and <a href="#">24</a>	August 2022

§ §

## Preface

---

This document is an update to the specifications contained in the following Affected Documents table. It is a compilation of device and document errata, specification clarifications, and changes. The document is intended for hardware system manufacturers and for software developers of applications, operating system, and tools.

Information types defined in the Nomenclature section of this document are consolidated into this updated document and are no longer published in other documents. This document may also contain information that has not been previously published.

### Affected Documents

Document Title	Document Number
Intel® 400 Series Chipset Family On-Package Platform Controller Hub (PCH) Datasheet	615170 (Vol1) 615146 (Vol2)

### Nomenclature

**Errata** – These are design defects or errors. Errata may cause the behavior of the PCH to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

**Specification Changes** – These are modifications to the current published specifications. These changes will be incorporated in the next release of the specifications.

**Specification Clarifications** – This describes a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in the next release of the specifications.

**Documentation Changes** – This includes typos, errors, or omissions from the current published specifications. These changes will be incorporated in the next release of the specifications.





## Summary Tables of Changes

The following tables indicate the Specification Changes, Errata, Specification Clarifications, or Documentation Changes which apply to the listed PCH stepping. Intel intends to fix some of the errata in a future stepping of the component, and to account for the other outstanding issues through documentation or Specification Changes as noted. These tables use the following notations:

### Codes Used in Summary Table

Stepping	Description
(No mark) or (Blank Box)	This erratum is fixed in listed stepping or specification change does not apply to listed stepping.

Status	Description
Doc	Document change or update that is implemented.
Planned Fix	This erratum may be fixed in a future stepping of the product.
Fixed	This erratum has been previously fixed in Intel hardware, firmware, or software.
No Fix	There are no plans to fix this erratum.

### Errata Summary Table

Erratum ID	Stepping	Title
	A0	
1	No Fix	USB DbC or Device Mode Port When Resuming from S3, S4, S5, or G3 State
2	No Fix	xHCI Minor Revision Value
3	No Fix	xHCI Link Error Count Field
4	No Fix	xHCI U1 Exit LFPS Duration
5	No Fix	xHCI Power Management Link Timer
6	No Fix	DbC (Debug Capability) Device Fails to Enumerate When Connected To USB 3.2 Gen 2x1 Port
7	No Fix	eMMC*/SDXC CRC Detection
8	No Fix	Intel® Trace Hub Pipe Line Empty
9	No Fix	SPI SFDP Program Suspend and Program Resume Instruction Fields Not Used
10	No Fix	PCIe* Root Port CLKREQ# Asserted Low to Clock Active Timing
11	No Fix	xHCI USB 2.0 ISOCH Device Missed Service Interval

Erratum ID	Stepping	Title
	A0	
12	No Fix	xHCI Link Protocol Field Value
13	No Fix	xHCI Short Packet Event Using Non-Event Data TRB
14	No Fix	eSPI SBLCL Register Bit Not Cleared by PLTRST#
15	No Fix	xHCI Host Controller Reset May Cause a System Hang
16	No Fix	xHCI Protocol Speed ID Count Field
17	No Fix	Intel® Serial I/O Controller DMA LLP 4 GB Boundary Alignment
18	No Fix	System May Hang with USB-C* Power Adapter
19	No Fix	Audio Global Time Synchronization Register Access
20	No Fix	Phase Lock Loop (PLL) Feedback Circuit
21	No Fix	Leakage Current from VCCPRIM_1P8 Power Rail
22	No Fix	USB 3.2 Gen 1x1 Port Does Not Send 16 Polling LFPS Burst
23	No Fix	Timed GPIO Event May Have a Mismatched Time Stamp
24	No Fix	G3 Current Specification on VCCRTC Rail

## Specification Changes

No.	Specification Changes
	None for this revision of this specification update

## Specification Clarifications

No.	Specification Clarifications
1	PCIe Precision Time Measurement (PTM) Byte Order
2	SX_EXIT_HOLDOFF# Not Functional with eSPI Enabled
3	xHCI D3 Exit Timing

## Documentation Changes

No.	Documentation Changes
	None for this revision of this specification update.



## Errata Details

<b>1</b>	<b>USB DbC or Device Mode Port When Resuming from S3, S4, S5, or G3 State</b>
<b>Problem</b>	If a PCH USB Type-C* port is configured in Device Mode (or in DbC mode) and connected to an external USB 3.2 host controller, it may cause the USB port to go into a non-functional state in the following scenarios: <ol style="list-style-type: none"><li>1. The PCH resumes from S3, S4, or S5 state, the port may remain in U2.</li><li>2. The port is connected to a USB 3.2 Gen 1x1 host controller when resuming from S3, S4, S5 or G3, the port may enter into Compliance Mode or an inactive state if Compliance mode is disabled.</li><li>3. The port is connected to a USB 3.2 Gen 2x1 host controller when resuming from S3, S4, S5 or G3, the port may enter an inactive state.</li></ol>
<b>Implication</b>	PCH USB Type-C port configured in Device Mode (or in DbC mode) may fail to enumerate or become unavailable.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>2</b>	<b>xHCI Minor Revision Value</b>
<b>Problem</b>	The PCH reports USB Minor Revision in the XECP_SUPP_USB3_0 register (offset 8020h) as 01h. The USB-IF released a ECN to update the minor revision to 10h.
<b>Implication</b>	USB-IF xHCI CV TD 1.5 may report a failure. Intel has obtained a waiver for TD 1.5. <b>NOTE:</b> No functional impact is expected.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>3</b>	<b>xHCI Link Error Count Field</b>
<b>Problem</b>	The xHCI Link Error Count Field in the USB 3.0 Port X Link Info – (PORTLI) register is implemented as Read/Write instead of Read Only as defined by the xHCI specification.
<b>Implication</b>	USB-IF xHCI CV TD 3.17 may report a failure. Intel has obtained a waiver for TD 3.17. <b>NOTE:</b> No functional impact is expected.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>4</b>	<b>xHCI U1 Exit LFPS Duration</b>
<b>Problem</b>	The xHCI U1 Exit LFPS (t13-t11) duration timing is implemented as 0.6 us to 0.9 us. The USB-IF released a ECN updating this timing value to 0.9 us to 1.2 us.



<b>Implication</b>	USB-IF xHCI CV TD 7.18 may report a failure. Intel has obtained a waiver for TD 7.18. <b>NOTE:</b> No functional issues are expected.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>5</b>	<b>xHCI Power Management Link Timer</b>
<b>Problem</b>	The xHCI implements the Power Management Link Timer (PM LC Timer) Timeout value as 10 us instead of 4 us as defined by the USB 3.2 specification.
<b>Implication</b>	USB-IF xHCI CV TD 7.21 may report a failure. Intel has obtained a waiver for TD 7.21. <b>NOTE:</b> No functional issues are expected.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>6</b>	<b>DbC (Debug Capability) Device Fails to Enumerate When Connected To USB 3.2 Gen 2x1 Port</b>
<b>Problem</b>	The PCH DbC (Debug Capability) Device may fail to enumerate if connected to a USB host controller's USB 3.2 Gen 2x1 port.
<b>Implication</b>	The PCH DbC may not function.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>7</b>	<b>eMMC*/SDXC CRC Detection</b>
<b>Problem</b>	The eMMC or SDXC controllers may fail to detect a CRC error if a bit error occurs on the DATA3 signal during read operations when in eMMC DDR50/HS400 mode or SDXC DDR50 mode. CRC detection on other DATA signals is not impacted.
<b>Implication</b>	The controller will not flag the CRC error to the driver or application, which could result in data integrity issues. Bit errors on eMMC or SDXC DATA signals are not expected on platforms that follow Intel recommended design guidelines and tuning processes.
<b>Workaround</b>	None identified. To mitigate the issue, eMMC HS200 or SDXC SDR50 modes can be used instead of HS400 or DDR50.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>8</b>	<b>Intel® Trace Hub Pipe Line Empty</b>
<b>Problem</b>	The Intel® Trace Hub Pipe Line Empty bit (CSR_MTB_BAR, Offset D4h) for a given output port may be set while the Input Buffer Empty for the associated output port is not set. This will only happen when the captureDone signal is de-asserted by clearing the ForceCaptureDone bit (CSR_MTB_BAR, Offset D8h) is cleared or the StoreQual[0] signal is de-asserted by the Trigger Unit before the pipe line is empty, and the destination is either system memory or USB (DCI).
<b>Implication</b>	There may be valid trace data in the trace source input buffer which did not get sent to the destination (output port).
<b>Workaround</b>	None identified. CaptureDone should be cleared or de-asserted after the pipe line is empty.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>9</b>	<b>SPI SFDP Program Suspend and Program Resume Instruction Fields Not Used</b>
<b>Problem</b>	For flash device suspend / resume opcodes, the SPI controller does not use JEDEC SFDPs 13th DWORD bits [15:0], Program Suspend Instruction and Program Resume Instruction fields. The controller only uses bits [31:16], Suspend Instruction and Resume Instruction fields, to obtain the suspend / resume opcodes.
<b>Implication</b>	If the SPI flash requires bits [15:0] to be different than bits [31:16], then the suspend / resume feature is not functional. In this case, system behavior varies depending on what the suspend / resume instruction is and when it is generated. <b>NOTE:</b> Major flash vendors have been using the same value for bits [31:16] and bits [15:0].
<b>Workaround</b>	None identified. If a device requires bits [15:0] to be different than bits [31:16], then disable the device suspend / resume via the SPI Suspend / Resume Enable soft strap.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>10</b>	<b>PCIe* Root Port CLKREQ# Asserted Low to Clock Active Timing</b>
<b>Problem</b>	During L1 exit, the PCH PCIe* Root Ports may exceed the CLKREQ# asserted low to clock active maximum specification due to PCH PCIe clock un-gate path delays.
<b>Implication</b>	PCIe end point device L1 exit instabilities may be observed. <b>NOTE:</b> PCIe end point devices that message LTR latency greater than or equal to 1 $\mu$ s are not affected by this.
<b>Workaround</b>	None identified. <ul style="list-style-type: none"> <li>Platforms not supporting S0ix with PCIe end point devices that do not support LTR may disable the associated PCH SRCCLKREQ# signal to keep the PCIe clock active during L1.</li> <li>Platforms supporting S0ix with PCIe end point devices that have LTR latencies less than 1 <math>\mu</math>s may disable the associated PCH SRCCLKREQ# signal to keep the PCIe clock active during L1.</li> </ul>
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>11</b>	<b>xHCI USB 2.0 ISOCH Device Missed Service Interval</b>
<b>Problem</b>	When the xHCI controller is stressed with concurrent traffic across multiple USB ports, the xHCI controller may fail to service USB 2.0 Isochronous IN endpoints within the required service interval.
<b>Implication</b>	USB 2.0 isochronous devices connected to the xHCI controller may experience dropped packets. <b>NOTE:</b> This issue has only been observed in a synthetic environment.
<b>Workaround</b>	None Identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>12</b>	<b>xHCI Link Protocol Field Value</b>
<b>Problem</b>	The xHCI Host Controller reports the Link Protocol (LP) bits [15:14] as 0x0h in the XECP_SUPP_USB3_5 Super Speed Plus register (xHCI MMIO offset 8034h). The xHCI spec rev 1.1 (published in Nov. 2017) defines this bit should be set to 0x1h for SuperSpeed USB 10 Gbps port.
<b>Implication</b>	USB-IF xHCI CV TD 1.9 may report a failure. The failure was not observed during the USB certification for the xHCI USB host controller and thus a waiver was not required. <b>NOTE:</b> No functional impact is expected.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>13</b>	<b>xHCI Short Packet Event Using Non-Event Data TRB</b>
<b>Problem</b>	The xHCI may generate an unexpected short packet event for the last transfer's Transfer Request Block (TRB) when using Non-Event Data TRB with multiples TRBs.
<b>Implication</b>	Transfer may fail due to the packet size error. <b>NOTE:</b> This issue has only been observed in an synthetic environment. No known implication has been identified with commercial software.
<b>Workaround</b>	None identified. Intel recommends software to use Data Event TRBs for short packet completion.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>14</b>	<b>eSPI SBLCL Register Bit Not Cleared by PLTRST#</b>
<b>Problem</b>	The IOSF-SB eSPI Link Configuration Lock (SBLCL) bit (offset 4000h, bit 27 in eSPI PCR space) is reset by RSMRST# assertion instead of PLTRST# assertion.
<b>Implication</b>	If the SBLCL bit is set to 1, software will not be able to access the eSPI device Capabilities and Configuration register in the reserved address range (0h - 7FFh) until RSMRST# asserts.
<b>Workaround</b>	None identified. If software needs to access the eSPI device reserved range 0h - 7FFh while SBLCL bit is set to 1, a RSMRST# assertion should be performed.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>15</b>	<b>xHCI Host Controller Reset May Cause a System Hang</b>
<b>Problem</b>	The xHCI host controller may fail to respond if either of the two actions are performed: <ol style="list-style-type: none"> <li>1. Accessing xHCI configuration space within 1 ms of setting the xHCI HCRST (Host Controller Reset) bit of the USB Command Register (xHC IBAR, offset 80h, Bit[1]), or</li> <li>2. Setting the HCRST bit two times within 120 ms</li> </ol>
<b>Implication</b>	The system may hang.
<b>Workaround</b>	None identified. <b>NOTE:</b> Software must not make any accesses to the xHCI Host Controller registers for 1 ms after setting the HCRST bit 1 of the USB Command Register (xHCI BAR + 80h) and must add a 120 ms delay in between consecutive xHCI host controller resets.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>16</b>	<b>xHCI Protocol Speed ID Count Field</b>
<b>Problem</b>	The xHCI Host Controller reports an incorrect protocol Speed ID Count value for the USB 3.2 Supported Protocol Capability register -xHCI MMIO offset 8028 bits [31:28].
<b>Implication</b>	USB-IF xHCI CV TD 1.9 may report a failure. <b>NOTE:</b> No functional impact is expected.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>17</b>	<b>Intel® Serial I/O Controller DMA LLP 4 GB Boundary Alignment</b>
<b>Problem</b>	If software assigns a 4 GB-aligned address to the Linked List Pointer (LLP_LOn = 0h) for Intel® Serial I/O Controller DMA engine, then the DMA engine interprets this as an empty link list and will not perform DMA transfers.
<b>Implication</b>	An Intel® Serial IO controller (i.e., I <sup>2</sup> C, GSPI, or UART) may stop operating which may cause the system to hang.
<b>Workaround</b>	Driver software should not assign LLP to a 4 GB-aligned address. <b>NOTE:</b> This issue has been addressed in the Intel Serial IO drivers in the following versions or later: For Microsoft* Windows* 10, I <sup>2</sup> C device driver rev 30.100.1724.2, SPI device driver rev 30.100.1725.1, and UART device driver rev 30.100.1725.1.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>18</b>	<b>System May Hang with USB-C* Power Adapter</b>
<b>Problem</b>	Connecting a USB-C* power adapter to a PCH USB port may cause a race condition that can result in a xHCI controller hang. This issue only occurs on designs where the USB-C Power Delivery (PD) implements OOB messaging to communicate with the PCH for port mapping.

<b>Implication</b>	The system may hang. <b>NOTE:</b> This issue does not occur when the system is in Sx state and has only been observed when repeatedly connecting a USB-C power adapter.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>19</b>	<b>Audio Global Time Synchronization Register Access</b>
<b>Problem</b>	Disabling the audio DSP through the Intel High Definition Audio Function Configuration Register Offset 530h in the PCH Private Configuration Space by setting bit 2 to '1' will block accesses to Audio Global Time Synchronization registers in MMIO space (Offset 500h - 55Fh).
<b>Implication</b>	Audio Global Time Synchronization registers may not be accessible and any attempted accesses may result in a system hang.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>20</b>	<b>Phase Lock Loop (PLL) Feedback Circuit</b>
<b>Problem</b>	The Main PLL and USBPCIe PLL have independent feedback circuits. A feedback circuit timing marginality may result in a momentary jitter excursion in the corresponding PLL and downstream circuitry.
<b>Implication</b>	If the Main PLL loses lock, then the system may hang. If the USBPCIe PLL loses lock, USB 3.1 / SATA / PCIe / integrated GbE / DMI / CLKOUT_PCIE interfaces may experience errors, including correctable errors, interface downtrains, or hangs.
<b>Workaround</b>	A fix has been identified for this erratum and may be available in a software update.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>21</b>	<b>Leakage Current from VCCPRIM_1P8 Power Rail</b>
<b>Problem</b>	When the VCCPRIM_1P8 is off and the VCCPRIM_3P3 is powered on during G3 to S5, there may be a leakage current from the VCCPRIM_3P3 power rail to VCCPRIM_1P8 power rail.
<b>Implication</b>	The leakage voltage may be observed on VCCPRIM_1P8 power rail. There is no known functional or reliability impact.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>22</b>	<b>USB 3.2 Gen 1x1 Port Does Not Send 16 Polling LFPS Burst</b>
<b>Problem</b>	On USB 3.2 Gen 1x1 only capable ports, including ports configured as USB 3.2 Gen 1x1 by soft strap, the xHCI controller may send only 15 LFPS signals instead of a burst of 16 LFPS signals as specified by the USB 3.2 specification.

<b>Implication</b>	There are no known functional implications due to this erratum. LFPS handshake requires the receiver link partner to only detect 2 LFPS signals. This issue may impact the SuperSpeed compliance test case which checks for the 16 LFPS burst requirements: TD6.4, TD6.5, and TD7.31.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>23</b>	<b>Timed GPIO Event May Have a Mismatched Time Stamp</b>
<b>Problem</b>	When a Timed GPIO event is counted in the Event Counter Capture (TGPIOECCV) register (offset 1238h, bits 31 to 0 in PWRMBASE space), the Time Capture (TGPIOTCV) register (offset 1230h, bits 31 to 0 in PWRMBASE space) value is not immediately updated after that event is counted.
<b>Implication</b>	A Timed GPIO event may have a mismatched time stamp.
<b>Workaround</b>	None identified. A Timed GPIO driver can partially mitigate for this erratum by detecting that a TGPIOECCV register change has occurred without a TGPIOTCV register change and then repeatedly re-read the TGPIOTCV register until a change does occur.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>24</b>	<b>G3 Current Specification on VCCRTC Rail</b>
<b>Problem</b>	The PCH VCCRTC current draw during the G3 state may exceed the maximum current specification of 6 $\mu$ A, as documented in the Intel <sup>®</sup> 400 Series Chipset Family On-Package Platform Controller Hub Datasheet – Volume 1 of 2 (Doc ID# <a href="#">615170</a> ).
<b>Implication</b>	PCH units may experience VCCRTC rail current draw during the G3 state up to 8 $\mu$ A. Platform implications are platform design specific.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .



# ***Specification Changes***

None

§ §

## Specification Clarification

1	<b>PCIe Precision Time Measurement (PTM) Byte Order</b>
	<p>Added the following note to the Intel® 400 Series Chipset Family On-Package Platform Controller Hub (PCH) Datasheet Volume 1 of 2 (<a href="#">#615170</a>) in the section Precision Time Measurement (PTM):</p> <p style="padding-left: 40px;">PCIe Root Ports transmit the lower byte [7:0] of the Propagation Delay Field first instead of the upper byte [31:24] within their PTM DelayResponseD (Response with Data) messages.</p>
2	<b>SX_EXIT_HOLDOFF# Not Functional with eSPI Enabled</b>
	<p>Added the following note to the Intel® 400 Series Chipset Family On-Package Platform Controller Hub (PCH) Datasheet Volume 1 of 2 (<a href="#">#615170</a>) in the Power Management chapter Signal Description section:</p> <p style="padding-left: 40px;">When eSPI is enabled, SX_EXIT_HOLDOFF# functionality is not available, and assertion of the signal will not impact Sx exit flows.</p>
3	<b>xHCI D3 Exit Timing</b>
	<p>Added the following text to the Intel® 400 Series Chipset On-package Platform Controller Hub (PCH) Datasheet Volume 2 of 2 (<a href="#">#615146</a>) in the Power Management Control/Status (PM_CS) register summary, bits 1:0, 'PowerState (POWERSTATE)' field description section:</p> <p style="padding-left: 40px;">Software should wait for 100 ms before requesting the xHCI controller to re-enter D3 after a D3 exit.</p>





# ***Documentation Changes***

None

§ §