

# Intel<sup>®</sup> B460 and H410 Chipset Platform Controller Hub

**Datasheet - Volume 2 of 2**

---

*April 2020*

**Revision 001**



You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at Intel.com, or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or visit [www.intel.com/design/literature.htm](http://www.intel.com/design/literature.htm).

Intel, and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2020 Intel Corporation. All Rights Reserved.




# Contents

<b>1</b>	<b>Introduction.....</b>	<b>63</b>
<b>2</b>	<b>LPC Interface (D31:F0) .....</b>	<b>64</b>
2.1	LPC Configuration Registers Summary .....	64
2.1.1	Identifiers (ID)—Offset 0h .....	64
2.1.2	Device Command (CMD)—Offset 4h .....	65
2.1.3	Status (STS)—Offset 6h .....	66
2.1.4	Revision ID (RID)—Offset 8h.....	67
2.1.5	Class Code (CC)—Offset 9h.....	67
2.1.6	Header Type (HTYPE)—Offset Eh .....	68
2.1.7	Sub System Identifiers (SS)—Offset 2Ch .....	68
2.1.8	Capability List Pointer (CAPP)—Offset 34h.....	69
2.1.9	Serial IRQ Control (SCNT)—Offset 64h .....	69
2.1.10	I/O Decode Ranges (IOD)—Offset 80h.....	70
2.1.11	I/O Enables (IOE)—Offset 82h.....	71
2.1.12	LPC Generic I/O Range #1 (LGIR1)—Offset 84h.....	72
2.1.13	LPC Generic I/O Range #2 (LGIR2)—Offset 88h.....	73
2.1.14	LPC Generic I/O Range #3 (LGIR3)—Offset 8Ch.....	73
2.1.15	LPC Generic I/O Range #4 (LGIR4)—Offset 90h.....	73
2.1.16	USB Legacy Keyboard/Mouse Control (ULKMC)—Offset 94h.....	73
2.1.17	LPC Generic Memory Range (LGMR)—Offset 98h.....	75
2.1.18	FWH ID Select #1 (FS1)—Offset D0h .....	76
2.1.19	FWH ID Select #2 (FS2)—Offset D4h .....	77
2.1.20	BIOS Decode Enable (BDE)—Offset D8h .....	77
2.1.21	BIOS Control (BC)—Offset DCh .....	79
2.1.22	PCI Clock Control (PCCTL)—Offset E0h .....	81
2.2	LPC PCR Registers Summary.....	83
2.2.1	General Control & Function Disable (GCFD)—Offset 3418h .....	83
<b>3</b>	<b>Enhanced SPI Interface (D31:F0) .....</b>	<b>85</b>
3.1	Enhanced SPI (eSPI) PCI Configuration Registers Summary .....	85
3.1.1	Identifiers (ESPI_DID_VID)—Offset 0h .....	85
3.1.2	Device Status and Command (ESPI_STS_CMD)—Offset 4h.....	86
3.1.3	Class Code and Revision ID (ESPI_CC_RID)—Offset 8h.....	88
3.1.4	BIST, Header Type, Primary Latency Timer, Cache Line Size (ESPI_BIST_HTYPE_PLT_CLS)—Offset Ch .....	88
3.1.5	Sub System Identifiers (ESPI_SS)—Offset 2Ch .....	89
3.1.6	Capability List Pointer (ESPI_CAPP)—Offset 34h.....	89
3.1.7	I/O Decode Ranges and I/O Enables (ESPI_IOD_IOE)—Offset 80h .....	90
3.1.8	eSPI Generic I/O Range #1 (ESPI_LGIR1)—Offset 84h .....	92
3.1.9	eSPI Generic I/O Range #2 (ESPI_LGIR2)—Offset 88h .....	93
3.1.10	eSPI Generic I/O Range #3 (ESPI_LGIR3)—Offset 8Ch .....	94
3.1.11	eSPI Generic I/O Range #4 (ESPI_LGIR4)—Offset 90h .....	95
3.1.12	USB Legacy Keyboard/Mouse Control (ESPI_ULKMC)—Offset 94h.....	96
3.1.13	eSPI Generic Memory Range (ESPI_LGMR)—Offset 98h .....	98
3.1.14	FWH ID Select #1 (ESPI_FS1)—Offset D0h .....	98
3.1.15	FWH ID Select #2 (ESPI_FS2)—Offset D4h .....	99
3.1.16	BIOS Decode Enable (ESPI_BDE)—Offset D8h .....	100
3.1.17	BIOS Control (ESPI_BC)—Offset DCh .....	102
3.2	eSPI PCR Registers Summary .....	104



3.2.1	eSPI Slave Configuration and Link Control (SLV_CFG_REG_CTL)—Offset 4000h 104	
3.2.2	eSPI Slave Configuration Register Data (SLV_CFG_REG_DATA)—Offset 4004h . 106	
3.2.3	Peripheral Channel Error for Slave 0 (PCERR_SLV0)—Offset 4020h .....	107
3.2.4	Virtual Wire Channel Error for Channel 0 (VWERR_SLV0)—Offset 4030h .....	110
3.2.5	Flash Access Channel Error for Slave 0 (FCERR_SLV0)—Offset 4040h .....	113
3.2.6	Link Error for Slave 0 (LNKERR_SL0)—Offset 4050h .....	115
<b>4</b>	<b>P2SB Bridge (D31:F1) .....</b>	<b>118</b>
4.1	P2SB Configuration Registers Summary .....	118
4.1.1	PCI Identifier (PCIID)—Offset 0h .....	119
4.1.2	PCI Command (PCICMD)—Offset 4h .....	119
4.1.3	Revision ID (PCIRID)—Offset 8h .....	120
4.1.4	Class Code (PCICC)—Offset 9h .....	121
4.1.5	PCI Header Type (PCIHTYPE)—Offset Eh .....	121
4.1.6	Sideband Register Access BAR (SBREG_BAR)—Offset 10h .....	122
4.1.7	Sideband Register BAR High DWORD (SBREG_BARH)—Offset 14h .....	122
4.1.8	PCI Subsystem Identifiers (PCIHSS)—Offset 2Ch .....	123
4.1.9	VLW Bus:Device:Function (VBDF)—Offset 50h .....	123
4.1.10	ERROR Bus:Device:Function (EBDF)—Offset 52h .....	124
4.1.11	Routing Configuration (RCFG)—Offset 54h .....	124
4.1.12	High Performance Event Timer Configuration (HPTC)—Offset 60h .....	125
4.1.13	IOxAPIC Configuration (IOAC)—Offset 64h .....	126
4.1.14	IOxAPIC Bus:Device:Function (IBDF)—Offset 6Ch .....	126
4.1.15	HPET Bus:Device:Function (HBDF)—Offset 70h .....	127
4.1.16	Sideband Register posted 0 (SBREGPOSTED0)—Offset 80h .....	128
4.1.17	Sideband Register posted 1 (SBREGPOSTED1)—Offset 84h .....	128
4.1.18	Sideband Register posted 2 (SBREGPOSTED2)—Offset 88h .....	129
4.1.19	Sideband Register posted 3 (SBREGPOSTED3)—Offset 8Ch .....	129
4.1.20	Sideband Register posted 4 (SBREGPOSTED4)—Offset 90h .....	130
4.1.21	Sideband Register posted 5 (SBREGPOSTED5)—Offset 94h .....	130
4.1.22	Sideband Register posted 6 (SBREGPOSTED6)—Offset 98h .....	131
4.1.23	Sideband Register posted 7 (SBREGPOSTED7)—Offset 9Ch .....	132
4.1.24	Display Bus:Device:Function (DISPBDF)—Offset A0h .....	132
4.1.25	ICC Register Offsets (ICCOS)—Offset A4h .....	133
4.1.26	Endpoint Mask 0 (EPMASK0)—Offset B0h .....	134
4.1.27	Endpoint Mask 1 (EPMASK1)—Offset B4h .....	134
4.1.28	Endpoint Mask 2 (EPMASK2)—Offset B8h .....	134
4.1.29	Endpoint Mask 3 (EPMASK3)—Offset BCh .....	135
4.1.30	Endpoint Mask 4 (EPMASK4)—Offset C0h .....	135
4.1.31	Endpoint Mask 5 (EPMASK5)—Offset C4h .....	136
4.1.32	Endpoint Mask 6 (EPMASK6)—Offset C8h .....	136
4.1.33	Endpoint Mask 7 (EPMASK7)—Offset CCh .....	137
4.1.34	SBI Address (SBIADDR)—Offset D0h .....	137
4.1.35	SBI Data (SBIDATA)—Offset D4h .....	138
4.1.36	SBI Status (SBISTAT)—Offset D8h .....	138
4.1.37	SBI Routing Identification (SBIRID)—Offset DAh .....	139
4.1.38	SBI Extended Address (SBIEXTADDR)—Offset DCh .....	140
4.1.39	P2SB Control (P2SBC)—Offset E0h .....	140
4.1.40	Power Control Enable (PCE)—Offset E4h .....	141
<b>5</b>	<b>PMC Controller (D31:F2) .....</b>	<b>143</b>
5.1	Power Management Configuration Registers Summary .....	143
5.1.1	PCI Identifier (PCIID)—Offset 0h .....	143
5.1.2	Device Status & Command (PCISTS_PCICMD)—Offset 4h .....	144





5.1.3	Class Code & Revision ID (PCICC_PCIRID)—Offset 8h.....	145
5.1.4	Header Type & Master Latency Timer (PCIHTYPE_PCIMLT)—Offset Ch.....	145
5.1.5	32-bit Power Management Data Base Address Register (PM_DATA_BAR)—Offset 10h .....	146
5.1.6	Subsystem Identifiers (PCISID)—Offset 2Ch.....	147
5.1.7	ACPI Base Address (ABASE)—Offset 40h .....	147
5.1.8	ACPI Control (ACTL)—Offset 44h .....	148
5.1.9	PM Base Address (PWRMBASE)—Offset 48h .....	149
5.1.10	General PM Configuration A (GEN_PMCON_A)—Offset A0h .....	150
5.1.11	General PM Configuration B (GEN_PMCON_B)—Offset A4h .....	154
5.1.12	BM_BREAK_EN and Cx State Configuration Register (BM_CX_CNF)—Offset A8h 159	
5.1.13	Extended Test Mode Register 3 (ETR3)—Offset ACh .....	160
5.2	PMC I/O Based Registers Summary.....	161
5.2.1	Power Management 1 Enables and Status (PM1_EN_STS)—Offset 0h.....	162
5.2.2	Power Management 1 Control (PM1_CNT)—Offset 4h.....	166
5.2.3	Power Management 1 Timer (PM1_TMR)—Offset 8h .....	167
5.2.4	SMI Control and Enable (SMI_EN)—Offset 30h .....	168
5.2.5	SMI Status Register (SMI_STS)—Offset 34h .....	171
5.2.6	General Purpose Event Control (GPE_CTRL)—Offset 40h .....	174
5.2.7	Device Activity Status Register (DEVACT_STS)—Offset 44h .....	175
5.2.8	PM2a Control Block (PM2A_CNT_BLK)—Offset 50h .....	177
5.2.9	Over-Clocking WDT Control (OC_WDT_CTL)—Offset 54h.....	177
5.2.10	General Purpose Event 0 Status [31:0] (GPE0_STS_31_0)—Offset 80h.....	180
5.2.11	General Purpose Event 0 Status [63:32] (GPE0_STS_63_32)—Offset 84h ..	181
5.2.12	General Purpose Event 0 Status [95:64] (GPE0_STS_95_64)—Offset 88h ..	182
5.2.13	General Purpose Event 0 Status [127:96] (GPE0_STS[127:96])—Offset 8Ch .... 183	
5.2.14	General Purpose Event 0 Enable [31:0] (GPE0_EN_31_0)—Offset 90h .....	186
5.2.15	General Purpose Event 0 Enable [63:32] (GPE0_EN_63_32)—Offset 94h ...	187
5.2.16	General Purpose Event 0 Enable [95:64] (GPE0_EN_95_64)—Offset 98h ...	188
5.2.17	General Purpose Event 0 Enable [127:96] (GPE0_EN[127:96])—Offset 9Ch 188	
5.3	PMC Memory Mapped Registers Summary.....	190
5.3.1	Wake Alarm Device Timer: AC (WADT_AC)—Offset 0h .....	192
5.3.2	Wake Alarm Device Timer: DC (WADT_DC)—Offset 4h .....	193
5.3.3	Wake Alarm Device Expired Timer: AC (WADT_EXP_AC)—Offset 8h .....	194
5.3.4	Wake Alarm Device Expired Timer: DC (WADT_EXP_DC)—Offset Ch.....	195
5.3.5	Power and Reset Status (PRSTS)—Offset 10h .....	196
5.3.6	Chipset Initialization Register 14 (CIR14)—Offset 14h .....	197
5.3.7	Power Management Configuration Reg 1 (PM_CFG)—Offset 18h.....	197
5.3.8	Message to PMC (MTPMC)—Offset 20h.....	200
5.3.9	PCH Power Management Status (PCH_PM_STS2)—Offset 24h .....	200
5.3.10	S3 Power Gating Policies (S3_PWRGATE_POL)—Offset 28h.....	201
5.3.11	S4 Power Gating Policies (S4_PWRGATE_POL)—Offset 2Ch .....	202
5.3.12	S5 Power Gating Policies (S5_PWRGATE_POL)—Offset 30h.....	203
5.3.13	DeepSx Configuration (DSX_CFG)—Offset 34h .....	204
5.3.14	Power Management Configuration Reg 2 (PM_CFG2)—Offset 3Ch .....	205
5.3.15	Chipset Initialization Register 40 (CIR40)—Offset 40h .....	206
5.3.16	Chipset Initialization Register 44 (CIR44)—Offset 44h .....	206
5.3.17	Chipset Initialization Register 48 (CIR48)—Offset 48h .....	206
5.3.18	Chipset Initialization Register 4C (CIR4C)—Offset 4Ch .....	206
5.3.19	Chipset Initialization Register 50 (CIR50)—Offset 50h .....	206
5.3.20	Chipset Initialization Register 54 (CIR54)—Offset 54h .....	206
5.3.21	Chipset Initialization Register 58 (CIR58)—Offset 58h .....	206
5.3.22	Chipset Initialization Register 60 (CIR60)—Offset 60h .....	206



5.3.23	Chipset Initialization Register 68 (CIR68)—Offset 68h	206
5.3.24	Chipset Initialization Register 78 (CIR78)—Offset 78h	207
5.3.25	Chipset Initialization Register 7C (CIR7C)—Offset 7Ch	207
5.3.26	Chipset Initialization Register 80 (CIR80)—Offset 80h	207
5.3.27	Chipset Initialization Register 84 (CIR84)—Offset 84h	207
5.3.28	Chipset Initialization Register 88 (CIR88)—Offset 88h	207
5.3.29	Chipset Initialization Register 8C (CIR8C)—Offset 8Ch	207
5.3.30	Chipset Initialization Register 90 (CIR90)—Offset 90h	207
5.3.31	Chipset Initialization Register 98 (CIR98)—Offset 98h	207
5.3.32	Chipset Initialization Register A0 (CIRA0)—Offset A0h	207
5.3.33	Chipset Initialization Register A4 (CIRA4)—Offset A4h	207
5.3.34	Chipset Initialization Register A8 (CIRA8)—Offset A8h	207
5.3.35	Chipset Initialization Register AC (CIRAC)—Offset ACh	207
5.3.36	Chipset Initialization Register B0 (CIRB0)—Offset B0h	207
5.3.37	Chipset Initialization Register B4 (CIRB4)—Offset B4h	208
5.3.38	Chipset Initialization Register C0 (CIRC0)—Offset C0h	208
5.3.39	PMSYNC Thermal Power Reporting Configuration (PMSYNC_TPR_CFG)—Offset C4h	208
5.3.40	PM_SYNC Miscellaneous Configuration (PM_SYNC_MISC_CFG)—Offset C8h	209
5.3.41	Chipset Initialization Register D0 (CIRD0)—Offset D0h	210
5.3.42	Chipset Initialization Register D4 (CIRD4)—Offset D4h	210
5.3.43	Chipset Initialization Register DC (CIRDC)—Offset DCh	210
5.3.44	Chipset Initialization Register E0 (CIRE0)—Offset E0h	210
5.3.45	Chipset Initialization Register E4 (CIRE4)—Offset E4h	211
5.3.46	Chipset Initialization Register E8 (CIRE8)—Offset E8h	211
5.3.47	ACPI Timer Control (ACPI_TMR_CTL)—Offset FCh	212
5.3.48	Last TSC Alarm Value[31:0] (TSC_ALARM_LO)—Offset 110h	213
5.3.49	Last TSC Alarm Value[63:32] (TSC_ALARM_HI)—Offset 114h	213
5.3.50	GPIO Configuration (GPIO_CFG)—Offset 120h	214
5.3.51	Global Reset Causes (GBLRST_CAUSE0)—Offset 124h	215
5.3.52	Global Reset Causes Register 1 (GBLRST_CAUSE1)—Offset 128h	217
5.3.53	SLP S0 RESIDENCY (SLP_S0_RES)—Offset 13Ch	218
5.3.54	ModPhy Power Management Configuration 1 (MODPHY_PM_CFG1)—Offset 200h	219
5.3.55	MODPHY Power Management Configuration 2 (MODPHY_PM_CFG2)—Offset 204h	220
5.3.56	MODPHY Power Management Configuration 3 (MODPHY_PM_CFG3)—Offset 208h	221
5.3.57	MODPHY Power Management Configuration 4 (MODPHY_PM_CFG4)—Offset 20Ch	221
5.3.58	Chipset Initialization Register 31C (CIR31C)—Offset 31Ch	222
5.3.59	Chipset Initialization Register 324 (CIR324)—Offset 324h	223
5.3.60	Chipset Initialization Register 328 (CIR328)—Offset 328h	223
5.3.61	Chipset Initialization Register 32C (CIR32C)—Offset 32Ch	223
5.3.62	Clock Source Shutdown Control Reg 2 (CS_SD_CTL2)—Offset 3ECh	224
5.3.63	PFET Enable Ack Register 0 (PPFEAR0)—Offset 590h	224
5.3.64	PFET Enable Ack Register 1 (PPFEAR1)—Offset 594h	226
5.3.65	Host SW PG Control Register 1 (HSWPGCR1)—Offset 5D0h	227
5.3.66	Static PG Function Disable 1 (ST_PG_FDIS1)—Offset 620h	228
5.3.67	Chipset Initialization Register (NST_PG_FDIS_1)—Offset 628h	229
5.3.68	Capability Disable Read Register (FUSE_DIS_RD_2)—Offset 644h	231


<b>6</b>	<b>Intel® High Definition Audio (Intel® HD Audio) Interface (D31:F3)</b>	<b>232</b>
6.1	Intel® High Definition Audio (Intel® HD Audio) (D31:F3) PCI Configuration Registers Summary	232
6.1.1	Vendor Identification (VID)—Offset 0h	233



6.1.2	Device ID (DID)—Offset 2h.....	234
6.1.3	Command (CMD)—Offset 4h .....	234
6.1.4	Status (STS)—Offset 6h .....	235
6.1.5	Revision Identification (RID)—Offset 8h.....	236
6.1.6	Programming Interface (PI)—Offset 9h.....	237
6.1.7	Sub Class Code (SCC)—Offset Ah .....	237
6.1.8	Base Class Code (BCC)—Offset Bh .....	237
6.1.9	Cache Line Size (CLS)—Offset Ch .....	238
6.1.10	Latency Timer (LT)—Offset Dh .....	238
6.1.11	Header Type (HTYPE)—Offset Eh .....	239
6.1.12	Intel HD Audio Base Lower Address (HDALBA)—Offset 10h.....	239
6.1.13	Intel HD Audio Base Upper Address (HDAUBA)—Offset 14h .....	240
6.1.14	Shadowed PCI Configuration Lower Base Address (SPCLBA)—Offset 18h....	240
6.1.15	Shadowed PCI Configuration Upper Base Address (SPCUBA)—Offset 1Ch ...	241
6.1.16	Audio DSP Lower Base Address (ADSPLBA)—Offset 20h.....	242
6.1.17	Audio DSP Upper Base Address (ADSPUBA)—Offset 24h .....	242
6.1.18	Subsystem Vendor ID (SVID)—Offset 2Ch .....	243
6.1.19	Subsystem ID (SID)—Offset 2Eh .....	243
6.1.20	Capability Pointer (CAPPTR)—Offset 34h.....	244
6.1.21	Interrupt Line (INTLN)—Offset 3Ch .....	244
6.1.22	Interrupt Pin (INTPN)—Offset 3Dh .....	245
6.1.23	Power Gating Control (PGCTL)—Offset 44h.....	245
6.1.24	Clock Gating Control (CGCTL)—Offset 48h .....	246
6.1.25	PCI Power Management Capability ID (PID)—Offset 50h .....	248
6.1.26	Power Management Capabilities (PC)—Offset 52h .....	248
6.1.27	Power Management Control And Status (PCS)—Offset 54h .....	249
6.1.28	MSI Capability ID (MID)—Offset 60h .....	251
6.1.29	Message Signal Interrupt Message Control (MMC)—Offset 62h.....	252
6.1.30	MSI Message Lower Address (MMLA)—Offset 64h .....	252
6.1.31	MSI Message Upper Address (MMUA)—Offset 68h .....	253
6.1.32	MSI Message Data (MMD)—Offset 6Ch .....	253
6.1.33	PCI Express Capability ID (PXID)—Offset 70h.....	254
6.1.34	PCI Express Capabilities (PXC)—Offset 72h .....	254
6.1.35	Device Capabilities (DEVCAP)—Offset 74h.....	255
6.1.36	Device Control (DEVC)—Offset 78h .....	256
6.1.37	Device Status (DEVS)—Offset 7Ah .....	258
6.1.38	Extended Mode 3 (SEM3L)—Offset C8h.....	258
6.1.39	Lower Extended Mode 4 (SEM4L)—Offset D0h .....	260
6.1.40	Virtual Channel Enhanced Capability Header (VCCAP)—Offset 100h .....	261
6.1.41	Port VC Capability Register 1 (PVCCAP1)—Offset 104h.....	262
6.1.42	Port VC Capability Register 2 (PVCCAP2)—Offset 108h.....	263
6.1.43	Port VC Control Register (PVCCTL)—Offset 10Ch.....	264
6.1.44	Port VC Status Register (PVCSTS)—Offset 10Eh.....	264
6.1.45	VC0 Resource Capability Register (VC0CAP)—Offset 110h .....	265
6.1.46	VC0 Resource Control Register (VC0CTL)—Offset 114h .....	265
6.1.47	VC0 Resource Status Register (VC0STS)—Offset 11Ah.....	266
6.1.48	VCi Resource Capability Register (VCiCAP)—Offset 11Ch .....	267
6.1.49	VCi Resource Control Register (VCiCTL)—Offset 120h .....	268
6.1.50	VCi Resource Status Register (VCiSTS)—Offset 126h.....	269
6.2	Intel® High Definition Audio (Intel® HD Audio) (D31:F3) Memory Mapped I/O Registers Summary .....	270
6.2.1	Global Capabilities (GCAP)—Offset 0h.....	282
6.2.2	Minor Version (VMIN)—Offset 2h .....	283
6.2.3	Major Version (VMAJ)—Offset 3h .....	283
6.2.4	Output Payload Capability (OUTPAY)—Offset 4h.....	284



6.2.5	Input Payload Capability (INPAY)—Offset 6h .....	285
6.2.6	Global Control (GCTL)—Offset 8h .....	286
6.2.7	Wake Enable (WAKEEN)—Offset Ch .....	287
6.2.8	Wake Status (WAKESTS)—Offset Eh .....	288
6.2.9	Global Status (GSTS)—Offset 10h .....	289
6.2.10	Global Capabilities 2 (GCAP2)—Offset 12h .....	289
6.2.11	Linked List Capabilities Header (LLCH)—Offset 14h .....	290
6.2.12	Output Stream Payload Capability (OUTSTRMPAY)—Offset 18h .....	290
6.2.13	Input Stream Payload Capability (INSTRMPAY)—Offset 1Ah .....	291
6.2.14	Interrupt Control (INTCTL)—Offset 20h .....	292
6.2.15	Interrupt Status (INTSTS)—Offset 24h .....	293
6.2.16	Wall Clock Counter (WALCLK)—Offset 30h .....	294
6.2.17	Stream Synchronization (SSYNC)—Offset 38h .....	295
6.2.18	CORB Lower Base Address (CORBLBASE)—Offset 40h .....	296
6.2.19	CORB Upper Base Address (CORBUBASE)—Offset 44h .....	297
6.2.20	CORB Write Pointer (CORBWP)—Offset 48h .....	297
6.2.21	CORB Read Pointer (CORBRP)—Offset 4Ah .....	298
6.2.22	CORB Control (CORBCTL)—Offset 4Ch .....	299
6.2.23	CORB Status (CORBSTS)—Offset 4Dh .....	300
6.2.24	CORB Size (CORBSIZE)—Offset 4Eh .....	300
6.2.25	RIRB Lower Base Address (RIRBLBASE)—Offset 50h .....	301
6.2.26	RIRB Upper Base Address (RIRBUBASE)—Offset 54h .....	301
6.2.27	RIRB Write Pointer (RIRBWP)—Offset 58h .....	302
6.2.28	Response Interrupt Count (RINTCNT)—Offset 5Ah .....	303
6.2.29	RIRB Control (RIRBCTL)—Offset 5Ch .....	304
6.2.30	RIRB Status (RIRBSTS)—Offset 5Dh .....	304
6.2.31	RIRB Size (RIRBSIZE)—Offset 5Eh .....	305
6.2.32	Immediate Command (IC)—Offset 60h .....	306
6.2.33	Immediate Response (IR)—Offset 64h .....	306
6.2.34	DMA Position Lower Base Address (DPLBASE)—Offset 70h .....	307
6.2.35	DMA Position Upper Base Address (DPUBASE)—Offset 74h .....	308
6.2.36	Input/Output Stream Descriptor x Control (ISD0CTL)—Offset 80h .....	308
6.2.37	Stream Descriptor Status (ISD0STS)—Offset 83h .....	311
6.2.38	Input/Output Stream Descriptor x Link Position in Buffer (ISD0LPIB)—Offset 84h 312	
6.2.39	Input/Output Stream Descriptor x Cyclic Buffer Length (ISD0CBL)—Offset 88h 313	
6.2.40	Input/Output Stream Descriptor x Last Valid Index (ISD0LVI)—Offset 8Ch .	314
6.2.41	Input/Output Stream Descriptor x FIFO Eviction Watermark (ISD0FIFOW)— Offset 8Eh .....	315
6.2.42	Input/Output Stream Descriptor x FIFO Size (ISD0FIFOS)—Offset 90h .....	317
6.2.43	Input/Output Stream Descriptor x Format (ISD0FMT)—Offset 92h .....	318
6.2.44	Input/Output Stream Descriptor x FIFO Limit (ISD0FIFOL)—Offset 94h .....	320
6.2.45	Input/Output Stream Descriptor x Buffer Descriptor List Pointer Lower Base Address (ISD0BDLPLBA)—Offset 98h .....	321
6.2.46	Input/Output Stream Descriptor x Buffer Descriptor List Pointer Upper Base Address (ISD0BDLPUBA)—Offset 9Ch .....	322
6.2.47	Input/Output Stream Descriptor x Link Position in Buffer (OSD0LPIB)—Offset 164h .....	323
6.2.48	Input/Output Stream Descriptor x Cyclic Buffer Length (OSD0CBL)—Offset 168h 324	
6.2.49	Input/Output Stream Descriptor x Last Valid Index (OSD0LVI)—Offset 16Ch.... 324	
6.2.50	Input/Output Stream Descriptor x FIFO Eviction Watermark (OSD0FIFOW)— Offset 16Eh .....	325




6.2.51	Input/Output Stream Descriptor x FIFO Size (OSD0FIFOS)—Offset 170h....	326
6.2.52	Input/Output Stream Descriptor x Format (OSD0FMT)—Offset 172h.....	327
6.2.53	Input/Output Stream Descriptor x FIFO Limit (OSD0FIFOL)—Offset 174h...	328
6.2.54	Input/Output Stream Descriptor x Buffer Descriptor List Pointer Lower Base Address (OSD0BDLPLBA)—Offset 178h.....	329
6.2.55	Input/Output Stream Descriptor x Buffer Descriptor List Pointer Upper Base Address (OSD0BDLPUBA)—Offset 17Ch.....	330
6.2.56	Global Time Synchronization Capture Control (GTSCC2)—Offset 4DCh.....	330
6.2.57	Wall Frame Counter Captured (WALFCC2)—Offset 4E0h.....	331
6.2.58	Time Stamp Counter Captured Lower (TSCCL2)—Offset 4E4h.....	332
6.2.59	Time Stamp Counter Captured Upper (TSCCU2)—Offset 4E8h.....	332
6.2.60	Linear Link Position Frame Offset Captured (LLPFOC2)—Offset 4ECh.....	333
6.2.61	Linear Link Position Captured Lower (LLPCL2)—Offset 4F0h.....	333
6.2.62	Linear Link Position Captured Upper (LLPCU2)—Offset 4F4h.....	334
6.2.63	Global Time Synchronization Capability Header (GTSCH)—Offset 500h.....	335
6.2.64	Global Time Synchronization Capability Declaration (GTSCD)—Offset 504h.	335
6.2.65	Global Time Synchronization Controller Adjust Control (GTSCTLAC)—Offset 50Ch.....	336
6.2.66	Global Time Synchronization Capture Control (GTSCC0)—Offset 520h.....	337
6.2.67	Wall Frame Counter Captured (WALFCC0)—Offset 524h.....	338
6.2.68	Time Stamp Counter Captured Lower (TSCCL0)—Offset 528h.....	339
6.2.69	Time Stamp Counter Captured Upper (TSCCU0)—Offset 52Ch.....	339
6.2.70	Linear Link Position Frame Offset Captured (LLPFOC0)—Offset 534h.....	340
6.2.71	Linear Link Position Captured Lower (LLPCL0)—Offset 538h.....	340
6.2.72	Linear Link Position Captured Upper (LLPCU0)—Offset 53Ch.....	341
6.2.73	Global Time Synchronization Capture Control (GTSCC1)—Offset 540h.....	341
6.2.74	Wall Frame Counter Captured (WALFCC1)—Offset 544h.....	342
6.2.75	Time Stamp Counter Captured Lower (TSCCL1)—Offset 548h.....	343
6.2.76	Time Stamp Counter Captured Upper (TSCCU1)—Offset 54Ch.....	343
6.2.77	Linear Link Position Frame Offset Captured (LLPFOC1)—Offset 554h.....	344
6.2.78	Linear Link Position Captured Lower (LLPCL1)—Offset 558h.....	344
6.2.79	Linear Link Position Captured Upper (LLPCU1)—Offset 55Ch.....	345
6.2.80	Software Position Based FIFO Capability Header (SPBFCH)—Offset 700h....	346
6.2.81	Software Position Based FIFO Control (SPBFCTL)—Offset 704h.....	346
6.2.82	Processing Pipe Capability Header (PPCH)—Offset 800h.....	347
6.2.83	Processing Pipe Control (PPCTL)—Offset 804h.....	348
6.2.84	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHCOLLPL)—Offset 810h.....	349
6.2.85	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHCOLLPU)—Offset 814h.....	349
6.2.86	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHCOLDPL)—Offset 818h.....	350
6.2.87	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHCOLDPU)—Offset 81Ch.....	350
6.2.88	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC1LLPL)—Offset 820h.....	351
6.2.89	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC1LLPU)—Offset 824h.....	352
6.2.90	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC1LDPL)—Offset 828h.....	352
6.2.91	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC1LDPU)—Offset 82Ch.....	353
6.2.92	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC2LLPL)—Offset 830h.....	353
6.2.93	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC2LLPU)—Offset 834h.....	354





6.2.94	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC2LDPL)—Offset 838h .....	354
6.2.95	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC2LDPU)—Offset 83Ch .....	355
6.2.96	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC3LLPL)—Offset 840h .....	356
6.2.97	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC3LLPU)—Offset 844h .....	356
6.2.98	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC3LDPL)—Offset 848h .....	357
6.2.99	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC3LDPU)—Offset 84Ch .....	357
6.2.100	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC4LLPL)—Offset 850h .....	358
6.2.101	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC4LLPU)—Offset 854h .....	359
6.2.102	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC4LDPL)—Offset 858h .....	359
6.2.103	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC4LDPU)—Offset 85Ch .....	360
6.2.104	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC5LLPL)—Offset 860h .....	360
6.2.105	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC5LLPU)—Offset 864h .....	361
6.2.106	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC5LDPL)—Offset 868h .....	361
6.2.107	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC5LDPU)—Offset 86Ch .....	362
6.2.108	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC6LLPL)—Offset 870h .....	363
6.2.109	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC6LLPU)—Offset 874h .....	363
6.2.110	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC6LDPL)—Offset 878h .....	364
6.2.111	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC6LDPU)—Offset 87Ch .....	364
6.2.112	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHCOLLPL)—Offset 880h .....	365
6.2.113	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHCOLLPU)—Offset 884h .....	366
6.2.114	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHCOLDPL)—Offset 888h .....	366
6.2.115	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHCOLDPU)—Offset 88Ch .....	367
6.2.116	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC1LLPL)—Offset 890h .....	367
6.2.117	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC1LLPU)—Offset 894h .....	368
6.2.118	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC1LDPL)—Offset 898h .....	368
6.2.119	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC1LDPU)—Offset 89Ch .....	369
6.2.120	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC2LLPL)—Offset 8A0h .....	370
6.2.121	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC2LLPU)—Offset 8A4h .....	370




6.2.122	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC2LDPL)—Offset 8A8h	371
6.2.123	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC2LDPU)—Offset 8ACh	371
6.2.124	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC3LLPL)—Offset 8B0h	372
6.2.125	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC3LLPU)—Offset 8B4h	373
6.2.126	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC3LDPL)—Offset 8B8h	373
6.2.127	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC3LDPU)—Offset 8BCh	374
6.2.128	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC4LLPL)—Offset 8C0h	374
6.2.129	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC4LLPU)—Offset 8C4h	375
6.2.130	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC4LDPL)—Offset 8C8h	375
6.2.131	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC4LDPU)—Offset 8CCh	376
6.2.132	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC5LLPL)—Offset 8D0h	377
6.2.133	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC5LLPU)—Offset 8D4h	377
6.2.134	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC5LDPL)—Offset 8D8h	378
6.2.135	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC5LDPU)—Offset 8DCh	378
6.2.136	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC6LLPL)—Offset 8E0h	379
6.2.137	Link 0 Output Payload Capability (LOUTPAY0)—Offset 8E0h	380
6.2.138	Link 0 Input Payload Capability (LINPAY0)—Offset 8E2h	380
6.2.139	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC6LLPU)—Offset 8E4h	381
6.2.140	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC6LDPL)—Offset 8E8h	382
6.2.141	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC6LDPU)—Offset 8ECh	382
6.2.142	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC7LLPL)—Offset 8F0h	383
6.2.143	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC7LLPU)—Offset 8F4h	383
6.2.144	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC7LDPL)—Offset 8F8h	384
6.2.145	Link 1 Output Payload Capability (LOUTPAY1)—Offset 8F8h	385
6.2.146	Link 1 Input Payload Capability (LINPAY1)—Offset 8FAh	385
6.2.147	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC7LDPU)—Offset 8FCh	386
6.2.148	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC8LLPL)—Offset 900h	387
6.2.149	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC8LLPU)—Offset 904h	387
6.2.150	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC8LDPL)—Offset 908h	388
6.2.151	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC8LDPU)—Offset 90Ch	388



6.2.152	Input/Output Processing Pipe's Link Connection x Control (IPPLC0CTL)—Offset 910h .....	389
6.2.153	Input/Output Processing Pipe's Link Connection x Format (IPPLC0FMT)—Offset 914h .....	390
6.2.154	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC0LLPL)—Offset 918h .....	392
6.2.155	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC0LLPU)—Offset 91Ch .....	393
6.2.156	Input/Output Processing Pipe's Link Connection x Control (IPPLC1CTL)—Offset 920h .....	393
6.2.157	Input/Output Processing Pipe's Link Connection x Format (IPPLC1FMT)—Offset 924h .....	394
6.2.158	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC1LLPL)—Offset 928h .....	396
6.2.159	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC1LLPU)—Offset 92Ch .....	397
6.2.160	Input/Output Processing Pipe's Link Connection x Control (IPPLC2CTL)—Offset 930h .....	397
6.2.161	Input/Output Processing Pipe's Link Connection x Format (IPPLC2FMT)—Offset 934h .....	398
6.2.162	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC2LLPL)—Offset 938h .....	400
6.2.163	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC2LLPU)—Offset 93Ch .....	401
6.2.164	Input/Output Processing Pipe's Link Connection x Control (IPPLC3CTL)—Offset 940h .....	401
6.2.165	Input/Output Processing Pipe's Link Connection x Format (IPPLC3FMT)—Offset 944h .....	402
6.2.166	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC3LLPL)—Offset 948h .....	404
6.2.167	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC3LLPU)—Offset 94Ch .....	405
6.2.168	Input/Output Processing Pipe's Link Connection x Control (IPPLC4CTL)—Offset 950h .....	405
6.2.169	Input/Output Processing Pipe's Link Connection x Format (IPPLC4FMT)—Offset 954h .....	406
6.2.170	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC4LLPL)—Offset 958h .....	408
6.2.171	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC4LLPU)—Offset 95Ch .....	409
6.2.172	Input/Output Processing Pipe's Link Connection x Control (IPPLC5CTL)—Offset 960h .....	409
6.2.173	Input/Output Processing Pipe's Link Connection x Format (IPPLC5FMT)—Offset 964h .....	410
6.2.174	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC5LLPL)—Offset 968h .....	412
6.2.175	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC5LLPU)—Offset 96Ch .....	413
6.2.176	Input/Output Processing Pipe's Link Connection x Control (IPPLC6CTL)—Offset 970h .....	413
6.2.177	Input/Output Processing Pipe's Link Connection x Format (IPPLC6FMT)—Offset 974h .....	414
6.2.178	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC6LLPL)—Offset 978h .....	416
6.2.179	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC6LLPU)—Offset 97Ch .....	417





6.2.180	Input/Output Processing Pipe's Link Connection x Control (OPPLC0CTL)—Offset 980h .....	417
6.2.181	Input/Output Processing Pipe's Link Connection x Format (OPPLC0FMT)—Offset 984h .....	418
6.2.182	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC0LLPL)—Offset 988h .....	420
6.2.183	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC0LLPU)—Offset 98Ch .....	421
6.2.184	Input/Output Processing Pipe's Link Connection x Control (OPPLC1CTL)—Offset 990h .....	421
6.2.185	Input/Output Processing Pipe's Link Connection x Format (OPPLC1FMT)—Offset 994h .....	422
6.2.186	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC1LLPL)—Offset 998h .....	424
6.2.187	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC1LLPU)—Offset 99Ch .....	425
6.2.188	Input/Output Processing Pipe's Link Connection x Control (OPPLC2CTL)—Offset 9A0h .....	425
6.2.189	Input/Output Processing Pipe's Link Connection x Format (OPPLC2FMT)—Offset 9A4h .....	426
6.2.190	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC2LLPL)—Offset 9A8h .....	428
6.2.191	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC2LLPU)—Offset 9ACh .....	429
6.2.192	Input/Output Processing Pipe's Link Connection x Control (OPPLC3CTL)—Offset 9B0h .....	429
6.2.193	Input/Output Processing Pipe's Link Connection x Format (OPPLC3FMT)—Offset 9B4h .....	430
6.2.194	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC3LLPL)—Offset 9B8h .....	432
6.2.195	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC3LLPU)—Offset 9BCh .....	433
6.2.196	Input/Output Processing Pipe's Link Connection x Control (OPPLC4CTL)—Offset 9C0h .....	433
6.2.197	Input/Output Processing Pipe's Link Connection x Format (OPPLC4FMT)—Offset 9C4h .....	434
6.2.198	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC4LLPL)—Offset 9C8h .....	436
6.2.199	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC4LLPU)—Offset 9CCh .....	437
6.2.200	Input/Output Processing Pipe's Link Connection x Control (OPPLC5CTL)—Offset 9D0h .....	437
6.2.201	Input/Output Processing Pipe's Link Connection x Format (OPPLC5FMT)—Offset 9D4h .....	438
6.2.202	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC5LLPL)—Offset 9D8h .....	440
6.2.203	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC5LLPU)—Offset 9DCh .....	441
6.2.204	Input/Output Processing Pipe's Link Connection x Control (OPPLC6CTL)—Offset 9E0h .....	441
6.2.205	Input/Output Processing Pipe's Link Connection x Format (OPPLC6FMT)—Offset 9E4h .....	442
6.2.206	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC6LLPL)—Offset 9E8h .....	444
6.2.207	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC6LLPU)—Offset 9ECh .....	445




6.2.208	Input/Output Processing Pipe's Link Connection x Control (OPPLC7CTL)—Offset 9F0h .....	445
6.2.209	Input/Output Processing Pipe's Link Connection x Format (OPPLC7FMT)—Offset 9F4h .....	446
6.2.210	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC7LLPL)—Offset 9F8h .....	448
6.2.211	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC7LLPU)—Offset 9FCh .....	449
6.2.212	Input/Output Processing Pipe's Link Connection x Control (OPPLC8CTL)—Offset A00h .....	449
6.2.213	Input/Output Processing Pipe's Link Connection x Format (OPPLC8FMT)—Offset A04h .....	450
6.2.214	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC8LLPL)—Offset A08h .....	452
6.2.215	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC8LLPU)—Offset A0Ch .....	453
6.2.216	Multiple Links Capability Header (MLCH)—Offset C00h .....	453
6.2.217	Multiple Links Capability Declaration (MLCD)—Offset C04h .....	454
6.2.218	Link 0 Capabilities (LCAP0)—Offset C40h .....	454
6.2.219	Link 0 Control (LCTL0)—Offset C44h .....	455
6.2.220	Link 0 Output Stream ID Mapping Valid (LOSIDV0)—Offset C48h .....	457
6.2.221	Link 0 SDI Identifier (LSDIID0)—Offset C4Ch .....	459
6.2.222	Link 0 Per Stream Output Overhead (LPSO00)—Offset C50h .....	460
6.2.223	Link 0 Per Stream Input Overhead (LPSIO0)—Offset C52h .....	460
6.2.224	Link 0 Wall Frame Counter (LWALFC0)—Offset C58h .....	461
6.2.225	Link 1 Capabilities (LCAP1)—Offset C80h .....	461
6.2.226	Link 1 Control (LCTL1)—Offset C84h .....	462
6.2.227	Link 1 Output Stream ID Mapping Valid (LOSIDV1)—Offset C88h .....	463
6.2.228	Link 1 SDI Identifier (LSDIID1)—Offset C8Ch .....	465
6.2.229	Link 1 Per Stream Output Overhead (LPSO01)—Offset C90h .....	466
6.2.230	Link 1 Per Stream Input Overhead (LPSIO1)—Offset C92h .....	466
6.2.231	Link 1 Wall Frame Counter (LWALFC1)—Offset C98h .....	467
6.2.232	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC7LLPL)—Offset 4A10h .....	467
6.2.233	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC7LLPU)—Offset 4A14h .....	468
6.2.234	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC7LDPL)—Offset 4A18h .....	468
6.2.235	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC7LDPU)—Offset 4A1Ch .....	469
6.2.236	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC8LLPL)—Offset 4A20h .....	470
6.2.237	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC8LLPU)—Offset 4A24h .....	470
6.2.238	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC8LDPL)—Offset 4A28h .....	471
6.2.239	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC8LDPU)—Offset 4A2Ch .....	471
6.2.240	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC9LLPL)—Offset 4A30h .....	472
6.2.241	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC9LLPU)—Offset 4A34h .....	473
6.2.242	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC9LDPL)—Offset 4A38h .....	473
6.2.243	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC9LDPU)—Offset 4A3Ch .....	474



6.2.244	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC10LLPL)—Offset 4A40h	474
6.2.245	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC10LLPU)—Offset 4A44h	475
6.2.246	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC10LDPL)—Offset 4A48h	475
6.2.247	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC10LDPU)—Offset 4A4Ch	476
6.2.248	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC11LLPL)—Offset 4A50h	477
6.2.249	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC11LLPU)—Offset 4A54h	477
6.2.250	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC11LDPL)—Offset 4A58h	478
6.2.251	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC11LDPU)—Offset 4A5Ch	478
6.2.252	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC12LLPL)—Offset 4A60h	479
6.2.253	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC12LLPU)—Offset 4A64h	480
6.2.254	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC12LDPL)—Offset 4A68h	480
6.2.255	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC12LDPU)—Offset 4A6Ch	481
6.2.256	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC13LLPL)—Offset 4A70h	481
6.2.257	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC13LLPU)—Offset 4A74h	482
6.2.258	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC13LDPL)—Offset 4A78h	482
6.2.259	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC13LDPU)—Offset 4A7Ch	483
6.2.260	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC14LLPL)—Offset 4A80h	484
6.2.261	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC14LLPU)—Offset 4A84h	484
6.2.262	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC14LDPL)—Offset 4A88h	485
6.2.263	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC14LDPU)—Offset 4A8Ch	485
6.2.264	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC9LLPL)—Offset 4A90h	486
6.2.265	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC9LLPU)—Offset 4A94h	487
6.2.266	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC9LDPL)—Offset 4A98h	487
6.2.267	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC9LDPU)—Offset 4A9Ch	488
6.2.268	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC10LLPL)—Offset 4AA0h	488
6.2.269	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC10LLPU)—Offset 4AA4h	489
6.2.270	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC10LDPL)—Offset 4AA8h	489
6.2.271	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC10LDPU)—Offset 4AACh	490



6.2.272	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC11LLPL)—Offset 4AB0h	491
6.2.273	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC11LLPU)—Offset 4AB4h	491
6.2.274	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC11LDPL)—Offset 4AB8h	492
6.2.275	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC11LDPU)—Offset 4ABCh	492
6.2.276	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC12LLPL)—Offset 4AC0h	493
6.2.277	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC12LLPU)—Offset 4AC4h	494
6.2.278	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC12LDPL)—Offset 4AC8h	494
6.2.279	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC12LDPU)—Offset 4ACCh	495
6.2.280	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC13LLPL)—Offset 4AD0h	495
6.2.281	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC13LLPU)—Offset 4AD4h	496
6.2.282	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC13LDPL)—Offset 4AD8h	496
6.2.283	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC13LDPU)—Offset 4ADCh	497
6.2.284	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC14LLPL)—Offset 4AE0h	498
6.2.285	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC14LLPU)—Offset 4AE4h	498
6.2.286	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC14LDPL)—Offset 4AE8h	499
6.2.287	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC14LDPU)—Offset 4AECh	499
6.2.288	Input/Output Processing Pipe's Link Connection x Control (IPPLC7CTL)—Offset 4AF0h	500
6.2.289	Input/Output Processing Pipe's Link Connection x Format (IPPLC7FMT)—Offset 4AF4h	501
6.2.290	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC7LLPL)—Offset 4AF8h	503
6.2.291	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC7LLPU)—Offset 4AFCh	504
6.2.292	Input/Output Processing Pipe's Link Connection x Control (IPPLC8CTL)—Offset 4B00h	504
6.2.293	Input/Output Processing Pipe's Link Connection x Format (IPPLC8FMT)—Offset 4B04h	505
6.2.294	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC8LLPL)—Offset 4B08h	507
6.2.295	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC8LLPU)—Offset 4B0Ch	508
6.2.296	Input/Output Processing Pipe's Link Connection x Control (IPPLC9CTL)—Offset 4B10h	508
6.2.297	Input/Output Processing Pipe's Link Connection x Format (IPPLC9FMT)—Offset 4B14h	509
6.2.298	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC9LLPL)—Offset 4B18h	511
6.2.299	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC9LLPU)—Offset 4B1Ch	512




6.2.300	Input/Output Processing Pipe's Link Connection x Control (IPPLC10CTL)—Offset 4B20h.....	512
6.2.301	Input/Output Processing Pipe's Link Connection x Format (IPPLC10FMT)—Offset 4B24h.....	513
6.2.302	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC10LLPL)—Offset 4B28h .....	515
6.2.303	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC10LLPU)—Offset 4B2Ch .....	516
6.2.304	Input/Output Processing Pipe's Link Connection x Control (IPPLC11CTL)—Offset 4B30h.....	516
6.2.305	Input/Output Processing Pipe's Link Connection x Format (IPPLC11FMT)—Offset 4B34h.....	517
6.2.306	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC11LLPL)—Offset 4B38h .....	519
6.2.307	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC11LLPU)—Offset 4B3Ch .....	520
6.2.308	Input/Output Processing Pipe's Link Connection x Control (IPPLC12CTL)—Offset 4B40h.....	520
6.2.309	Input/Output Processing Pipe's Link Connection x Format (IPPLC12FMT)—Offset 4B44h.....	521
6.2.310	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC12LLPL)—Offset 4B48h .....	523
6.2.311	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC12LLPU)—Offset 4B4Ch .....	524
6.2.312	Input/Output Processing Pipe's Link Connection x Control (IPPLC13CTL)—Offset 4B50h.....	524
6.2.313	Input/Output Processing Pipe's Link Connection x Format (IPPLC13FMT)—Offset 4B54h.....	525
6.2.314	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC13LLPL)—Offset 4B58h .....	527
6.2.315	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC13LLPU)—Offset 4B5Ch .....	528
6.2.316	Input/Output Processing Pipe's Link Connection x Control (IPPLC14CTL)—Offset 4B60h.....	528
6.2.317	Input/Output Processing Pipe's Link Connection x Format (IPPLC14FMT)—Offset 4B64h.....	529
6.2.318	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC14LLPL)—Offset 4B68h .....	531
6.2.319	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC14LLPU)—Offset 4B6Ch .....	532
6.2.320	Input/Output Processing Pipe's Link Connection x Control (OPPLC9CTL)—Offset 4B70h.....	532
6.2.321	Input/Output Processing Pipe's Link Connection x Format (OPPLC9FMT)—Offset 4B74h.....	533
6.2.322	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC9LLPL)—Offset 4B78h .....	535
6.2.323	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC9LLPU)—Offset 4B7Ch.....	536
6.2.324	Input/Output Processing Pipe's Link Connection x Control (OPPLC10CTL)—Offset 4B80h.....	536
6.2.325	Input/Output Processing Pipe's Link Connection x Format (OPPLC10FMT)—Offset 4B84h.....	537
6.2.326	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC10LLPL)—Offset 4B88h .....	539
6.2.327	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC10LLPU)—Offset 4B8Ch .....	540



6.2.328	Input/Output Processing Pipe's Link Connection x Control (OPPLC11CTL)—Offset 4B90h .....	540
6.2.329	Input/Output Processing Pipe's Link Connection x Format (OPPLC11FMT)—Offset 4B94h .....	541
6.2.330	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC11LLPL)—Offset 4B98h .....	543
6.2.331	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC11LLPU)—Offset 4B9Ch .....	544
6.2.332	Input/Output Processing Pipe's Link Connection x Control (OPPLC12CTL)—Offset 4BA0h .....	544
6.2.333	Input/Output Processing Pipe's Link Connection x Format (OPPLC12FMT)—Offset 4BA4h .....	545
6.2.334	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC12LLPL)—Offset 4BA8h .....	547
6.2.335	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC12LLPU)—Offset 4BACH .....	548
6.2.336	Input/Output Processing Pipe's Link Connection x Control (OPPLC13CTL)—Offset 4BB0h .....	548
6.2.337	Input/Output Processing Pipe's Link Connection x Format (OPPLC13FMT)—Offset 4BB4h .....	549
6.2.338	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC13LLPL)—Offset 4BB8h .....	551
6.2.339	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC13LLPU)—Offset 4BBCh .....	552
6.2.340	Input/Output Processing Pipe's Link Connection x Control (OPPLC14CTL)—Offset 4BC0h .....	552
6.2.341	Input/Output Processing Pipe's Link Connection x Format (OPPLC14FMT)—Offset 4BC4h .....	553
6.2.342	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC14LLPL)—Offset 4BC8h .....	555
6.2.343	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC14LLPU)—Offset 4BCCh .....	556
6.3	HDA Private Configuration Registers Summary.....	556
6.3.1	Feature Disable (FUSVAL)—Offset F0h .....	556
6.3.2	Function Configuration (FNCFG)—Offset 530h .....	557
6.3.3	Codec Configuration (CDCCFG)—Offset 534h .....	558
6.3.4	Audio PLL Parameters 0 (APLLP0)—Offset 610h.....	558
6.3.5	Audio PLL Parameters 1 (APLLP1)—Offset 614h.....	559
6.3.6	Audio PLL Parameters 2 (APLLP2)—Offset 618h.....	559
<b>7</b>	<b>SMBus Interface (D31:F4).....</b>	<b>560</b>
7.1	SMBus Configuration Registers Summary .....	560
7.1.1	Vendor ID (VID)—Offset 0h .....	560
7.1.2	Device ID (DID)—Offset 2h .....	561
7.1.3	Command (CMD)—Offset 4h.....	561
7.1.4	Device Status (DS)—Offset 6h .....	562
7.1.5	Revision ID (RID)—Offset 8h .....	563
7.1.6	Programming Interface (PI)—Offset 9h .....	564
7.1.7	Sub Class Code (SCC)—Offset Ah .....	564
7.1.8	Base Class Code (BCC)—Offset Bh.....	564
7.1.9	SMBus Memory Base Address_31_0 (SMBMBAR_31_0)—Offset 10h.....	565
7.1.10	SMBus Memory Base Address_63_32 (SMBMBAR_63_32)—Offset 14h .....	566
7.1.11	SMB Base Address (SBA)—Offset 20h .....	566
7.1.12	SVID (SVID)—Offset 2Ch .....	567
7.1.13	SID (SID)—Offset 2Eh .....	567
7.1.14	Interrupt Line (INTLN)—Offset 3Ch .....	567
7.1.15	Interrupt Pin (INTPN)—Offset 3Dh.....	568






7.1.16	Host Configuration (HCFG)—Offset 40h .....	568
7.1.17	TCO Base Address (TCOBASE)—Offset 50h .....	569
7.1.18	TCO Control (TCOCTL)—Offset 54h .....	570
7.1.19	Host SMBus Timing (HTIM)—Offset 64h .....	571
7.1.20	SMBus Power Gating (SMBSM)—Offset 80h .....	571
7.2	SMBus I/O and Memory Mapped I/O Registers Summary .....	571
7.2.1	Host Status Register Address (HSTS)—Offset 0h .....	572
7.2.2	Host Control Register (HCTL)—Offset 2h .....	574
7.2.3	Host Command Register (HCMD)—Offset 3h .....	576
7.2.4	Transmit Slave Address Register (TSA)—Offset 4h .....	576
7.2.5	Data 0 Register (HD0)—Offset 5h .....	577
7.2.6	Data 1 Register (HD1)—Offset 6h .....	577
7.2.7	Host Block Data (HBD)—Offset 7h .....	578
7.2.8	Packet Error Check Data Register (PEC)—Offset 8h .....	579
7.2.9	Receive Slave Address Register (RSA)—Offset 9h .....	580
7.2.10	Slave Data Register (SD)—Offset Ah .....	580
7.2.11	Auxiliary Status (AUXS)—Offset Ch .....	581
7.2.12	Auxiliary Control (AUXC)—Offset Dh .....	582
7.2.13	SMLINK_PIN_CTL Register (SMLC)—Offset Eh .....	582
7.2.14	SMBUS_PIN_CTL Register (SMBC)—Offset Fh .....	583
7.2.15	Slave Status Register (SSTS)—Offset 10h .....	584
7.2.16	Slave Command Register (SCMD)—Offset 11h .....	585
7.2.17	Notify Device Address Register (NDA)—Offset 14h .....	586
7.2.18	Notify Data Low Byte Register (NDLB)—Offset 16h .....	587
7.2.19	Notify Data High Byte Register (NDHB)—Offset 17h .....	587
7.3	SMBus PCR Registers Summary .....	587
7.3.1	TCO Configuration (TCOCFG)—Offset 0h .....	588
7.3.2	General Control (GC)—Offset Ch .....	589
7.3.3	Power Control Enable (PCE)—Offset 10h .....	590
<b>8</b>	<b>SPI Interface (D31:F5) .....</b>	<b>591</b>
8.1	SPI Configuration Registers Summary .....	591
8.1.1	Device ID and Vendor ID (BIOS_SPI_DID_VID)—Offset 0h .....	591
8.1.2	Status and Command (BIOS_SPI_STS_CMD)—Offset 4h .....	591
8.1.3	Revision ID (BIOS_SPI_CC_RID)—Offset 8h .....	593
8.1.4	BIST, Header Type, Latency Timer, Cache Line Size (BIOS_SPI_BIST_HTYPE_LT_CLS)—Offset Ch .....	594
8.1.5	SPI BAR0 MMIO (BIOS_SPI_BAR0)—Offset 10h .....	594
8.1.6	SPI Unsupported Request Status (BIOS_SPI_UR_STS_CTL)—Offset D0h .....	595
8.1.7	BIOS Decode Enable (BIOS_SPI_BDE)—Offset D8h .....	596
8.1.8	BIOS Control (BIOS_SPI_BC)—Offset DCh .....	598
8.2	SPI Memory Mapped Registers Summary .....	600
8.2.1	SPI BIOS MMIO PRI (BIOS_BFPREG)—Offset 0h .....	601
8.2.2	Hardware Sequencing Flash Status and Control (BIOS_HSFSTS_CTL)—Offset 4h 602	602
8.2.3	Flash Address (BIOS_FADDR)—Offset 8h .....	604
8.2.4	Discrete Lock Bits (BIOS_DLOCK)—Offset Ch .....	605
8.2.5	Flash Data 0 (BIOS_FDATA0)—Offset 10h .....	606
8.2.6	Flash Data 1 (BIOS_FDATA1)—Offset 14h .....	607
8.2.7	Flash Data 2 (BIOS_FDATA2)—Offset 18h .....	608
8.2.8	Flash Data 3 (BIOS_FDATA3)—Offset 1Ch .....	608
8.2.9	Flash Data 4 (BIOS_FDATA4)—Offset 20h .....	608
8.2.10	Flash Data 5 (BIOS_FDATA5)—Offset 24h .....	609
8.2.11	Flash Data 6 (BIOS_FDATA6)—Offset 28h .....	609
8.2.12	Flash Data 7 (BIOS_FDATA7)—Offset 2Ch .....	610



8.2.13	Flash Data 8 (BIOS_FDATA8)—Offset 30h .....	610
8.2.14	Flash Data 9 (BIOS_FDATA9)—Offset 34h .....	611
8.2.15	Flash Data 10 (BIOS_FDATA10)—Offset 38h.....	611
8.2.16	Flash Data 11 (BIOS_FDATA11)—Offset 3Ch.....	612
8.2.17	Flash Data 12 (BIOS_FDATA12)—Offset 40h.....	612
8.2.18	Flash Data 13 (BIOS_FDATA13)—Offset 44h.....	613
8.2.19	Flash Data 14 (BIOS_FDATA14)—Offset 48h.....	613
8.2.20	Flash Data 15 (BIOS_FDATA15)—Offset 4Ch.....	614
8.2.21	Flash Region Access Permissions (BIOS_FRACC)—Offset 50h .....	614
8.2.22	Flash Region 0 (BIOS_FREG0)—Offset 54h .....	616
8.2.23	Flash Region 1 (BIOS_FREG1)—Offset 58h .....	616
8.2.24	Flash Region 2 (BIOS_FREG2)—Offset 5Ch .....	617
8.2.25	Flash Region 3 (BIOS_FREG3)—Offset 60h .....	618
8.2.26	Flash Region 4 (BIOS_FREG4)—Offset 64h .....	618
8.2.27	Flash Region 5 (BIOS_FREG5)—Offset 68h .....	619
8.2.28	Flash Protected Range 0 (BIOS_FPR0)—Offset 84h .....	620
8.2.29	Flash Protected Range 1 (BIOS_FPR1)—Offset 88h .....	621
8.2.30	Flash Protected Range 2 (BIOS_FPR2)—Offset 8Ch .....	622
8.2.31	Flash Protected Range 3 (BIOS_FPR3)—Offset 90h .....	623
8.2.32	Flash Protected Range 4 (BIOS_FPR4)—Offset 94h .....	624
8.2.33	Global Protected Range 0 (BIOS_GPR0)—Offset 98h .....	625
8.2.34	Secondary Flash Region Access Permissions (BIOS_SFRACC)—Offset B0h... ..	626
8.2.35	Flash Descriptor Observability Control (BIOS_FDOC)—Offset B4h .....	626
8.2.36	Flash Descriptor Observability Data (BIOS_FDOD)—Offset B8h.....	627
8.2.37	Additional Flash Control (BIOS_AFC)—Offset C0h .....	628
8.2.38	Vendor Specific Component Capabilities for Component 0 (BIOS_SFDP0_VSCC0)—Offset C4h .....	628
8.2.39	Vendor Specific Component Capabilities for Component 1 (BIOS_SFDP1_VSCC1)—Offset C8h .....	631
8.2.40	Parameter Table Index (BIOS_PTINX)—Offset CCh .....	633
8.2.41	Parameter Table Data (BIOS_PTDATA)—Offset D0h .....	634
8.2.42	SPI Bus Requester Status (BIOS_SBRIS)—Offset D4h .....	634
8.3	BIOS Flash Program Registers Summary .....	636
8.3.1	Set Strap Msg Lock (SSML)—Offset F0h .....	636
8.3.2	Set Strap Msg Control (SSMC)—Offset F4h .....	636
8.3.3	Set Strap Msg Data (SSMD)—Offset F8h .....	637
<b>9</b>	<b>Integrated GbE (D31:F6) .....</b>	<b>639</b>
9.1	GbE Configuration Registers Summary.....	639
9.1.1	GbE Vendor and Device Identification Register (GBE_VID_DID)—Offset 0h ..	639
9.1.2	PCI Command & Status Register (PCICMD_STS)—Offset 4h .....	640
9.1.3	Revision Identification & Class Code Register (RID_CC)—Offset 8h .....	642
9.1.4	Cache Line Size Primary Latency Timer & Header Type Register (CLS_PLT_HEADTYP)—Offset Ch .....	643
9.1.5	Memory Base Address Register A (MBARA)—Offset 10h.....	643
9.1.6	Subsystem Vendor & Subsystem ID (DMI_CONFIG11)—Offset 2Ch .....	644
9.1.7	Expansion ROM Base Address Register (ERBA)—Offset 30h.....	645
9.1.8	Capabilities List Pointer Register (CAPP)—Offset 34h.....	645
9.1.9	Interrupt Information & Maximum Latency/Minimum Grant Register (INTR_MLMG)—Offset 3Ch .....	646
9.1.10	LAN Disable Control (LANDISCTRL)—Offset A0h .....	646
9.1.11	Lock LAN Disable (LOCKLANDIS)—Offset A4h .....	647
9.1.12	System Time Control High Register (LTRCAP)—Offset A8h .....	647
9.1.13	Capabilities List and Power Management Capabilities Register (CLIST1_PMC)— Offset C8h .....	649





9.1.14	PCI Power Management Control Status & Data Register (PMCS_DR)—Offset CCh 650	650
9.1.15	Capabilities List 2 & Message Control Register (CLIST2_MCTL)—Offset D0h	651
9.1.16	Message Address Low Register (MADDL)—Offset D4h	652
9.1.17	Message Address High Register (MADDH)—Offset D8h	652
9.1.18	Message Data Register (MDAT)—Offset DCh	653
9.2	GbE Memory Mapped I/O Registers Summary	653
9.2.1	Gigabit Ethernet Capabilities and Status (GBECSR_00)—Offset 0h	654
9.2.2	Gigabit Ethernet Capabilities and Status (GBECSR_18)—Offset 18h	654
9.2.3	Gigabit Ethernet Capabilities and Status (GBECSR_20)—Offset 20h	655
9.2.4	Gigabit Ethernet Capabilities and Status (GBECSR_F00)—Offset F00h	656
9.2.5	Gigabit Ethernet Capabilities and Status F10 (GBECSR_F10)—Offset F10h	656
9.2.6	Gigabit Ethernet Capabilities and Status (GBECSR_5400)—Offset 5400h	657
9.2.7	Gigabit Ethernet Capabilities and Status (GBECSR_5404)—Offset 5404h	658
9.2.8	Gigabit Ethernet Capabilities and Status (GBECSR_5800)—Offset 5800h	658
9.2.9	Gigabit Ethernet Capabilities and Status (GBECSR_5B54)—Offset 5B54h	659
<b>10</b>	<b>Intel® Trace Hub (Intel® TH)</b>	<b>660</b>
10.1	Intel® Trace Hub Configuration Registers Summary	660
10.1.1	Vendor and Device Identification (VID)—Offset 0h	660
10.1.2	Command and Status Register (CMD)—Offset 4h	661
10.1.3	Revision ID (RID)—Offset 8h	662
10.1.4	Header Type (HT)—Offset Ch	663
10.1.5	MTB Low BAR (MTB_LBAR)—Offset 10h	663
10.1.6	MTB Upper BAR (MTB_UBAR)—Offset 14h	664
10.1.7	SW Low BAR (SW_LBAR)—Offset 18h	665
10.1.8	SW Upper BAR (SW_UBAR)—Offset 1Ch	665
10.1.9	RTIT Low BAR (RTIT_LBAR)—Offset 20h	666
10.1.10	RTIT Upper BAR (RTIT_UBAR)—Offset 24h	666
10.1.11	Capabilities Pointer (CAP)—Offset 34h	667
10.1.12	Interrupt Line and Interrupt Pin (INTL)—Offset 3Ch	667
10.1.13	MSI Capability (MSICID)—Offset 40h	668
10.1.14	MSI Lower Message Address (MSILMA)—Offset 44h	669
10.1.15	MSI Upper Message Address (MSIUMA)—Offset 48h	669
10.1.16	MSI Message Data (MSIMD)—Offset 4Ch	670
10.1.17	Device Specific Control and Device Specific Status (NPKDSC)—Offset 80h	670
<b>11</b>	<b>UART Interface (D30:F0/F1 and D25:F0)</b>	<b>672</b>
11.1	UART PCI Configuration Registers Summary	672
11.1.1	Device ID and Vendor ID Register (DEVVENDID)—Offset 0h	672
11.1.2	Status and Command (STATUSCOMMAND)—Offset 4h	673
11.1.3	Revision ID and Class Code (REVCLASSCODE)—Offset 8h	674
11.1.4	Cache Line Latency Header and BIST (CLLATHEADERBIST)—Offset Ch	675
11.1.5	Base Address Register (BAR)—Offset 10h	676
11.1.6	Base Address Register High (BAR_HIGH)—Offset 14h	676
11.1.7	Base Address Register 1 (BAR1)—Offset 18h	677
11.1.8	Base Address Register1 High (BAR1_HIGH)—Offset 1Ch	678
11.1.9	Subsystem Vendor and Subsystem ID (SUBSYSTEMID)—Offset 2Ch	678
11.1.10	Expansion ROM Base Address (EXPANSION_ROM_BASEADDR)—Offset 30h	679
11.1.11	Capabilities Pointer (CAPABILITYPTR)—Offset 34h	680
11.1.12	Interrupt Register (INTERRUPTREG)—Offset 3Ch	680
11.1.13	Power Management Capability ID (POWERCAPID)—Offset 80h	681
11.1.14	PME Control and Status (PMECTRLSTATUS)—Offset 84h	682
11.1.15	PCI Device Idle Capability Record (PCIDEVIDLE_CAP_RECORD)—Offset 90h	683
11.1.16	SW LTR Update MMIO Location Register (DOI3_CONTROL_SW_LTR_MMIO_REG)—Offset 98h	684




11.1.17	Device IDLE pointer register (DEVICE_IDLE_POINTER_REG)—Offset 9Ch....	684
11.1.18	Device PG Config (D0I3_MAX_POW_LAT_PG_CONFIG)—Offset A0h .....	685
11.2	UART Memory Mapped Registers Summary .....	686
11.2.1	Receive Buffer Register (RBR)—Offset 0h .....	687
11.2.2	Transmit Holding Register (THR)—Offset 0h.....	688
11.2.3	Divisor Latch Low Register (DLL)—Offset 0h .....	689
11.2.4	Interrupt Enable Register (IER)—Offset 4h .....	689
11.2.5	Divisor Latch High (DLH)—Offset 4h .....	690
11.2.6	Interrupt Identification (IIR)—Offset 8h .....	691
11.2.7	FIFO Control (FCR)—Offset 8h .....	692
11.2.8	Line Control Register (LCR)—Offset Ch.....	693
11.2.9	MCR (MCR)—Offset 10h .....	695
11.2.10	LSR (LSR)—Offset 14h.....	696
11.2.11	MSR (MSR)—Offset 18h .....	698
11.2.12	SCR (SCR)—Offset 1Ch.....	700
11.2.13	SRBR_STHR0 (SRBR_STHR0)—Offset 30h .....	700
11.2.14	FAR (FAR)—Offset 70h.....	701
11.2.15	TFR (TFR)—Offset 74h .....	702
11.2.16	RFW (RFW)—Offset 78h .....	703
11.2.17	USR (USR)—Offset 7Ch .....	704
11.2.18	TFL (TFL)—Offset 80h.....	705
11.2.19	RFL (RFL)—Offset 84h .....	706
11.2.20	SRR (SRR)—Offset 88h.....	706
11.2.21	SRTS (SRTS)—Offset 8Ch .....	707
11.2.22	SBCR (SBCR)—Offset 90h .....	708
11.2.23	SDMAM (SDMAM)—Offset 94h .....	709
11.2.24	SFE (SFE)—Offset 98h .....	709
11.2.25	SRT (SRT)—Offset 9Ch .....	710
11.2.26	STET (STET)—Offset A0h .....	711
11.2.27	HTX (HTX)—Offset A4h.....	712
11.2.28	DMASA (DMASA)—Offset A8h .....	713
11.2.29	CPR (CPR)—Offset F4h .....	713
11.3	UART Additional Registers Summary.....	715
11.3.1	CLOCKS (CLOCKS)—Offset 200h .....	715
11.3.2	RESETS (RESETS)—Offset 204h .....	716
11.3.3	Active LTR (ACTIVELTR_VALUE)—Offset 210h.....	717
11.3.4	IDLE LTR (IDLELTR_VALUE)—Offset 214h .....	718
11.3.5	reg_TX_BYTE_COUNT (TX_BYTE_COUNT)—Offset 218h .....	719
11.3.6	reg_RX_BYTE_COUNT (RX_BYTE_COUNT)—Offset 21Ch.....	720
11.3.7	SW SCRATCH 0 (SW_SCRATCH_0)—Offset 228h.....	721
11.3.8	reg_CLOCK_GATE (CLOCK_GATE)—Offset 238h .....	721
11.3.9	reg_REMAP_ADDR_LO (REMAP_ADDR_LO)—Offset 240h.....	722
11.3.10	reg_REMAP_ADDR_HI (REMAP_ADDR_HI)—Offset 244h.....	723
11.3.11	reg_DEVIDLE_CONTROL (DEVIDLE_CONTROL)—Offset 24Ch .....	723
11.3.12	Capabilities (CAPABILITIES)—Offset 2FCh .....	724
11.3.13	UART Byte Address Control (GEN_REGRW7)—Offset 618h .....	725
11.4	UART DMA Controller Registers Summary .....	726
11.4.1	DMA Transfer Source Address Low (SAR_LO0)—Offset 800h .....	727
11.4.2	DMA Transfer Source Address High (SAR_HI0)—Offset 804h.....	728
11.4.3	DMA Transfer Destination Address Low (DAR_LO0)—Offset 808h.....	729
11.4.4	DMA Transfer Destination Address High (DAR_HI0)—Offset 80Ch .....	731
11.4.5	Linked List Pointer Low (LLP_LO0)—Offset 810h.....	732
11.4.6	Linked List Pointer High (LLP_HI0)—Offset 814h .....	733
11.4.7	Control Register Low (CTL_LO0)—Offset 818h .....	734
11.4.8	Control Register High (CTL_HI0)—Offset 81Ch .....	736



11.4.9	Source Status (SSTAT0)—Offset 820h .....	737
11.4.10	Destination Status (DSTAT0)—Offset 828h.....	738
11.4.11	Source Status Address Low (SSTATAR_LO0)—Offset 830h .....	739
11.4.12	Source Status Address High (SSTATAR_HI0)—Offset 834h .....	739
11.4.13	Destination Status Address Low (DSTATAR_LO0)—Offset 838h .....	740
11.4.14	Destination Status Address High (DSTATAR_HI0)—Offset 83Ch .....	741
11.4.15	DMA Transfer Configuration Low (CFG_LO0)—Offset 840h.....	742
11.4.16	DMA Transfer Configuration High (CFG_HI0)—Offset 844h .....	744
11.4.17	Source Gather (SGR0)—Offset 848h.....	745
11.4.18	Destination Scatter (DSR0)—Offset 850h .....	746
11.4.19	Raw Interrupt Status (RawTfr)—Offset AC0h .....	747
11.4.20	Raw Status for Block Interrupts (RawBlock)—Offset AC8h .....	747
11.4.21	Raw Status for Source Transaction Interrupts (RawSrcTran)—Offset AD0h .	748
11.4.22	Raw Status for Destination Transaction Interrupts (RawDstTran)—Offset AD8h .	748
11.4.23	Raw Status for Error Interrupts (RawErr)—Offset AE0h .....	749
11.4.24	Interrupt Status (StatusTfr)—Offset AE8h .....	749
11.4.25	Status for Block Interrupts (StatusBlock)—Offset AF0h .....	750
11.4.26	Status for Source Transaction Interrupts (StatusSrcTran)—Offset AF8h.....	750
11.4.27	Status for Destination Transaction Interrupts (StatusDstTran)—Offset B00h	751
11.4.28	Status for Error Interrupts (StatusErr)—Offset B08h.....	751
11.4.29	Mask for Transfer Interrupts (MaskTfr)—Offset B10h .....	752
11.4.30	Mask for Block Interrupts (MaskBlock)—Offset B18h.....	752
11.4.31	Mask for Source Transaction Interrupts (MaskSrcTran)—Offset B20h .....	753
11.4.32	Mask for Destination Transaction Interrupts (MaskDstTran)—Offset B28h...	754
11.4.33	Mask for Error Interrupts (MaskErr)—Offset B30h .....	754
11.4.34	Clear for Transfer Interrupts (ClearTfr)—Offset B38h .....	755
11.4.35	Clear for Block Interrupts (ClearBlock)—Offset B40h .....	756
11.4.36	Clear for Source Transaction Interrupts (ClearSrcTran)—Offset B48h.....	756
11.4.37	Clear for Destination Transaction Interrupts (ClearDstTran)—Offset B50h...	757
11.4.38	Clear for Error Interrupts (ClearErr)—Offset B58h .....	757
11.4.39	Combined Status register (StatusInt)—Offset B60h .....	758
11.4.40	DMA Configuration (DmaCfgReg)—Offset B98h.....	758
11.4.41	DMA Channel Enable (ChEnReg)—Offset BA0h .....	759
11.5	UART PCR Registers Summary .....	760
11.5.1	PCI Configuration Control (PCICFGCTRL) .....	760
<b>12</b>	<b>Generic SPI Interface (D30:F2) .....</b>	<b>762</b>
12.1	Generic SPI PCI Configuration Registers Summary.....	762
12.1.1	Device ID and Vendor ID Register (DEVVENDID)—Offset 0h .....	762
12.1.2	Status and Command (STATUSCOMMAND)—Offset 4h .....	763
12.1.3	Revision ID and Class Code (REVCLASSCODE)—Offset 8h .....	764
12.1.4	Cache Line Latency Header and BIST (CLLATHEADERBIST)—Offset Ch.....	765
12.1.5	Base Address Register (BAR)—Offset 10h .....	766
12.1.6	Base Address Register High (BAR_HIGH)—Offset 14h .....	766
12.1.7	Base Address Register 1 (BAR1)—Offset 18h .....	767
12.1.8	Base Address Register1 High (BAR1_HIGH)—Offset 1Ch .....	768
12.1.9	Subsystem Vendor and Subsystem ID (SUBSYSTEMID)—Offset 2Ch .....	768
12.1.10	Expansion ROM base address (EXPANSION_ROM_BASEADDR)—Offset 30h.	769
12.1.11	Capabilities Pointer (CAPABILITYPTR)—Offset 34h.....	769
12.1.12	Interrupt Register (INTERRUPTREG)—Offset 3Ch .....	770
12.1.13	PowerManagement Capability ID (POWERCAPID)—Offset 80h .....	771
12.1.14	PME Control and Status (PMCTRLSTATUS)—Offset 84h .....	771
12.1.15	PCI Device Idle Capability Record (PCIDEVIDLE_CAP_RECORD)—Offset 90h	772



12.1.16	SW LTR Update MMIO Location Register (DOI3_CONTROL_SW_LTR_MMIO_REG)—Offset 98h.....	773
12.1.17	Device IDLE pointer register (DEVICE_IDLE_POINTER_REG)—Offset 9Ch....	774
12.1.18	Device PG Config (DOI3_MAX_POW_LAT_PG_CONFIG)—Offset A0h .....	774
12.2	Generic SPI (GSPI) Memory Mapped Registers Summary .....	775
12.2.1	SSP (GSPI) Control Register 0 (SSCR0)—Offset 0h .....	776
12.2.2	SSP (GSPI) Control Register 1 (SSCR1)—Offset 4h .....	777
12.2.3	SSP (GSPI) Status Register (SSSR)—Offset 8h.....	779
12.2.4	SSP (GSPI) Data (SSDR)—Offset 10h .....	780
12.2.5	SSP (GSPI) Time Out (SSTO)—Offset 28h .....	781
12.2.6	SPI Transmit FIFO (SITF)—Offset 44h.....	781
12.2.7	SPI Receive FIFO (SIRF)—Offset 48h .....	782
12.3	Generic SPI (GSPI) Additional Registers Summary.....	783
12.3.1	CLOCKS (CLOCKS)—Offset 200h .....	783
12.3.2	RESETS (RESETS)—Offset 204h .....	784
12.3.3	ACTIVE LTR (ACTIVELTR_VALUE)—Offset 210h .....	785
12.3.4	Idle LTR Value (IDLELTR_VALUE)—Offset 214h .....	786
12.3.5	TX Bit Count (TX_BIT_COUNT)—Offset 218h.....	787
12.3.6	Rx Bit Count (RX_BIT_COUNT)—Offset 21Ch .....	788
12.3.7	reg_SSP_REG (SSP_REG)—Offset 220h .....	789
12.3.8	SPI CS CONTROL (SPI_CS_CONTROL)—Offset 224h .....	789
12.3.9	SW SCRATCH [3:0] (SW_SCRATCH)—Offset 228h.....	790
12.3.10	Clock Gate (CLOCK_GATE)—Offset 238h .....	791
12.3.11	Remap Address Low (REMAP_ADDR_LO)—Offset 240h.....	792
12.3.12	Remap Address High (REMAP_ADDR_HI)—Offset 244h.....	792
12.3.13	Device Idle Control (DEVIDLE_CONTROL)—Offset 24Ch.....	793
12.3.14	Delay Rx Clock (DEL_RX_CLK)—Offset 250h.....	794
12.3.15	Capabilities (CAPABILITIES)—Offset 2FCh .....	795
12.4	Generic SPI (GSPI) DMA Controller Registers Summary .....	796
12.4.1	DMA Transfer Source Address Low (SAR_LO0)—Offset 800h .....	797
12.4.2	DMA Transfer Source Address High (SAR_HI0)—Offset 804h.....	798
12.4.3	DMA Transfer Destination Address Low (DAR_LO0)—Offset 808h.....	800
12.4.4	DMA Transfer Destination Address High (DAR_HI0)—Offset 80Ch .....	801
12.4.5	Linked List Pointer Low (LLP_LO0)—Offset 810h .....	803
12.4.6	Linked List Pointer High (LLP_HI0)—Offset 814h .....	804
12.4.7	Control Register Low (CTL_LO0)—Offset 818h .....	805
12.4.8	Control Register High (CTL_HI0)—Offset 81Ch .....	807
12.4.9	Source Status (SSTAT0)—Offset 820h .....	808
12.4.10	Destination Status (DSTAT0)—Offset 828h .....	809
12.4.11	Source Status Address Low (SSTATAR_LO0)—Offset 830h.....	810
12.4.12	Source Status Address High (SSTATAR_HI0)—Offset 834h .....	810
12.4.13	Destination Status Address Low (DSTATAR_LO0)—Offset 838h .....	811
12.4.14	Destination Status Address High (DSTATAR_HI0)—Offset 83Ch .....	812
12.4.15	DMA Transfer Configuration Low (CFG_LO0)—Offset 840h .....	813
12.4.16	DMA Transfer Configuration High (CFG_HI0)—Offset 844h.....	815
12.4.17	Source Gather (SGR0)—Offset 848h .....	816
12.4.18	Destination Scatter (DSR0)—Offset 850h .....	817
12.4.19	Raw Interrupt Status (RawTfr)—Offset AC0h .....	818
12.4.20	Raw Status for Block Interrupts (RawBlock)—Offset AC8h .....	818
12.4.21	Raw Status for Source Transaction Interrupts (RawSrcTran)—Offset AD0h..	819
12.4.22	Raw Status for Destination Transaction Interrupts (RawDstTran)—Offset AD8h 819	819
12.4.23	Raw Status for Error Interrupts (RawErr)—Offset AE0h .....	820
12.4.24	Interrupt Status (StatusTfr)—Offset AE8h .....	820
12.4.25	Status for Block Interrupts (StatusBlock)—Offset AF0h .....	821




12.4.26	Status for Source Transaction Interrupts (StatusSrcTran)—Offset AF8h.....	821
12.4.27	Status for Destination Transaction Interrupts (StatusDstTran)—Offset B00h	822
12.4.28	Status for Error Interrupts (StatusErr)—Offset B08h.....	822
12.4.29	Mask for Transfer Interrupts (MaskTfr)—Offset B10h.....	823
12.4.30	Mask for Block Interrupts (MaskBlock)—Offset B18h.....	823
12.4.31	Mask for Source Transaction Interrupts (MaskSrcTran)—Offset B20h.....	824
12.4.32	Mask for Destination Transaction Interrupts (MaskDstTran)—Offset B28h...	825
12.4.33	Mask for Error Interrupts (MaskErr)—Offset B30h.....	825
12.4.34	Clear for Transfer Interrupts (ClearTfr)—Offset B38h.....	826
12.4.35	Clear for Block Interrupts (ClearBlock)—Offset B40h.....	827
12.4.36	Clear for Source Transaction Interrupts (ClearSrcTran)—Offset B48h.....	827
12.4.37	Clear for Destination Transaction Interrupts (ClearDstTran)—Offset B50h...	828
12.4.38	Clear for Error Interrupts (ClearErr)—Offset B58h.....	828
12.4.39	Combined Status register (StatusInt)—Offset B60h.....	829
12.4.40	DMA Configuration (DmaCfgReg)—Offset B98h.....	829
12.4.41	DMA Channel Enable (ChEnReg)—Offset BA0h.....	830
12.5	Generic SPI (GSPI) PCR Registers Summary.....	831
12.5.1	PCI Configuration Control (PCICFGCTRL).....	831
<b>13</b>	<b>PCI Express* (PCIe*) Interface (D29:F0–F7, D28:F0–F7 and D27:F0–F7).....</b>	<b>833</b>
13.1	PCI Express* Port Configuration Registers Summary.....	833
13.1.1	Identifiers (ID)—Offset 0h.....	835
13.1.2	Device Command; Primary Status (CMD_PSTS)—Offset 4h.....	836
13.1.3	Revision ID; Class Code (RID_CC)—Offset 8h.....	838
13.1.4	Cache Line Size; Primary Latency Timer; Header Type (CLS_PLT_HTYPE)—Offset Ch.....	839
13.1.5	Bus Numbers; Secondary Latency Timer (BNUM_SLT)—Offset 18h.....	840
13.1.6	I/O Base and Limit; Secondary Status (IOBL_SSTS)—Offset 1Ch.....	840
13.1.7	Memory Base and Limit (MBL)—Offset 20h.....	842
13.1.8	Prefetchable Memory Base and Limit (PMBL)—Offset 24h.....	842
13.1.9	Prefetchable Memory Base Upper 32 Bits (PMBU32)—Offset 28h.....	843
13.1.10	Prefetchable Memory Limit Upper 32 Bits (PMLU32)—Offset 2Ch.....	844
13.1.11	Capabilities List Pointer (CAPP)—Offset 34h.....	844
13.1.12	Interrupt Information; Bridge Control (INTR_BCTRL)—Offset 3Ch.....	845
13.1.13	Capabilities List; PCI Express Capabilities (CLIST_XCAP)—Offset 40h.....	847
13.1.14	Device Capabilities (DCAP)—Offset 44h.....	848
13.1.15	Device Control; Device Status (DCTL_DSTS)—Offset 48h.....	850
13.1.16	Link Capabilities (LCAP)—Offset 4Ch.....	852
13.1.17	Link Control; Link Status (LCTL_LSTS)—Offset 50h.....	855
13.1.18	Slot Capabilities (SLCAP)—Offset 54h.....	859
13.1.19	Slot Control; Slot Status (SLCTL_SLSTS)—Offset 58h.....	860
13.1.20	Root Control (RCTL)—Offset 5Ch.....	861
13.1.21	Root Status (RSTS)—Offset 60h.....	862
13.1.22	Device Capabilities 2 (DCAP2)—Offset 64h.....	863
13.1.23	Device Control 2; Device Status 2 (DCTL2_DSTS2)—Offset 68h.....	865
13.1.24	Link Capabilities 2 (LCAP2)—Offset 6Ch.....	867
13.1.25	Link Control 2; Link Status 2 (LCTL2_LSTS2)—Offset 70h.....	869
13.1.26	Message Signaled Interrupt Identifiers; Message Signaled Interrupt Message Control (MID_MC)—Offset 80h.....	873
13.1.27	Message Signaled Interrupt Message Address (MA)—Offset 84h.....	873
13.1.28	Message Signaled Interrupt Message Data (MD)—Offset 88h.....	874
13.1.29	Subsystem Vendor Capability (SVCAP)—Offset 90h.....	874
13.1.30	Subsystem Vendor IDs (SVID)—Offset 94h.....	875
13.1.31	Power Management Capability; PCI Power Management Capabilities (PMCAP_PMC)—Offset A0h.....	876





13.1.32	PCI Power Management Control And Status (PMCS)—Offset A4h .....	877
13.1.33	Miscellaneous Port Configuration 2 (MPC2)—Offset D4h.....	878
13.1.34	Miscellaneous Port Configuration (MPC)—Offset D8h.....	879
13.1.35	SMI / SCI Status (SMSCS)—Offset DCh.....	882
13.1.36	IOSF Primary Control And Status (IPCS)—Offset F0h .....	883
13.1.37	Additional Configuration 1 (STRPFUSECFG)—Offset FCh .....	883
13.1.38	Advanced Error Extended Reporting Capability Header (AECH)—Offset 100h ....	886
13.1.39	Uncorrectable Error Status (UES)—Offset 104h .....	887
13.1.40	Uncorrectable Error Mask (UEM)—Offset 108h .....	888
13.1.41	Uncorrectable Error Severity (UEV)—Offset 10Ch .....	889
13.1.42	Correctable Error Status (CES)—Offset 110h .....	890
13.1.43	Correctable Error Mask (CEM)—Offset 114h.....	891
13.1.44	Advanced Error Capabilities and Control (AECC)—Offset 118h .....	892
13.1.45	Root Error Command (REC)—Offset 12Ch.....	893
13.1.46	Root Error Status (RES)—Offset 130h .....	894
13.1.47	Error Source Identification (ESID)—Offset 134h .....	895
13.1.48	ACS Capability Register (ACSCAPR)—Offset 144h .....	895
13.1.49	ACS Control Register (ACSCTRLR)—Offset 148h.....	896
13.1.50	L1 Sub-States Extended Capability Header (L1SECH)—Offset 200h.....	898
13.1.51	L1 Sub-States Capabilities (L1SCAP)—Offset 204h.....	898
13.1.52	L1 Sub-States Control 1 (L1SCTL1)—Offset 208h .....	900
13.1.53	L1 Sub-States Control 2 (L1SCTL2)—Offset 20Ch .....	902
13.1.54	Secondary PCI Express Extended Capability Header (SPEECH)—Offset 220h	903
13.1.55	Link Control 3 (LCTL3)—Offset 224h.....	904
13.1.56	Lane 0 and Lane 1 Equalization Control (L01EC)—Offset 22Ch.....	905
13.1.57	Lane 2 and Lane 3 Equalization Control (L23EC)—Offset 230h.....	907
13.1.58	PCI Express Configuration (PCIEDBG)—Offset 324h .....	909
13.1.59	PCI Express Additional Link Control (PCIEALC)—Offset 338h .....	911
13.1.60	Additional Configuration 2 (LTROVR)—Offset 400h.....	911
13.1.61	Additional Configuration 3 (LTROVR2)—Offset 404h.....	911
13.1.62	Additional Configuration 4 (PCIEPMECTL)—Offset 420h .....	911
13.1.63	Equalization Configuration 1 (EQCFG1)—Offset 450h .....	911
13.1.64	Remote Transmitter Preset/Coefficient List 1 (RTPCL1)—Offset 454h.....	912
13.1.65	Remote Transmitter Preset/Coefficient List 2 (RTPCL2) (RTPCL2)—Offset 458h.	913
<b>14</b>	<b>I2C Interface (D21:F0/F1/F2/F3).....</b>	<b>915</b>
14.1	I <sup>2</sup> C PCI Configuration Registers Summary .....	915
14.1.1	Device ID and Vendor ID Register (DEVVENDID)—Offset 0h .....	915
14.1.2	Status and Command (STATUSCOMMAND)—Offset 4h .....	916
14.1.3	Revision ID and Class Code (REVCLASSCODE)—Offset 8h.....	917
14.1.4	Cache Line Latency Header and BIST (CLLATHEADERBIST)—Offset Ch .....	918
14.1.5	Base Address Register (BAR)—Offset 10h.....	918
14.1.6	Base Address Register High (BAR_HIGH)—Offset 14h .....	919
14.1.7	Base Address Register 1 (BAR1)—Offset 18h .....	920
14.1.8	Base Address Register1 High (BAR1_HIGH)—Offset 1Ch.....	920
14.1.9	Subsystem Vendor and Subsystem ID (SUBSYSTEMID)—Offset 2Ch .....	921
14.1.10	Expansion ROM Base Address (EXPANSION_ROM_BASEADDR)—Offset 30h.	922
14.1.11	Capabilities Pointer (CAPABILITYPTR)—Offset 34h .....	922
14.1.12	Interrupt Register (INTERRUPTREG)—Offset 3Ch.....	923
14.1.13	PowerManagement Capability ID (POWERCAPID)—Offset 80h .....	923
14.1.14	PME Control and Status (PMECTRLSTATUS)—Offset 84h .....	924
14.1.15	PCI Device Idle Capability Record (PCIDEVIDLE_CAP_RECORD)—Offset 90h	925




14.1.16	SW LTR Update MMIO Location Register (D0I3_CONTROL_SW_LTR_MMIO_REG)—Offset 98h .....	926
14.1.17	Device IDLE pointer register (DEVICE_IDLE_POINTER_REG)—Offset 9Ch ...	926
14.1.18	Device PG Config (D0I3_MAX_POW_LAT_PG_CONFIG)—Offset A0h .....	927
14.2	I <sup>2</sup> C Memory Mapped Registers Summary .....	928
14.2.1	I2C Control (IC_CON)—Offset 0h .....	929
14.2.2	I2C Target Address (IC_TAR)—Offset 4h.....	931
14.2.3	I2C High Speed Master Mode Code Address (IC_HS_MADDR)—Offset Ch....	932
14.2.4	I2C Rx/Tx Data Buffer and Command (IC_DATA_CMD)—Offset 10h.....	933
14.2.5	Standard Speed I2C Clock SCL High Count (IC_SS_SCL_HCNT)—Offset 14h	934
14.2.6	Standard Speed I2C Clock SCL Low Count (IC_SS_SCL_LCNT)—Offset 18h	935
14.2.7	Fast Speed I2C Clock SCL High Count (IC_FS_SCL_HCNT)—Offset 1Ch.....	936
14.2.8	Fast Speed I2C Clock SCL Low Count (IC_FS_SCL_LCNT)—Offset 20h .....	936
14.2.9	I2C Interrupt Status (IC_INTR_STAT)—Offset 2Ch .....	937
14.2.10	I2C Interrupt Mask (IC_INTR_MASK)—Offset 30h .....	939
14.2.11	I2C Raw Interrupt Status (IC_RAW_INTR_STAT)—Offset 34h .....	940
14.2.12	I2C Receive FIFO Threshold (IC_RX_TL)—Offset 38h .....	942
14.2.13	I2C Transmit FIFO Threshold (IC_TX_TL)—Offset 3Ch .....	942
14.2.14	Clear Combined and Individual Interrupt (IC_CLR_INTR)—Offset 40h .....	943
14.2.15	Clear RX_UNDER Interrupt (IC_CLR_RX_UNDER)—Offset 44h.....	943
14.2.16	Clear RX_OVER Interrupt (IC_CLR_RX_OVER)—Offset 48h .....	944
14.2.17	Clear TX_OVER Interrupt (IC_CLR_TX_OVER)—Offset 4Ch .....	944
14.2.18	Clear RD_REQ Interrupt (IC_CLR_RD_REQ)—Offset 50h .....	945
14.2.19	Clear TX_ABRT Interrupt (IC_CLR_TX_ABRT)—Offset 54h .....	945
14.2.20	Clear RX_DONE Interrupt (IC_CLR_RX_DONE)—Offset 58h .....	946
14.2.21	Clear ACTIVITY Interrupt (IC_CLR_ACTIVITY)—Offset 5Ch .....	947
14.2.22	Clear STOP_DET Interrupt (IC_CLR_STOP_DET)—Offset 60h .....	947
14.2.23	Clear START_DET Interrupt (IC_CLR_START_DET)—Offset 64h.....	948
14.2.24	Clear GEN_CALL Interrupt (IC_CLR_GEN_CALL)—Offset 68h .....	949
14.2.25	I2C Enable (IC_ENABLE)—Offset 6Ch .....	949
14.2.26	I2C Status (IC_STATUS)—Offset 70h .....	950
14.2.27	I2C Transmit FIFO Level (IC_TXFLR)—Offset 74h.....	951
14.2.28	I2C Receive FIFO Level (IC_RXFLR)—Offset 78h .....	952
14.2.29	I2C SDA Hold Time Length (IC_SDA_HOLD)—Offset 7Ch .....	952
14.2.30	I2C Transmit Abort Source (IC_TX_ABRT_SOURCE)—Offset 80h .....	953
14.2.31	DMA Control (IC_DMA_CR)—Offset 88h.....	955
14.2.32	DMA Transmit Data Level (IC_DMA_TDLR)—Offset 8Ch .....	956
14.2.33	I2C Receive Data Level (IC_DMA_RDLR)—Offset 90h .....	956
14.2.34	I2C ACK General Call (IC_ACK_GENERAL_CALL)—Offset 98h.....	957
14.2.35	I2C Enable Status (IC_ENABLE_STATUS)—Offset 9Ch .....	958
14.2.36	I2C SS and FS Spike Suppression Limit (IC_FS_SPKLEN)—Offset A0h.....	958
14.2.37	Clear RESTART_DET Interrupt (IC_CLR_RESTRART_DET)—Offset A8h .....	959
14.3	I <sup>2</sup> C Additional Registers Summary .....	960
14.3.1	Soft Reset (RESETS)—Offset 204h .....	960
14.3.2	Active LTR (ACTIVELTR_VALUE)—Offset 210h .....	961
14.3.3	Idle LTR (IDLELTR_VALUE)—Offset 214h .....	963
14.3.4	TX Ack Count (TX_ACK_COUNT)—Offset 218h .....	964
14.3.5	RX ACK Count (RX_BYTE_COUNT)—Offset 21Ch .....	964
14.3.6	Interrupt Status for Tx Complete (TX_COMPLETE_INTR_STAT)—Offset 220h .... 965	
14.3.7	Tx Complete Interrupt Clear (TX_COMPLETE_INTR_CLR)—Offset 224h .....	966
14.3.8	SW Scratch Register 0 (SW_SCRATCH_0)—Offset 228h .....	966
14.3.9	SW Scratch Register 1 (SW_SCRATCH_1)—Offset 22Ch .....	967
14.3.10	SW Scratch Register 2 (SW_SCRATCH_2)—Offset 230h .....	967
14.3.11	SW Scratch Register 3 (SW_SCRATCH_3)—Offset 234h .....	968



14.3.12	Clock Gate (CLOCK_GATE)—Offset 238h .....	968
14.3.13	Remap Address Low (REMAP_ADDR_LO)—Offset 240h .....	969
14.3.14	Remap Address High (REMAP_ADDR_HI)—Offset 244h .....	970
14.3.15	Device Control (DEVIDLE_CONTROL)—Offset 24Ch .....	970
14.3.16	Capabilities (CAPABLITIES)—Offset 2FCh .....	971
14.4	I <sup>2</sup> C DMA Controller Registers Summary .....	972
14.4.1	DMA Transfer Source Address Low (SAR_LO0)—Offset 800h .....	973
14.4.2	DMA Transfer Source Address High (SAR_HI0)—Offset 804h .....	975
14.4.3	DMA Transfer Destination Address Low (DAR_LO0)—Offset 808h .....	976
14.4.4	DMA Transfer Destination Address High (DAR_HI0)—Offset 80Ch .....	977
14.4.5	Linked List Pointer Low (LLP_LO0)—Offset 810h .....	979
14.4.6	Linked List Pointer High (LLP_HI0)—Offset 814h .....	979
14.4.7	Control Register Low (CTL_LO0)—Offset 818h .....	980
14.4.8	Control Register High (CTL_HI0)—Offset 81Ch .....	982
14.4.9	Source Status (SSTAT0)—Offset 820h .....	983
14.4.10	Destination Status (DSTAT0)—Offset 828h .....	984
14.4.11	Source Status Address Low (SSTATAR_LO0)—Offset 830h .....	985
14.4.12	Source Status Address High (SSTATAR_HI0)—Offset 834h .....	986
14.4.13	Destination Status Address Low (DSTATAR_LO0)—Offset 838h .....	986
14.4.14	Destination Status Address High (DSTATAR_HI0)—Offset 83Ch .....	987
14.4.15	DMA Transfer Configuration Low (CFG_LO0)—Offset 840h .....	988
14.4.16	DMA Transfer Configuration High (CFG_HI0)—Offset 844h .....	990
14.4.17	Source Gather (SGR0)—Offset 848h .....	991
14.4.18	Destination Scatter (DSR0)—Offset 850h .....	992
14.4.19	Raw Interrupt Status (RawTfr)—Offset AC0h .....	993
14.4.20	Raw Status for Block Interrupts (RawBlock)—Offset AC8h .....	993
14.4.21	Raw Status for Source Transaction Interrupts (RawSrcTran)—Offset AD0h ..	994
14.4.22	Raw Status for Destination Transaction Interrupts (RawDstTran)—Offset AD8h ..	994
14.4.23	Raw Status for Error Interrupts (RawErr)—Offset AE0h .....	995
14.4.24	Interrupt Status (StatusTfr)—Offset AE8h .....	995
14.4.25	Status for Block Interrupts (StatusBlock)—Offset AF0h .....	996
14.4.26	Status for Source Transaction Interrupts (StatusSrcTran)—Offset AF8h .....	996
14.4.27	Status for Destination Transaction Interrupts (StatusDstTran)—Offset B00h ..	997
14.4.28	Status for Error Interrupts (StatusErr)—Offset B08h .....	997
14.4.29	Mask for Transfer Interrupts (MaskTfr)—Offset B10h .....	998
14.4.30	Mask for Block Interrupts (MaskBlock)—Offset B18h .....	999
14.4.31	Mask for Source Transaction Interrupts (MaskSrcTran)—Offset B20h .....	1000
14.4.32	Mask for Destination Transaction Interrupts (MaskDstTran)—Offset B28h ..	1000
14.4.33	Mask for Error Interrupts (MaskErr)—Offset B30h .....	1001
14.4.34	Clear for Transfer Interrupts (ClearTfr)—Offset B38h .....	1002
14.4.35	Clear for Block Interrupts (ClearBlock)—Offset B40h .....	1002
14.4.36	Clear for Source Transaction Interrupts (ClearSrcTran)—Offset B48h .....	1003
14.4.37	Clear for Destination Transaction Interrupts (ClearDstTran)—Offset B50h ..	1003
14.4.38	Clear for Error Interrupts (ClearErr)—Offset B58h .....	1004
14.4.39	Combined Status register (StatusInt)—Offset B60h .....	1004
14.4.40	DMA Configuration (DmaCfgReg)—Offset B98h .....	1005
14.4.41	DMA Channel Enable (ChEnReg)—Offset BA0h .....	1006
14.5	I <sup>2</sup> C PCR Registers Summary .....	1007
14.5.1	PCI Configuration Control (PCICFGCTRL) .....	1007
<b>15</b>	<b>SATA Interface (D23: F0) .....</b>	<b>1009</b>
15.1	SATA Configuration Registers Summary .....	1009
15.1.1	Identifiers (ID)—Offset 0h .....	1010
15.1.2	Command (CMD)—Offset 4h .....	1010





15.1.3	Device Status (STS)—Offset 6h .....	1011
15.1.4	Revision ID (RID)—Offset 8h.....	1012
15.1.5	Programming Interface (PI)—Offset 9h.....	1013
15.1.6	Class Code (CC)—Offset Ah.....	1013
15.1.7	Cache Line Size (CLS)—Offset Ch .....	1014
15.1.8	Master Latency Timer (MLT)—Offset Dh.....	1014
15.1.9	Header Type (HTYPE)—Offset Eh .....	1015
15.1.10	MSI-X Table Base Address (MXTBA)—Offset 10h.....	1015
15.1.11	MXP Base Address (MXPBA)—Offset 14h.....	1016
15.1.12	AHCI Index Data Pair Base Address (AIDPBA)—Offset 20h .....	1017
15.1.13	AHCI Base Address (ABAR)—Offset 24h.....	1017
15.1.14	Sub System Identifiers (SS)—Offset 2Ch .....	1018
15.1.15	Capabilities Pointer (CAP)—Offset 34h .....	1019
15.1.16	Interrupt Information (INTR)—Offset 3Ch .....	1019
15.1.17	PCI Power Management Capability ID (PID)—Offset 70h .....	1020
15.1.18	PCI Power Management Capabilities (PC)—Offset 72h.....	1020
15.1.19	PCI Power Management Control and Status (PMCS)—Offset 74h .....	1021
15.1.20	Message Signaled Interrupt Identifier (MID)—Offset 80h.....	1022
15.1.21	Message Signaled Interrupt Message Control (MC)—Offset 82h.....	1023
15.1.22	Message Signaled Interrupt Message Address (MA)—Offset 84h.....	1023
15.1.23	Message Signaled Interrupt Message Data (MD)—Offset 88h .....	1024
15.1.24	Port Mapping Register (MAP)—Offset 90h.....	1024
15.1.25	Port Control and Status (PCS)—Offset 94h .....	1026
15.1.26	SATA General Configuration (SATAGC)—Offset 9Ch.....	1029
15.1.27	SATA Initialization Register Index (SIRI)—Offset A0h .....	1032
15.1.28	SATA Initialization Register Data (SIRD)—Offset A4h.....	1033
15.1.29	Serial ATA Capability Register 0 (SATACR0)—Offset A8h .....	1033
15.1.30	Serial ATA Capability Register 1 (SATACR1)—Offset ACh.....	1034
15.1.31	Scratch Pad (SP)—Offset C0h.....	1035
15.1.32	MSI-X Identifiers (MXID)—Offset D0h.....	1035
15.1.33	MSI-X Message Control (MXC)—Offset D2h .....	1036
15.1.34	MSI-X Table Offset/Table BIR (MXT)—Offset D4h.....	1037
15.1.35	MSI-X PBA Offset/PBA BIR (MXP)—Offset D8h .....	1037
15.1.36	BIST FIS Control/Status (BFCS)—Offset E0h .....	1038
15.1.37	BIST FIS Transmit Data 1 (BFTD1)—Offset E4h .....	1039
15.1.38	BIST FIS Transmit Data 2 (BFTD2)—Offset E8h .....	1040
15.2	SATA ABAR Registers Summary .....	1041
15.2.1	HBA Capabilities (GHC_CAP)—Offset 0h.....	1044
15.2.2	Global HBA Control (GHC)—Offset 4h .....	1046
15.2.3	Interrupt Status Register (IS)—Offset 8h .....	1047
15.2.4	Ports Implemented (GHC_PI)—Offset Ch .....	1049
15.2.5	AHCI Version (VS)—Offset 10h.....	1050
15.2.6	Enclosure Management Location (EM_LOC)—Offset 1Ch.....	1050
15.2.7	Enclosure Management Control (EM_CTL)—Offset 20h.....	1051
15.2.8	HBA Capabilities Extended (GHC_CAP2)—Offset 24h .....	1052
15.2.9	Vendor Specific (VSP)—Offset A0h .....	1053
15.2.10	Vendor Specific Capabilities Register (VS_CAP)—Offset A4h .....	1054
15.2.11	RAID Platform ID (RPID)—Offset C0h .....	1055
15.2.12	Premium Feature Block (PFB)—Offset C4h .....	1055
15.2.13	SW Feature Mask (SFM)—Offset C8h.....	1056
15.2.14	Port 0 Command List Base Address (POCLB)—Offset 100h .....	1057
15.2.15	Port 0 Command List Base Address Upper 32-bits (POCLBU)—Offset 104h .....	1058
15.2.16	Port 0 FIS Base Address (POFB)—Offset 108h.....	1058
15.2.17	Port 0 FIS Base Address Upper 32-bits (POFBU)—Offset 10Ch.....	1059
15.2.18	Port 0 Interrupt Status (POIS)—Offset 110h .....	1059




15.2.19	Port 0 Interrupt Enable (P0IE)—Offset 114h	1061
15.2.20	Port 0 Command (POCMD)—Offset 118h	1062
15.2.21	Port 0 Task File Data (P0TFD)—Offset 120h	1065
15.2.22	Port 0 Signature (P0SIG)—Offset 124h	1066
15.2.23	Port 0 Serial ATA Status (P0SSTS)—Offset 128h	1067
15.2.24	Port 0 Serial ATA Control (P0SCTL)—Offset 12Ch	1068
15.2.25	Port 0 Serial ATA Error (P0SERR)—Offset 130h	1070
15.2.26	Port 0 Serial ATA Active (P0SACT)—Offset 134h	1072
15.2.27	Port 0 Command Issue (P0CI)—Offset 138h	1073
15.2.28	Port 0 SNotification (P0SNTF)—Offset 13Ch	1073
15.2.29	Port 0 Device Sleep (P0DEVSLP)—Offset 144h	1074
15.2.30	Port 1 Command List Base Address (P1CLB)—Offset 180h	1075
15.2.31	Port 1 Command List Base Address Upper 32-bits (P1CLBU)—Offset 184h	1075
15.2.32	Port 1 FIS Base Address (P1FB)—Offset 188h	1075
15.2.33	Port 1 FIS Base Address Upper 32-bits (P1FBU)—Offset 18Ch	1076
15.2.34	Port 1 Interrupt Status (P1IS)—Offset 190h	1076
15.2.35	Port 1 Interrupt Enable (P1IE)—Offset 194h	1076
15.2.36	Port 1 Command (P1CMD)—Offset 198h	1076
15.2.37	Port 1 Task File Data (P1TFD)—Offset 1A0h	1076
15.2.38	Port 1 Signature (P1SIG)—Offset 1A4h	1076
15.2.39	Port 1 Serial ATA Status (P1SSTS)—Offset 1A8h	1076
15.2.40	Port 1 Serial ATA Control (P1SCTL)—Offset 1ACh	1076
15.2.41	Port 1 Serial ATA Error (P1SERR)—Offset 1B0h	1076
15.2.42	Port 1 Serial ATA Active (P1SACT)—Offset 1B4h	1076
15.2.43	Port 1 Command Issue (P1CI)—Offset 1B8h	1076
15.2.44	Port 1 SNotification (P1SNTF)—Offset 1BCh	1076
15.2.45	Port 1 Device Sleep (P1DEVSLP)—Offset 1C4h	1077
15.2.46	Port 2 Command List Base Address (P2CLB)—Offset 200h	1077
15.2.47	Port 2 Command List Base Address Upper 32-bits (P2CLBU)—Offset 204h	1077
15.2.48	Port 2 FIS Base Address (P2FB)—Offset 208h	1077
15.2.49	Port 2 FIS Base Address Upper 32-bits (P2FBU)—Offset 20Ch	1077
15.2.50	Port 2 Interrupt Status (P2IS)—Offset 210h	1077
15.2.51	Port 2 Interrupt Enable (P2IE)—Offset 214h	1077
15.2.52	Port 2 Command (P2CMD)—Offset 218h	1077
15.2.53	Port 2 Task File Data (P2TFD)—Offset 220h	1077
15.2.54	Port 2 Signature (P2SIG)—Offset 224h	1077
15.2.55	Port 2 Serial ATA Status (P2SSTS)—Offset 228h	1077
15.2.56	Port 2 Serial ATA Control (P2SCTL)—Offset 22Ch	1077
15.2.57	Port 2 Serial ATA Error (P2SERR)—Offset 230h	1078
15.2.58	Port 2 Serial ATA Active (P2SACT)—Offset 234h	1078
15.2.59	Port 2 Command Issue (P2CI)—Offset 238h	1078
15.2.60	Port 2 SNotification (P2SNTF)—Offset 23Ch	1078
15.2.61	Port 2 Device Sleep (P2DEVSLP)—Offset 244h	1078
15.2.62	Port 3 Command List Base Address (P3CLB)—Offset 280h	1078
15.2.63	Port 3 Command List Base Address Upper 32-bits (P3CLBU)—Offset 284h	1078
15.2.64	Port 3 FIS Base Address (P3FB)—Offset 288h	1078
15.2.65	Port 3 FIS Base Address Upper 32-bits (P3FBU)—Offset 28Ch	1078
15.2.66	Port 3 Interrupt Status (P3IS)—Offset 290h	1078
15.2.67	Port 3 Interrupt Enable (P3IE)—Offset 294h	1078
15.2.68	Port 3 Command (P3CMD)—Offset 298h	1078
15.2.69	Port 3 Task File Data (P3TFD)—Offset 2A0h	1079
15.2.70	Port 3 Signature (P3SIG)—Offset 2A4h	1079
15.2.71	Port 3 Serial ATA Status (P3SSTS)—Offset 2A8h	1079
15.2.72	Port 3 Serial ATA Control (P3SCTL)—Offset 2ACh	1079
15.2.73	Port 3 Serial ATA Error (P3SERR)—Offset 2B0h	1079



15.2.74	Port 3 Serial ATA Active (P3SACT)—Offset 2B4h	1079
15.2.75	Port 3 Commands Issued (P3CI)—Offset 2B8h	1079
15.2.76	Port 3 SNotification (P3SNTF)—Offset 2BCh	1079
15.2.77	Port 3 Device Sleep (P3DEVSLP)—Offset 2C4h	1079
15.2.78	Port 4 Command List Base Address (P4CLB)—Offset 300h	1079
15.2.79	Port 4 Command List Base Address Upper 32-bits (P4CLBU)—Offset 304h	1079
15.2.80	Port 4 FIS Base Address (P4FB)—Offset 308h	1079
15.2.81	Port 4 FIS Base Address Upper 32-bits (P4FBU)—Offset 30Ch	1080
15.2.82	Port 4 Interrupt Status (P4IS)—Offset 310h	1080
15.2.83	Port 4 Interrupt Enable (P4IE)—Offset 314h	1080
15.2.84	Port 4 Command (P4CMD)—Offset 318h	1080
15.2.85	Port 4 Task File Data (P4TFD)—Offset 320h	1080
15.2.86	Port 4 Signature (P4SIG)—Offset 324h	1080
15.2.87	Port 4 Serial ATA Status (P4SSTS)—Offset 328h	1080
15.2.88	Port 4 Serial ATA Control (P4SCTL)—Offset 32Ch	1080
15.2.89	Port 4 Serial ATA Error (P4SERR)—Offset 330h	1080
15.2.90	Port 4 Serial ATA Active (P4SACT)—Offset 334h	1080
15.2.91	Port 4 Commands Issued (P4CI)—Offset 338h	1080
15.2.92	Port 4 SNotification (P4SNTF)—Offset 33Ch	1080
15.2.93	Port 4 Device Sleep (P4DEVSLP)—Offset 344h	1081
15.2.94	Port 5 Command List Base Address (P5CLB)—Offset 380h	1081
15.2.95	Port 5 Command List Base Address Upper 32-bits (P5CLBU)—Offset 384h	1081
15.2.96	Port 5 FIS Base Address (P5FB)—Offset 388h	1081
15.2.97	Port 5 FIS Base Address Upper 32-bits (P5FBU)—Offset 38Ch	1081
15.2.98	Port 5 Interrupt Status (P5IS)—Offset 390h	1081
15.2.99	Port 5 Interrupt Enable (P5IE)—Offset 394h	1081
15.2.100	Port 5 Command (P5CMD)—Offset 398h	1081
15.2.101	Port 5 Task File Data (P5TFD)—Offset 3A0h	1081
15.2.102	Port 5 Signature (P5SIG)—Offset 3A4h	1081
15.2.103	Port 5 Serial ATA Status (P5SSTS)—Offset 3A8h	1081
15.2.104	Port 5 Serial ATA Control (P5SCTL)—Offset 3ACh	1081
15.2.105	Port 5 Serial ATA Error (P5SERR)—Offset 3B0h	1082
15.2.106	Port 5 Serial ATA Active (P5SACT)—Offset 3B4h	1082
15.2.107	Port 5 Commands Issued (P5CI)—Offset 3B8h	1082
15.2.108	Port 5 SNotification (P5SNTF)—Offset 3BCh	1082
15.2.109	Port 5 Device Sleep (P5DEVSLP)—Offset 3C4h	1082
15.2.110	Port 6 Command List Base Address (P6CLB)—Offset 400h	1082
15.2.111	Port 6 Command List Base Address Upper 32-bits (P6CLBU)—Offset 404h	1082
15.2.112	Port 6 FIS Base Address (P6FB)—Offset 408h	1082
15.2.113	Port 6 FIS Base Address Upper 32-bits (P6FBU)—Offset 40Ch	1082
15.2.114	Port 6 Interrupt Status (P6IS)—Offset 410h	1082
15.2.115	Port 6 Interrupt Enable (P6IE)—Offset 414h	1082
15.2.116	Port 6 Command (P6CMD)—Offset 418h	1082
15.2.117	Port 6 Task File Data (P6TFD)—Offset 420h	1083
15.2.118	Port 6 Signature (P6SIG)—Offset 424h	1083
15.2.119	Port 6 Serial ATA Status (P6SSTS)—Offset 428h	1083
15.2.120	Port 6 Serial ATA Control (P6SCTL)—Offset 42Ch	1083
15.2.121	Port 6 Serial ATA Error (P6SERR)—Offset 430h	1083
15.2.122	Port 6 Serial ATA Active (P6SACT)—Offset 434h	1083
15.2.123	Port 6 Commands Issued (P6CI)—Offset 438h	1083
15.2.124	Port 6 SNotification (P6SNTF)—Offset 43Ch	1083
15.2.125	Port 6 Device Sleep (P6DEVSLP)—Offset 444h	1083
15.2.126	Port 7 Command List Base Address (P7CLB)—Offset 480h	1083
15.2.127	Port 7 Command List Base Address Upper 32-bits (P7CLBU)—Offset 484h	1083
15.2.128	Port 7 FIS Base Address (P7FB)—Offset 488h	1083



15.2.129	Port 7 FIS Base Address Upper 32-bits (P7FBU)—Offset 48Ch .....	1084
15.2.130	Port 7 Interrupt Status (P7IS)—Offset 490h .....	1084
15.2.131	Port 7 Interrupt Enable (P7IE)—Offset 494h .....	1084
15.2.132	Port 7 Command (P7CMD)—Offset 498h .....	1084
15.2.133	Port 7 Task File Data (P7TFD)—Offset 4A0h.....	1084
15.2.134	Port 7 Signature (P7SIG)—Offset 4A4h .....	1084
15.2.135	Port 7 Serial ATA Status (P7SSTS)—Offset 4A8h .....	1084
15.2.136	Port 7 Serial ATA Control (P7SCTL)—Offset 4ACh .....	1084
15.2.137	Port 7 Serial ATA Error (P7SERR)—Offset 4B0h .....	1084
15.2.138	Port 7 Serial ATA Active (P7SACT)—Offset 4B4h.....	1084
15.2.139	Port 7 Commands Issued (P7CI)—Offset 4B8h .....	1084
15.2.140	Port 7 SNotification (P7SNTF)—Offset 4BCh.....	1084
15.2.141	Port 7 Device Sleep (P7DEVSLP)—Offset 4C4h .....	1085
15.2.142	Enclosure Management Message Format (EM_MF)—Offset 580h .....	1085
15.2.143	Enclosure Management LED (EM_LED)—Offset 584h.....	1085
15.3	SATA AIDP Registers Summary.....	1086
15.3.1	AHCI Index Register (INDEX)—Offset 10h .....	1086
15.3.2	AHCI Data Register (DATA)—Offset 14h .....	1087
15.4	SATA MXPBA Registers Summary.....	1088
15.4.1	MSI-X Pending Bit Array QW 0 (MXPQW0_DW0)—Offset 0h .....	1088
15.5	SATA MXTBA Registers Summary.....	1089
15.5.1	MSI-X Table Entries 0 Message Lower Address (MXTE0MLA)—Offset 0h....	1089
15.5.2	MSI-X Table Entries 0 Message Upper Address (MXTE0MUA)—Offset 4h ...	1089
15.5.3	MSI-X Table Entries 0 Message Data (MXTE0MD)—Offset 8h.....	1090
15.5.4	MSI-X Table Entries 0 Vector Control (MXTE0VC)—Offset Ch.....	1090
15.6	SATA Initialization (SIR) Index Registers Summary .....	1091
15.6.1	Squelch Circuit Disable—Offset 80h .....	1091
15.6.2	SATA MPHY Dynamic Power Gating Enable—Offset 90h .....	1092
15.6.2.1	OOB Retry—Offset A4h .....	1093
<b>16</b>	<b>Intel® Management Engine Interface (Intel® MEI) (D22:F0, D22:F1, and D22:F4).....</b>	<b>1094</b>
16.1	Management Engine Interface PCI Configuration Registers Summary .....	1094
16.1.1	Identifiers (HECI1_ID)—Offset 0h .....	1095
16.1.2	Command (HECI1_CMD)—Offset 4h .....	1095
16.1.3	Status (HECI1_STS)—Offset 6h .....	1096
16.1.4	Revision ID and Class Code (HECI1_RID_CC)—Offset 8h .....	1097
16.1.5	Cache Line Size (HECI1_CLS)—Offset Ch .....	1098
16.1.6	Master Latency Timer (HECI1_MLT)—Offset Dh .....	1098
16.1.7	Header Type (HECI1_HTYPE)—Offset Eh .....	1099
16.1.8	Built In Self-Test (HECI1_BIST)—Offset Fh.....	1099
16.1.9	MMIO Base Address Low (HECI1_MMIO_MBAR_LO)—Offset 10h .....	1100
16.1.10	MMIO Base Address High (HECI1_MMIO_MBAR_HI)—Offset 14h.....	1100
16.1.11	Sub System Identifiers (HECI1_SS)—Offset 2Ch .....	1101
16.1.12	Capabilities Pointer (HECI1_CAP)—Offset 34h .....	1101
16.1.13	Interrupt Information (HECI1_INTR)—Offset 3Ch .....	1102
16.1.14	Minimum Grant (HECI1_MGNT)—Offset 3Eh .....	1102
16.1.15	Maximum Latency (HECI1_MLAT)—Offset 3Fh.....	1103
16.1.16	Host Firmware Status Register 1 (HFSTS1)—Offset 40h .....	1103
16.1.17	Host Firmware Status Register 2 (HFSTS2)—Offset 48h .....	1104
16.1.18	Host General Status (HECI1_H_GS1)—Offset 4Ch .....	1104
16.1.19	PCI Power Management Capability ID (HECI1_PID)—Offset 50h .....	1105
16.1.20	PCI Power Management Capabilities (HECI1_PC)—Offset 52h.....	1105
16.1.21	PCI Power Management Control and Status (HECI1_PMCS)—Offset 54h ...	1106
16.1.22	Host Firmware Status Register 3 (HFSTS3)—Offset 60h .....	1107




16.1.23	Host Firmware Status Register 4 (HFSTS4)—Offset 64h .....	1107
16.1.24	Host Firmware Status Register 5 (HFSTS5)—Offset 68h .....	1108
16.1.25	Host Firmware Status Register 6 (HFSTS6)—Offset 6Ch .....	1108
16.1.26	Host General Status 2 (HECI1_H_GS2)—Offset 70h .....	1109
16.1.27	Host General Status 3 (HECI1_H_GS3)—Offset 74h .....	1109
16.1.28	Message Signaled Interrupt Identifiers (HECI1_MID)—Offset 8Ch.....	1110
16.1.29	Message Signaled Interrupt Message Control (HECI1_MC)—Offset 8Eh .....	1110
16.1.30	Message Signaled Interrupt Message Address (HECI1_MA)—Offset 90h ....	1111
16.1.31	Message Signaled Interrupt Upper Address (HECI1_MUA)—Offset 94h .....	1111
16.1.32	Message Signaled Interrupt Message Data (HECI1_MD)—Offset 98h.....	1112
16.1.33	Interrupt Delivery Mode (HECI1_HIDM)—Offset A0h.....	1112
16.2	Intel® MEI MMIO Registers Summary.....	1113
16.2.1	D0i3 Control (HECI1_D0I3C)—Offset 800h.....	1113
<b>17</b>	<b>IDE Redirect (IDE-R) (D22:F2) .....</b>	<b>1115</b>
17.1	IDE Redirect PCI Configuration (D22:F2) Registers Summary .....	1115
17.1.1	Device ID and Vendor ID (IDE_HOST_DID_VID)—Offset 0h .....	1115
17.1.2	Status and Command (IDE_HOST_STS_CMD)—Offset 4h.....	1116
17.1.3	Class Code and Revision ID (IDE_HOST_CC_RID)—Offset 8h.....	1118
17.1.4	BIST, Header Type, Latency Timer, and Cache Line Size (IDE_HOST_BIST_HTYPE_LT_CLS)—Offset Ch.....	1119
17.1.5	IDE Primary Command Block IO BAR (IDE_HOST_PCMDIOBAR)—Offset 10h.....	1120
17.1.6	IDE Primary Control Block IO BAR (IDE_HOST_PCTLIOBAR)—Offset 14h...	1120
17.1.7	IDE Secondary Command Block IO BAR (IDE_HOST_SCMDIOBAR)—Offset 18h.	1121
17.1.8	IDE Secondary Control Block IO BAR (IDE_HOST_SCTLIOBAR)—Offset 1Ch.....	1121
17.1.9	IDE Bus Master Block IO BAR (IDE_HOST_BMIOBAR)—Offset 20h.....	1122
17.1.10	Subsystem ID and Subsystem Vendor ID (IDE_HOST_SID_SVID)—Offset 2Ch..	1123
17.1.11	Capabilities List Pointer (IDE_HOST_CAPP)—Offset 34h .....	1123
17.1.12	Maximum Latency, Minimum Grant, Interrupt Pin and Interrupt Line (IDE_HOST_MAXL_MING_INTP_INTL)—Offset 3Ch.....	1124
17.1.13	MSI Message Control, Next Pointer and Capability ID (IDE_HOST_MSIMC_MSINP_MSICID)—Offset 40h.....	1125
17.1.14	MSI Message Address (IDE_HOST_MSIMA)—Offset 44h.....	1125
17.1.15	MSI Message Upper Address (IDE_HOST_MSIMUA)—Offset 48h.....	1126
17.1.16	MSI Message Data (IDE_HOST_MSIMD)—Offset 4Ch .....	1126
17.1.17	Power Management Capabilities, Next Pointer and Capability ID (IDE_HOST_PMCAP_PMNP_PMCID)—Offset 50h.....	1127
17.1.18	Power Management Data, Control/Status Register Bridge Support Extensions, Control and Status (IDE_HOST_PMD_PMCSRBSE_PMCSR)—Offset 54h .....	1128
<b>18</b>	<b>Keyboard and Text (KT) (D22:F3) .....</b>	<b>1130</b>
18.1	Keyboard and Text (KT) PCI Configuration (D22:F3) Registers Summary .....	1130
18.1.1	Device ID and Vendor ID (KT_HOST_DID_VID)—Offset 0h .....	1130
18.1.2	Status and Command (KT_HOST_STS_CMD)—Offset 4h .....	1131
18.1.3	Class Code and Revision ID (KT_HOST_CC_RID)—Offset 8h .....	1134
18.1.4	BIST, Header Type, Latency Timer, and Cache Line Size (KT_HOST_BIST_HTYPE_LT_CLS)—Offset Ch .....	1135
18.1.5	KT IO BAR (KT_HOST_IOBAR)—Offset 10h .....	1136
18.1.6	KT Memory BAR (KT_HOST_MEMBAR)—Offset 14h.....	1137
18.1.7	Cardbus CIS Pointer (KT_HOST_CCP)—Offset 28h.....	1138
18.1.8	Subsystem ID and Subsystem Vendor ID (KT_HOST_SID_SVID)—Offset 2Ch ...	1138
18.1.9	Expansion ROM Base Address (KT_HOST_XRBAR)—Offset 30h.....	1139





18.1.10	Capabilities List Pointer (KT_HOST_CAPP)—Offset 34h .....	1139
18.1.11	Maximum Latency, Minimum Grant, Interrupt Pin and Interrupt Line (KT_HOST_MAXL_MING_INTP_INTL)—Offset 3Ch .....	1140
18.1.12	MSI Message Control, Next Pointer and Capability ID (KT_HOST_MSIMC_MSINP_MSICID)—Offset 40h .....	1141
18.1.13	MSI Message Address (KT_HOST_MSIMA)—Offset 44h .....	1142
18.1.14	MSI Message Upper Address (KT_HOST_MSIMUA)—Offset 48h .....	1143
18.1.15	MSI Message Data (KT_HOST_MSIMD)—Offset 4Ch .....	1143
18.1.16	Power Management Capabilities, Next Pointer and Capability ID (KT_HOST_PMCAP_PMNP_PMCID)—Offset 50h .....	1143
18.1.17	Power Management Data, Control/Status Register Bridge Support Extensions, Control and Status (KT_HOST_PMD_PMCSRBSE_PMCSR)—Offset 54h .....	1145
18.2	Keyboard and Text (KT) Additional Configuration Registers Summary .....	1146
18.2.1	Power Management Control and Status (KT_CSXE_PMD_PMCSRBSE_PMCSR)— Offset 54h .....	1147
<b>19</b>	<b>USB Interface (D20:F0) .....</b>	<b>1148</b>
19.1	xHCI Configuration Registers Summary .....	1148
19.1.1	Vendor ID (VID)—Offset 0h .....	1149
19.1.2	Device ID (DID)—Offset 2h .....	1149
19.1.3	Command (CMD)—Offset 4h .....	1150
19.1.4	Device Status (STS)—Offset 6h .....	1151
19.1.5	Revision ID (RID)—Offset 8h .....	1152
19.1.6	Programming Interface (PI)—Offset 9h .....	1153
19.1.7	Sub Class Code (SCC)—Offset Ah .....	1153
19.1.8	Base Class Code (BCC)—Offset Bh .....	1153
19.1.9	Master Latency Timer (MLT)—Offset Dh .....	1154
19.1.10	Header Type (HT)—Offset Eh .....	1154
19.1.11	Memory Base Address (MBAR)—Offset 10h .....	1155
19.1.12	USB Subsystem Vendor ID (SSVID)—Offset 2Ch .....	1155
19.1.13	USB Subsystem ID (SSID)—Offset 2Eh .....	1156
19.1.14	Capabilities Pointer (CAP_PTR)—Offset 34h .....	1156
19.1.15	Interrupt Line (ILINE)—Offset 3Ch .....	1157
19.1.16	Interrupt Pin (IPIN)—Offset 3Dh .....	1157
19.1.17	XHC System Bus Configuration 1 (XHCC1)—Offset 40h .....	1158
19.1.18	XHC System Bus Configuration 2 (XHCC2)—Offset 44h .....	1160
19.1.19	Clock Gating (XHCLKGTEN)—Offset 50h .....	1162
19.1.20	Audio Time Synchronization (AUDSYNC)—Offset 58h .....	1166
19.1.21	Serial Bus Release Number (SBRN)—Offset 60h .....	1167
19.1.22	Frame Length Adjustment (FLADJ)—Offset 61h .....	1167
19.1.23	Best Effort Service Latency (BESL)—Offset 62h .....	1168
19.1.24	PCI Power Management Capability ID (PM_CID)—Offset 70h .....	1169
19.1.25	Next Item Pointer #1 (PM_NEXT)—Offset 71h .....	1169
19.1.26	Power Management Capabilities (PM_CAP)—Offset 72h .....	1170
19.1.27	Power Management Control/Status (PM_CS)—Offset 74h .....	1171
19.1.28	Message Signaled Interrupt CID (MSI_CID)—Offset 80h .....	1172
19.1.29	Next item pointer (MSI_NEXT)—Offset 81h .....	1173
19.1.30	Message Signaled Interrupt Message Control (MSI_MCTL)—Offset 82h .....	1173
19.1.31	Message Signaled Interrupt Message Address (MSI_MAD)—Offset 84h .....	1174
19.1.32	Message Signaled Interrupt Upper Address (MSI_MUAD)—Offset 88h .....	1175
19.1.33	Message Signaled Interrupt Message Data (MSI_MD)—Offset 8Ch .....	1175
19.1.34	Vendor Specific Header (VSHDR)—Offset 94h .....	1176
19.1.35	Power Control Enable (PCE_REG)—Offset A2h .....	1177
19.1.36	High Speed Configuration 2 (HSCFG2)—Offset A4h .....	1177
19.1.37	XHCI USB2 Overcurrent Pin Mapping N (U2OCM)—Offset B0h .....	1179
19.1.38	XHCI USB3 Overcurrent Pin Mapping N (U3OCM)—Offset D0h .....	1180




19.2	xHCI Memory Mapped Registers Summary.....	1181
19.2.1	Capability Registers Length (CAPLENGTH)—Offset 0h .....	1183
19.2.2	Host Controller Interface Version Number (HCVERSION)—Offset 2h .....	1184
19.2.3	Structural Parameters 1 (HCSPARAMS1)—Offset 4h .....	1184
19.2.4	Structural Parameters 2 (HCSPARAMS2)—Offset 8h .....	1185
19.2.5	Structural Parameters 3 (HCSPARAMS3)—Offset Ch .....	1186
19.2.6	Capability Parameters (HCCPARAMS)—Offset 10h .....	1187
19.2.7	Doorbell Offset (DBOFF)—Offset 14h.....	1189
19.2.8	Runtime Register Space Offset (RTSOFF)—Offset 18h.....	1189
19.2.9	USB Command (USBCMD)—Offset 80h .....	1190
19.2.10	USB Status (USBSTS)—Offset 84h .....	1192
19.2.11	Page Size (PAGESIZE)—Offset 88h .....	1194
19.2.12	Device Notification Control (DNCTRL)—Offset 94h.....	1195
19.2.13	Command Ring Low (CRCR_LO)—Offset 98h .....	1195
19.2.14	Command Ring High (CRCR_HI)—Offset 9Ch.....	1197
19.2.15	Device Context Base Address Array Pointer Low (DCBAAP_LO)—Offset B0h .....	1198
19.2.16	Device Context Base Address Array Pointer High (DCBAAP_HI)—Offset B4h.....	1199
19.2.17	Port N Status and Control USB2 (PORTSCN)—Offset 480h.....	1199
19.2.18	Port Power Management Status and Control USB2 (PORTPMSCN)—Offset 484h ..	1203
19.2.19	Port N Hardware LPM Control Register (PORTHLPMCEN)—Offset 48Ch .....	1204
19.2.20	Port Status and Control USB3 (PORTSCXUSB3)—Offset 580h.....	1206
19.2.21	Port Power Management Status and Control USB3 (PORTPMSCX)—Offset 584h ..	1209
19.2.22	USB3 Port X Link Info (PORTLIX)—Offset 588h .....	1210
19.2.23	Microframe Index (MFINDEX)—Offset 2000h .....	1211
19.2.24	Interrupter x Management (IMANx)—Offset 2020h.....	1211
19.2.25	Interrupter x Moderation (IMODx)—Offset 2024h.....	1212
19.2.26	Event Ring Segment Table Size x (ERSTSzx)—Offset 2028h.....	1213
19.2.27	Event Ring Segment Table Base Address Low x (ERSTBA_LOx)—Offset 2030h ..	1213
19.2.28	Event Ring Segment Table Base Address High x (ERSTBA_HIx)—Offset 2034h ..	1214
19.2.29	Event Ring Dequeue Pointer Low x (ERDP_LOx)—Offset 2038h .....	1215
19.2.30	Event Ring Dequeue Pointer High x (ERDP_HIx)—Offset 203Ch.....	1216
19.2.31	Door Bell x (DBx)—Offset 3000h .....	1216
19.2.32	XECP_SUPP_USB2_0 (XECP_SUPP_USB2_0)—Offset 8000h.....	1217
19.2.33	XECP_SUPP_USB2_1 (XECP_SUPP_USB2_1)—Offset 8004h.....	1218
19.2.34	XECP_SUPP_USB2_2 (XECP_SUPP_USB2_2)—Offset 8008h.....	1219
19.2.35	XECP_SUPP_USB2_3 (Full Speed) (XECP_SUPP_USB2_3)—Offset 8010h...	1220
19.2.36	XECP_SUPP_USB2_4 (Low Speed) (XECP_SUPP_USB2_4)—Offset 8014h ..	1221
19.2.37	XECP_SUPP_USB2_5 (High Speed) (XECP_SUPP_USB2_5)—Offset 8018h ..	1222
19.2.38	XECP_SUPP_USB3_0 (XECP_SUPP_USB3_0)—Offset 8020h.....	1223
19.2.39	XECP_SUPP_USB3_1 (XECP_SUPP_USB3_1)—Offset 8024h.....	1223
19.2.40	XECP_SUPP_USB3_2 (XECP_SUPP_USB3_2)—Offset 8028h.....	1224
19.2.41	XECP_SUPP_USB3_3 (XECP_SUPP_USB3_3)—Offset 8030h.....	1225
19.2.42	XECP_SUPP_USB3_4 (XECP_SUPP_USB3_4)—Offset 8034h.....	1225
19.2.43	XECP_SUPP_USB3_5 (XECP_SUPP_USB3_5)—Offset 8038h.....	1226
19.2.44	XECP_SUPP_USB3_6 (XECP_SUPP_USB3_6)—Offset 803Ch .....	1227
19.2.45	XECP_SUPP_USB3_7 (XECP_SUPP_USB3_7)—Offset 8040h.....	1227
19.2.46	XECP_SUPP_USB3_8 (XECP_SUPP_USB3_8)—Offset 8044h.....	1228
19.2.47	XECP_SUPP_USB3_9 (XECP_SUPP_USB3_9)—Offset 8048h.....	1229
19.2.48	Host Control Scheduler (HOST_CTRL_SCH_REG)—Offset 8094h.....	1229



19.2.49	Power Management Control (PMCTRL_REG)—Offset 80A4h .....	1230
19.2.50	HOST_CTRL_MISC_REG (HOST_CTRL_MISC_REG)—Offset 80B0h .....	1233
19.2.51	HOST_CTRL_MISC_REG2 (HOST_CTRL_MISC_REG2)—Offset 80B4h .....	1235
19.2.52	SSPE_REG (SSPE_REG)—Offset 80B8h .....	1236
19.2.53	DEVICE MODE CONTROL REG 0 (DUAL_ROLE_CFG_REG0)—Offset 80D8h .....	1236
19.2.54	AUX Power Management Control (AUX_CTRL_REG1)—Offset 80E0h .....	1238
19.2.55	SuperSpeed Port Link Control (HOST_CTRL_PORT_LINK_REG)—Offset 80ECh .. 1240	
19.2.56	USB2 Port Link Control 1 (USB2_LINK_MGR_CTRL_REG1)—Offset 80F0h..	1242
19.2.57	USB2 Port Link Control 4 (USB2_LINK_MGR_CTRL_REG4)—Offset 80FCh ..	1244
19.2.58	Power Scheduler Control-0 (PWR_SCHED_CTRL0)—Offset 8140h .....	1245
19.2.59	Power Scheduler Control-2 (PWR_SCHED_CTRL2)—Offset 8144h .....	1246
19.2.60	AUX Power Management Control (AUX_CTRL_REG2)—Offset 8154h .....	1247
19.2.61	USB2 PHY Power Management Control (USB2_PHY_PMC)—Offset 8164h ..	1249
19.2.62	xHCI Aux Clock Control Register (XHCI_AUX_CCR)—Offset 816Ch .....	1250
19.2.63	xHC Latency Tolerance Parameters - LTV Control (XLTP_LTV1)—Offset 8174h.. 1253	
19.2.64	xHC Latency Tolerance Parameters - High Idle Time Control (XLTP_HITC)— Offset 817Ch .....	1254
19.2.65	xHC Latency Tolerance Parameters - Medium Idle Time Control (XLTP_MITC)— Offset 8180h .....	1255
19.2.66	xHC Latency Tolerance Parameters Low Idle Time Control (XLTP_LITC)—Offset 8184h .....	1256
19.2.67	Command Manager Control 2 (XECP_CMDM_CTRL_REG2)—Offset 8190h..	1256
19.2.68	LFPSONCOUNT_REG (LFPSONCOUNT_REG)—Offset 81B8h .....	1256
19.2.69	USB2 PM Control (USB2PMCTRL_REG)—Offset 81C4h .....	1257
19.2.70	STRAP2_REG (STRAP2_REG)—Offset 8420h .....	1259
19.2.71	USB Legacy Support Capability (USBLEGSUP)—Offset 846Ch .....	1260
19.2.72	Port Disable Override capability register (PDO_CAPABILITY)—Offset 84F4h..... 1261	
19.2.73	USB2 Port Disable Override (USB2PDO)—Offset 84F8h.....	1261
19.2.74	USB3 Port Disable Override (USB3PDO)—Offset 84FCh .....	1262
19.2.75	Debug Capability ID Register (DCID)—Offset 8700h .....	1263
19.2.76	(PORT1_PROFILE_ATTRIBUTES_REG0)—Offset 890Ch .....	1263
19.2.77	(PORT2_PROFILE_ATTRIBUTES_REG0)—Offset 8A1Ch .....	1264
19.2.78	Global Time Sync Capability (GLOBAL_TIME_SYNC_CAP_REG)—Offset 8E10h .. 1265	
19.2.79	Global Time Sync Control (GLOBAL_TIME_SYNC_CTRL_REG)—Offset 8E14h .... 1266	
19.2.80	Microframe Time (Local Time) (MICROFRAME_TIME_REG)—Offset 8E18h ..	1266
19.2.81	Always Running Time (ART) Low (ALWAYS_RUNNING_TIME_LOW)—Offset 8E20h .....	1267
19.2.82	Always Running Time (ART) High (ALWAYS_RUNNING_TIME_HIGH)—Offset 8E24h .....	1268
<b>20</b>	<b>USB Dual Role/OTG Device Controller (xDCI) (D20:F1).....</b>	<b>1269</b>
20.1	USB Device Controller (xDCI) Configuration Registers Summary .....	1269
20.1.1	Device and Vendor ID (DEVVENDID)—Offset 0h .....	1269
20.1.2	Status and Command (STATUSCOMMAND)—Offset 4h .....	1270
20.1.3	Revision ID and Class Code (REVCLASSCODE)—Offset 8h.....	1272
20.1.4	Cache Line Latency Header and BIST (CLLATHEADERBIST)—Offset Ch .....	1273
20.1.5	Base Address (BAR)—Offset 10h .....	1273
20.1.6	Base Address High (BAR_HIGH)—Offset 14h.....	1274
20.1.7	Base Address 1 (BAR1)—Offset 18h.....	1275
20.1.8	Subsystem Vendor and Subsystem ID (SUBSYSTEMID)—Offset 2Ch .....	1276
20.1.9	Capabilities Pointer (CAPABILITYPTR)—Offset 34h .....	1277





20.1.10	Interrupt Register (INTERRUPTREG)—Offset 3Ch .....	1278
20.1.11	Power Management Capability ID (POWERCAPID)—Offset 80h .....	1278
20.1.12	PME Control and Status (PMCTRLSTATUS)—Offset 84h .....	1279
20.1.13	PCIe Device Idle Capability Record (PCIDEVIDLE_CAP_RECORD)—Offset 90h ... 1280	
20.1.14	SW LTR Update MMIO Location (D0I3_CONTROL_SW_LTR_MMIO_REG)—Offset 98h .....	1281
20.1.15	Device IDLE Pointer (DEVICE_IDLE_POINTER_REG)—Offset 9Ch .....	1282
20.1.16	Device PG Config (D0I3_MAX_POW_LAT_PG_CONFIG)—Offset A0h .....	1283
20.1.17	General Purpose Read Write 1 (GEN_REGRW1)—Offset B0h .....	1284
20.1.18	General Purpose Read Write 2 (GEN_REGRW2)—Offset B4h .....	1285
20.1.19	General Purpose Read Write 3 (GEN_REGRW3)—Offset B8h .....	1285
20.1.20	General Purpose Read Write 4 (GEN_REGRW4)—Offset BCh .....	1286
20.2	xDCI MMIO Device Registers Summary .....	1287
20.2.1	Device Configuration Register (DCFG)—Offset C700h .....	1287
20.2.2	Device Control Register (DCTL)—Offset C704h .....	1288
20.2.3	Device Event Enable Register (DEVTEEN)—Offset C708h .....	1292
20.2.4	Device Status Register (DSTS)—Offset C70Ch .....	1293
20.2.5	Device Generic Command Parameter (DGCMDPAR)—Offset C710h .....	1295
20.2.6	Device Generic Command Register (DGCMD)—Offset C714h .....	1296
20.2.7	Device Active USB Endpoint Enable (DALEPENA)—Offset C720h .....	1297
20.2.8	Device Physical Endpoint-n Command Parameter 2 Register (DEPCMDPAR2)— Offset C800h .....	1298
20.2.9	Device Physical Endpoint-n Command Parameter 1 Register (DEPCMDPAR1)— Offset C804h .....	1298
20.2.10	Device Physical Endpoint-n Command Parameter 0 Register (DEPCMDPAR0)— Offset C808h .....	1299
20.2.11	Device Physical Endpoint-n Command Register (DEPCMD)—Offset C80Ch .....	1299
20.3	xDCI MMIO Global Registers Summary .....	1301
20.3.1	Global SoC Bus Configuration Register 0 (GSBUSCFG0)—Offset C100h .....	1302
20.3.2	Global SoC Bus Configuration Register 1 (GSBUSCFG1)—Offset C104h .....	1303
20.3.3	Global Tx Threshold Control Register (GTXTHRCFG)—Offset C108h .....	1304
20.3.4	Global Rx Threshold Control Register (GRXTHRCFG)—Offset C10Ch .....	1305
20.3.5	Global Core Control Register (GCTL)—Offset C110h .....	1307
20.3.6	GPMSTS (GPMSTS)—Offset C114h .....	1308
20.3.7	Global Status Register (GSTS)—Offset C118h .....	1309
20.3.8	GBUSERRADDRLO (GBUSERRADDRLO)—Offset C130h .....	1309
20.3.9	GBUSERRADDRHI (GBUSERRADDRHI)—Offset C134h .....	1310
20.3.10	GHWPARAMS0 (GHWPARAMS0)—Offset C140h .....	1310
20.3.11	GHWPARAMS1 (GHWPARAMS1)—Offset C144h .....	1311
20.3.12	GHWPARAMS2 (GHWPARAMS2)—Offset C148h .....	1312
20.3.13	GHWPARAMS3 (GHWPARAMS3)—Offset C14Ch .....	1313
20.3.14	GHWPARAMS4 (GHWPARAMS4)—Offset C150h .....	1315
20.3.15	GHWPARAMS5 (GHWPARAMS5)—Offset C154h .....	1316
20.3.16	GHWPARAMS6 (GHWPARAMS6)—Offset C158h .....	1317
20.3.17	GHWPARAMS7 (GHWPARAMS7)—Offset C15Ch .....	1318
20.3.18	GDBGFIFOSPACE (GDBGFIFOSPACE)—Offset C160h .....	1318
20.3.19	GDBGLTSSM (GDBGLTSSM)—Offset C164h .....	1319
20.3.20	GDBGLNMCC (GDBGLNMCC)—Offset C168h .....	1321
20.3.21	GDBGBMU (GDBGBMU)—Offset C16Ch .....	1321
20.3.22	Global Common Register (GDBGLSP)—Offset C174h .....	1322
20.3.23	GDBGEPINFO0 (GDBGEPINFO0)—Offset C178h .....	1322
20.3.24	GDBGEPINFO1 (GDBGEPINFO1)—Offset C17Ch .....	1323
20.3.25	Global Transmit FIFO Size Register N (GTXFIFOSIZ0_0)—Offset C300h .....	1323
20.3.26	GRXFIFOSIZ0_0 (GRXFIFOSIZ0_0)—Offset C380h .....	1324




20.3.27	GEVNTADRLO_0 (GEVNTADRLO_0)—Offset C400h .....	1324
20.3.28	GEVNTADRHI_0 (GEVNTADRHI_0)—Offset C404h .....	1325
20.3.29	GEVNTCOUNT_0 (GEVNTCOUNT_0)—Offset C40Ch .....	1325
20.3.30	GTXFIFOPRIDEV (GTXFIFOPRIDEV)—Offset C610h .....	1326
<b>21</b>	<b>Thermal Subsystem (D20: F2) .....</b>	<b>1327</b>
21.1	Thermal Reporting Configuration Registers Summary .....	1327
21.1.1	Vendor Identification (VID)—Offset 0h .....	1327
21.1.2	Device Identification (DID)—Offset 2h .....	1328
21.1.3	Command (CMD)—Offset 4h .....	1328
21.1.4	Status (STS)—Offset 6h .....	1329
21.1.5	Revision Identification (RID)—Offset 8h .....	1330
21.1.6	Programming Interface (PI)—Offset 9h .....	1331
21.1.7	Sub Class Code (SCC)—Offset Ah .....	1331
21.1.8	Base Class Code (BCC)—Offset Bh .....	1332
21.1.9	Cache Line Size (CLS)—Offset Ch .....	1332
21.1.10	Latency Timer (LT)—Offset Dh .....	1332
21.1.11	Header Type (HTYPE)—Offset Eh .....	1333
21.1.12	Thermal Base (TBAR)—Offset 10h .....	1333
21.1.13	Thermal Base High DWord (TBARH)—Offset 14h .....	1334
21.1.14	Subsystem Vendor ID (SVID)—Offset 2Ch .....	1335
21.1.15	Subsystem ID (SID)—Offset 2Eh .....	1335
21.1.16	Capabilities Pointer (CAP_PTR)—Offset 34h .....	1336
21.1.17	Interrupt Line (INTLN)—Offset 3Ch .....	1336
21.1.18	Interrupt Pin (INTPN)—Offset 3Dh .....	1337
21.1.19	BIOS Assigned Thermal Base Address (TBARB)—Offset 40h .....	1337
21.1.20	BIOS Assigned Thermal Base High DWord (TBARBH)—Offset 44h .....	1338
21.1.21	Control Bits (CB)—Offset 48h .....	1338
21.1.22	PCI Power Management Capability ID (PID)—Offset 50h .....	1339
21.1.23	Power Management Capabilities (PC)—Offset 52h .....	1339
21.1.24	Power Management Control And Status (PCS)—Offset 54h .....	1340
21.1.25	Message Signaled Interrupt Identifiers (MID)—Offset 80h .....	1341
21.1.26	Message Signaled Interrupt Message Control (MC)—Offset 82h .....	1342
21.1.27	Message Signaled Interrupt Message Address (MA)—Offset 84h .....	1343
21.1.28	Message Signaled Interrupt Message Data (MD)—Offset 88h .....	1343
21.2	Thermal Reporting Memory Mapped Registers Summary .....	1344
21.2.1	Temperature (TEMP)—Offset 0h .....	1344
21.2.2	Thermal Sensor Control (TSC)—Offset 4h .....	1345
21.2.3	Thermal Sensor Status (TSS)—Offset 6h .....	1345
21.2.4	Thermal Sensor Enable and Lock (TSEL)—Offset 8h .....	1346
21.2.5	Thermal Sensor Reporting Enable and Lock (TSREL)—Offset Ah .....	1347
21.2.6	Thermal Sensor SMI Control (TSMIC)—Offset Ch .....	1348
21.2.7	Catastrophic Trip Point (CTT)—Offset 10h .....	1348
21.2.8	Thermal Alert High Value (TAHV)—Offset 14h .....	1349
21.2.9	Thermal Alert Low Value (TALV)—Offset 18h .....	1349
21.2.10	Thermal Sensor Power Management (TSPM)—Offset 1Ch .....	1350
21.2.11	Throttle Levels (TL)—Offset 40h .....	1351
21.2.12	Throttle Level 2 (TL2)—Offset 50h .....	1352
21.2.13	PCH Hot Level (PHL)—Offset 60h .....	1353
21.2.14	PHL Control (PHLC)—Offset 62h .....	1354
21.2.15	Thermal Alert Status (TAS)—Offset 80h .....	1354
21.2.16	PCI Interrupt Event Enables (TSPIEN)—Offset 82h .....	1355
21.2.17	General Purpose Event Enables (TSGPEN)—Offset 84h .....	1356
21.2.18	Therak Controller Function Disable (TCFD)—Offset F0h .....	1356
<b>22</b>	<b>Integrated Sensor Hub (ISH) (D19:F0) .....</b>	<b>1358</b>



22.1	ISH PCI Configuration Registers Summary .....	1358
22.1.1	Device and Vendor ID Register (DEVVENDID)—Offset 0h .....	1358
22.1.2	Status and Command (STATUSCOMMAND)—Offset 4h .....	1359
22.1.3	Revision ID and Class Code (REVCLASSCODE)—Offset 8h .....	1360
22.1.4	Cache Line Latency Header and BIST (CLLATHEADERBIST)—Offset Ch.....	1361
22.1.5	Memory Base Address Register (BAR)—Offset 10h .....	1361
22.1.6	Memory Base Address Register High (BAR_HIGH)—Offset 14h .....	1362
22.1.7	Memory Base Address 1 (BAR1)—Offset 18h .....	1363
22.1.8	Memory Base Address 1 High (BAR1_HIGH)—Offset 1Ch.....	1363
22.1.9	Subsystem Vendor and Subsystem ID (SUBSYSTEMID)—Offset 2Ch .....	1364
22.1.10	Expansion ROM base address (EXPANSION_ROM_BASEADDR)—Offset 30h.....	1365
22.1.11	Capabilities Pointer (CAPABILITYPTR)—Offset 34h.....	1365
22.1.12	Interrupt (INTERRUPTREG)—Offset 3Ch.....	1366
22.1.13	PowerManagement Capability ID (POWERCAPID)—Offset 80h .....	1366
22.1.14	Power Management Control and Status (PMECTRLSTATUS)—Offset 84h ....	1367
22.1.15	General Purpose Read Write Register1 (GEN_REGRW1)—Offset A0h .....	1368
22.1.16	General Purpose Read Write Register2 (GEN_REGRW2)—Offset A4h .....	1368
22.1.17	General Purpose Read Write Register3 (GEN_REGRW3)—Offset A8h .....	1369
22.1.18	General Purpose Read Write Register4 (GEN_REGRW4)—Offset ACh.....	1369
22.1.19	General Purpose Input Register (GEN_INPUT_REG)—Offset C0h.....	1370
22.2	ISH MMIO Registers Summary .....	1371
22.2.1	ISH Host firmware status (ISH_HOST_FWSTS)—Offset 34h .....	1371
22.2.2	Host Communication (HOST_COMM)—Offset 38h.....	1371
22.2.3	(HOST2ISH_DOORBELL)—Offset 48h .....	1372
22.2.4	ISH-to-Host DoorBell (ISH2HOST_DOORBELL)—Offset 54h .....	1373
22.2.5	Message from ISH to HOST (ISH2HOST_MSG)—Offset 60h .....	1373
22.2.6	Message from HOST to ISH (HOST2ISH_MSG1)—Offset E0h.....	1374
22.2.7	ISH Remap (REMAP)—Offset 360h .....	1374
22.2.8	D0i3 Control (IPC_d0i3C_reg)—Offset 6D0h.....	1375
<b>23</b>	<b>8254 Timer .....</b>	<b>1377</b>
23.1	8254 Timer Registers Summary .....	1377
23.1.1	Counter 0 - Interval Timer Status Byte Format Register (C0_ITSBFR)—Offset 40h .....	1377
23.1.2	Counter 0 - Counter Access Ports Register (C0_CAPR)—Offset 40h.....	1378
23.1.3	Counter 2 - Interval Timer Status Byte Format Register (C2_ITSBFR)—Offset 42h .....	1379
23.1.4	Counter 2 - Counter Access Ports Register (C2_CAPR)—Offset 42h.....	1379
23.1.5	Timer Control Word Register (TCW)—Offset 43h .....	1379
23.1.6	Read Back Command (RBC)—Offset 43h.....	1380
23.1.7	Counter Latch Command (CLC)—Offset 43h .....	1381
<b>24</b>	<b>Advanced Programmable Interrupt (APIC) .....</b>	<b>1383</b>
24.1	APIC Indirect Registers Summary .....	1383
24.1.1	Identification Register (ID)—Offset 0h .....	1386
24.1.2	Version Register (VER)—Offset 1h .....	1387
24.1.3	Redirection Table Entry 0 (RTE0)—Offset 10h.....	1388
24.1.4	Redirection Table Entry 1 (RTE1)—Offset 12h.....	1390
24.1.5	Redirection Table Entry 2 (RTE2)—Offset 14h.....	1390
24.1.6	Redirection Table Entry 3 (RTE3)—Offset 16h.....	1390
24.1.7	Redirection Table Entry 4 (RTE4)—Offset 18h.....	1390
24.1.8	Redirection Table Entry 5 (RTE5)—Offset 1Ah.....	1390
24.1.9	Redirection Table Entry 6 (RTE6)—Offset 1Ch.....	1390
24.1.10	Redirection Table Entry 7 (RTE7)—Offset 1Eh.....	1391
24.1.11	Redirection Table Entry 8 (RTE8)—Offset 20h.....	1391
24.1.12	Redirection Table Entry 9 (RTE9)—Offset 22h.....	1391



24.1.13	Redirection Table Entry 10 (RTE10)—Offset 24h	1391
24.1.14	Redirection Table Entry 11 (RTE11)—Offset 26h	1391
24.1.15	Redirection Table Entry 12 (RTE12)—Offset 28h	1391
24.1.16	Redirection Table Entry 13 (RTE13)—Offset 2Ah	1391
24.1.17	Redirection Table Entry 14 (RTE14)—Offset 2Ch	1391
24.1.18	Redirection Table Entry 15 (RTE15)—Offset 2Eh	1391
24.1.19	Redirection Table Entry 16 (RTE16)—Offset 30h	1391
24.1.20	Redirection Table Entry 17 (RTE17)—Offset 32h	1391
24.1.21	Redirection Table Entry 18 (RTE18)—Offset 34h	1391
24.1.22	Redirection Table Entry 19 (RTE19)—Offset 36h	1391
24.1.23	Redirection Table Entry 20 (RTE20)—Offset 38h	1392
24.1.24	Redirection Table Entry 21 (RTE21)—Offset 3Ah	1392
24.1.25	Redirection Table Entry 22 (RTE22)—Offset 3Ch	1392
24.1.26	Redirection Table Entry 23 (RTE23)—Offset 3Eh	1392
24.1.27	Redirection Table Entry 24 (RTE24)—Offset 40h	1392
24.1.28	Redirection Table Entry 25 (RTE25)—Offset 42h	1392
24.1.29	Redirection Table Entry 26 (RTE26)—Offset 44h	1392
24.1.30	Redirection Table Entry 27 (RTE27)—Offset 46h	1392
24.1.31	Redirection Table Entry 28 (RTE28)—Offset 48h	1392
24.1.32	Redirection Table Entry 29 (RTE29)—Offset 4Ah	1392
24.1.33	Redirection Table Entry 30 (RTE30)—Offset 4Ch	1392
24.1.34	Redirection Table Entry 31 (RTE31)—Offset 4Eh	1392
24.1.35	Redirection Table Entry 32 (RTE32)—Offset 50h	1392
24.1.36	Redirection Table Entry 33 (RTE33)—Offset 52h	1393
24.1.37	Redirection Table Entry 34 (RTE34)—Offset 54h	1393
24.1.38	Redirection Table Entry 35 (RTE35)—Offset 56h	1393
24.1.39	Redirection Table Entry 36 (RTE36)—Offset 58h	1393
24.1.40	Redirection Table Entry 37 (RTE37)—Offset 5Ah	1393
24.1.41	Redirection Table Entry 38 (RTE38)—Offset 5Ch	1393
24.1.42	Redirection Table Entry 39 (RTE39)—Offset 5Eh	1393
24.1.43	Redirection Table Entry 40 (RTE40)—Offset 60h	1393
24.1.44	Redirection Table Entry 41 (RTE41)—Offset 62h	1393
24.1.45	Redirection Table Entry 42 (RTE42)—Offset 64h	1393
24.1.46	Redirection Table Entry 43 (RTE43)—Offset 66h	1393
24.1.47	Redirection Table Entry 44 (RTE44)—Offset 68h	1393
24.1.48	Redirection Table Entry 45 (RTE45)—Offset 6Ah	1393
24.1.49	Redirection Table Entry 46 (RTE46)—Offset 6Ch	1394
24.1.50	Redirection Table Entry 47 (RTE47)—Offset 6Eh	1394
24.1.51	Redirection Table Entry 48 (RTE48)—Offset 70h	1394
24.1.52	Redirection Table Entry 49 (RTE49)—Offset 72h	1394
24.1.53	Redirection Table Entry 50 (RTE50)—Offset 74h	1394
24.1.54	Redirection Table Entry 51 (RTE51)—Offset 76h	1394
24.1.55	Redirection Table Entry 52 (RTE52)—Offset 78h	1394
24.1.56	Redirection Table Entry 53 (RTE53)—Offset 7Ah	1394
24.1.57	Redirection Table Entry 54 (RTE54)—Offset 7Ch	1394
24.1.58	Redirection Table Entry 55 (RTE55)—Offset 7Eh	1394
24.1.59	Redirection Table Entry 56 (RTE56)—Offset 80h	1394
24.1.60	Redirection Table Entry 57 (RTE57)—Offset 82h	1394
24.1.61	Redirection Table Entry 58 (RTE58)—Offset 84h	1394
24.1.62	Redirection Table Entry 59 (RTE59)—Offset 86h	1395
24.1.63	Redirection Table Entry 60 (RTE60)—Offset 88h	1395
24.1.64	Redirection Table Entry 61 (RTE61)—Offset 8Ah	1395
24.1.65	Redirection Table Entry 62 (RTE62)—Offset 8Ch	1395
24.1.66	Redirection Table Entry 63 (RTE63)—Offset 8Eh	1395
24.1.67	Redirection Table Entry 64 (RTE64)—Offset 90h	1395




24.1.68	Redirection Table Entry 65 (RTE65)—Offset 92h	1395
24.1.69	Redirection Table Entry 66 (RTE66)—Offset 94h	1395
24.1.70	Redirection Table Entry 67 (RTE67)—Offset 96h	1395
24.1.71	Redirection Table Entry 68 (RTE68)—Offset 98h	1395
24.1.72	Redirection Table Entry 69 (RTE69)—Offset 9Ah	1395
24.1.73	Redirection Table Entry 70 (RTE70)—Offset 9Ch	1395
24.1.74	Redirection Table Entry 71 (RTE71)—Offset 9Eh	1395
24.1.75	Redirection Table Entry 72 (RTE72)—Offset A0h	1396
24.1.76	Redirection Table Entry 73 (RTE73)—Offset A2h	1396
24.1.77	Redirection Table Entry 74 (RTE74)—Offset A4h	1396
24.1.78	Redirection Table Entry 75 (RTE75)—Offset A6h	1396
24.1.79	Redirection Table Entry 76 (RTE76)—Offset A8h	1396
24.1.80	Redirection Table Entry 77 (RTE77)—Offset AAh	1396
24.1.81	Redirection Table Entry 78 (RTE78)—Offset ACh	1396
24.1.82	Redirection Table Entry 79 (RTE79)—Offset AEh	1396
24.1.83	Redirection Table Entry 80 (RTE80)—Offset B0h	1396
24.1.84	Redirection Table Entry 81 (RTE81)—Offset B2h	1396
24.1.85	Redirection Table Entry 82 (RTE82)—Offset B4h	1396
24.1.86	Redirection Table Entry 83 (RTE83)—Offset B6h	1396
24.1.87	Redirection Table Entry 84 (RTE84)—Offset B8h	1396
24.1.88	Redirection Table Entry 85 (RTE85)—Offset BAh	1397
24.1.89	Redirection Table Entry 86 (RTE86)—Offset BCh	1397
24.1.90	Redirection Table Entry 87 (RTE87)—Offset BEh	1397
24.1.91	Redirection Table Entry 88 (RTE88)—Offset C0h	1397
24.1.92	Redirection Table Entry 89 (RTE89)—Offset C2h	1397
24.1.93	Redirection Table Entry 90 (RTE90)—Offset C4h	1397
24.1.94	Redirection Table Entry 91 (RTE91)—Offset C6h	1397
24.1.95	Redirection Table Entry 92 (RTE92)—Offset C8h	1397
24.1.96	Redirection Table Entry 93 (RTE93)—Offset CAh	1397
24.1.97	Redirection Table Entry 94 (RTE94)—Offset CCh	1397
24.1.98	Redirection Table Entry 95 (RTE95)—Offset CEh	1397
24.1.99	Redirection Table Entry 96 (RTE96)—Offset D0h	1397
24.1.100	Redirection Table Entry 97 (RTE97)—Offset D2h	1397
24.1.101	Redirection Table Entry 98 (RTE98)—Offset D4h	1398
24.1.102	Redirection Table Entry 99 (RTE99)—Offset D6h	1398
24.1.103	Redirection Table Entry 100 (RTE100)—Offset D8h	1398
24.1.104	Redirection Table Entry 101 (RTE101)—Offset DAh	1398
24.1.105	Redirection Table Entry 102 (RTE102)—Offset DCh	1398
24.1.106	Redirection Table Entry 103 (RTE103)—Offset DEh	1398
24.1.107	Redirection Table Entry 104 (RTE104)—Offset E0h	1398
24.1.108	Redirection Table Entry 105 (RTE105)—Offset E2h	1398
24.1.109	Redirection Table Entry 106 (RTE106)—Offset E4h	1398
24.1.110	Redirection Table Entry 107 (RTE107)—Offset E6h	1398
24.1.111	Redirection Table Entry 108 (RTE108)—Offset E8h	1398
24.1.112	Redirection Table Entry 109 (RTE109)—Offset EAh	1398
24.1.113	Redirection Table Entry 110 (RTE110)—Offset ECh	1398
24.1.114	Redirection Table Entry 111 (RTE111)—Offset EEh	1399
24.1.115	Redirection Table Entry 112 (RTE112)—Offset F0h	1399
24.1.116	Redirection Table Entry 113 (RTE113)—Offset F2h	1399
24.1.117	Redirection Table Entry 114 (RTE114)—Offset F4h	1399
24.1.118	Redirection Table Entry 115 (RTE115)—Offset F6h	1399
24.1.119	Redirection Table Entry 116 (RTE116)—Offset F8h	1399
24.1.120	Redirection Table Entry 117 (RTE117)—Offset FAh	1399
24.1.121	Redirection Table Entry 118 (RTE118)—Offset FCh	1399
24.1.122	Redirection Table Entry 119 (RTE119)—Offset FEh	1399






24.2	Advanced Programmable Interrupt Controller (APIC) Registers Summary .....	1399
24.2.1	Index Register (IDX)—Offset 0h.....	1400
24.2.2	Data Register (DAT)—Offset 10h.....	1400
24.2.3	EOI Register (EOIR)—Offset 40h.....	1401
<b>25</b>	<b>Processor Interface .....</b>	<b>1402</b>
25.1	Processor Interface Memory Registers Summary .....	1402
25.1.1	NMI Status and Control (NMI_STS_CNT)—Offset 61h.....	1402
25.1.2	NMI Enable (and Real Time Clock Index) (NMI_EN)—Offset 70h .....	1403
25.1.3	Init Register (PORT92)—Offset 92h .....	1404
25.1.4	Reset Control Register (RST_CNT)—Offset CF9h.....	1404
<b>26</b>	<b>General Purpose I/O (GPIO) .....</b>	<b>1406</b>
26.1	GPIO Community 0 Registers Summary .....	1406
26.1.1	Family Base Address (FAMBAR)—Offset 8h .....	1410
26.1.2	Pad Base Address (PADBAR)—Offset Ch .....	1411
26.1.3	Miscellaneous Configuration (MISCCFG)—Offset 10h.....	1411
26.1.4	Pad Ownership (PAD_OWN_GPP_A_0)—Offset 20h .....	1413
26.1.5	Pad Ownership (PAD_OWN_GPP_A_1)—Offset 24h .....	1414
26.1.6	Pad Ownership (PAD_OWN_GPP_A_2)—Offset 28h .....	1414
26.1.7	Pad Ownership (PAD_OWN_GPP_B_0)—Offset 30h .....	1414
26.1.8	Pad Ownership (PAD_OWN_GPP_B_1)—Offset 34h .....	1414
26.1.9	Pad Ownership (PAD_OWN_GPP_B_2)—Offset 38h .....	1414
26.1.10	Pad Configuration Lock (PADCFGLOCK_GPP_A)—Offset A0h.....	1414
26.1.11	Pad Configuration Lock (PADCFGLOCKTX_GPP_A)—Offset A4h .....	1416
26.1.12	Pad Configuration Lock (PADCFGLOCK_GPP_B)—Offset A8h.....	1418
26.1.13	Pad Configuration Lock (PADCFGLOCKTX_GPP_B)—Offset ACh .....	1418
26.1.14	Host Software Pad Ownership (HOSTSW_OWN_GPP_A)—Offset D0h .....	1418
26.1.15	Host Software Pad Ownership (HOSTSW_OWN_GPP_B)—Offset D4h.....	1420
26.1.16	GPI Interrupt Status (GPI_IS_GPP_A)—Offset 100h.....	1420
26.1.17	GPI Interrupt Status (GPI_IS_GPP_B)—Offset 104h.....	1422
26.1.18	GPI Interrupt Enable (GPI_IE_GPP_A)—Offset 120h.....	1422
26.1.19	GPI Interrupt Enable (GPI_IE_GPP_B)—Offset 124h.....	1423
26.1.20	GPI General Purpose Events Status (GPI_GPE_STS_GPP_A)—Offset 140h.....	1423
26.1.21	GPI General Purpose Events Status (GPI_GPE_STS_GPP_B)—Offset 144h.....	1425
26.1.22	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A)—Offset 160h ..	1425
26.1.23	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_B)—Offset 164h ..	1427
26.1.24	SMI Status (GPI_SMI_STS_GPP_B)—Offset 184h .....	1427
26.1.25	SMI Enable (GPI_SMI_EN_GPP_B)—Offset 1A4h .....	1428
26.1.26	NMI Status (GPI_NMI_STS_GPP_B)—Offset 1C4h.....	1429
26.1.27	NMI Enable (GPI_NMI_EN_GPP_B)—Offset 1E4h .....	1430
26.1.28	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_0)—Offset 400h.....	1431
26.1.29	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_0)—Offset 404h.....	1434
26.1.30	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_1)—Offset 408h.....	1434
26.1.31	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_1)—Offset 40Ch.....	1435
26.1.32	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_2)—Offset 410h.....	1435
26.1.33	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_2)—Offset 414h.....	1435
26.1.34	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_3)—Offset 418h.....	1435
26.1.35	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_3)—Offset 41Ch.....	1435
26.1.36	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_4)—Offset 420h.....	1436
26.1.37	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_4)—Offset 424h.....	1436
26.1.38	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_5)—Offset 428h.....	1436
26.1.39	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_5)—Offset 42Ch.....	1436
26.1.40	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_6)—Offset 430h.....	1436
26.1.41	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_6)—Offset 434h.....	1436
26.1.42	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_7)—Offset 438h.....	1437



26.1.43	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_7)—Offset 43Ch	1437
26.1.44	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_8)—Offset 440h	1437
26.1.45	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_8)—Offset 444h	1437
26.1.46	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_9)—Offset 448h	1437
26.1.47	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_9)—Offset 44Ch	1437
26.1.48	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_10)—Offset 450h	1437
26.1.49	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_10)—Offset 454h	1438
26.1.50	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_11)—Offset 458h	1438
26.1.51	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_11)—Offset 45Ch	1438
26.1.52	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_12)—Offset 460h	1438
26.1.53	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_12)—Offset 464h	1438
26.1.54	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_13)—Offset 468h	1438
26.1.55	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_13)—Offset 46Ch	1439
26.1.56	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_14)—Offset 470h	1439
26.1.57	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_14)—Offset 474h	1439
26.1.58	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_15)—Offset 478h	1439
26.1.59	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_15)—Offset 47Ch	1439
26.1.60	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_16)—Offset 480h	1439
26.1.61	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_16)—Offset 484h	1439
26.1.62	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_17)—Offset 488h	1440
26.1.63	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_17)—Offset 48Ch	1440
26.1.64	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_18)—Offset 490h	1440
26.1.65	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_18)—Offset 494h	1440
26.1.66	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_19)—Offset 498h	1440
26.1.67	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_19)—Offset 49Ch	1440
26.1.68	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_20)—Offset 4A0h	1440
26.1.69	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_20)—Offset 4A4h	1440
26.1.70	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_21)—Offset 4A8h	1441
26.1.71	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_21)—Offset 4ACh	1441
26.1.72	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_22)—Offset 4B0h	1441
26.1.73	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_22)—Offset 4B4h	1441
26.1.74	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_23)—Offset 4B8h	1441
26.1.75	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_23)—Offset 4BCh	1441
26.1.76	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_0)—Offset 4C0h	1441
26.1.77	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_0)—Offset 4C4h	1441
26.1.78	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_1)—Offset 4C8h	1442
26.1.79	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_1)—Offset 4CCh	1442
26.1.80	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_2)—Offset 4D0h	1442
26.1.81	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_2)—Offset 4D4h	1442
26.1.82	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_3)—Offset 4D8h	1442
26.1.83	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_3)—Offset 4DCh	1442
26.1.84	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_4)—Offset 4E0h	1442
26.1.85	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_4)—Offset 4E4h	1442
26.1.86	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_5)—Offset 4E8h	1443
26.1.87	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_5)—Offset 4ECh	1443
26.1.88	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_6)—Offset 4F0h	1443
26.1.89	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_6)—Offset 4F4h	1443
26.1.90	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_7)—Offset 4F8h	1443
26.1.91	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_7)—Offset 4FCh	1443
26.1.92	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_8)—Offset 500h	1443
26.1.93	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_8)—Offset 504h	1443
26.1.94	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_9)—Offset 508h	1444
26.1.95	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_9)—Offset 50Ch	1444
26.1.96	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_10)—Offset 510h	1444
26.1.97	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_10)—Offset 514h	1444



26.1.98	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_11)—Offset 518h	1444
26.1.99	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_11)—Offset 51Ch	1444
26.1.100	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_12)—Offset 520h	1444
26.1.101	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_12)—Offset 524h	1444
26.1.102	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_13)—Offset 528h	1445
26.1.103	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_13)—Offset 52Ch	1445
26.1.104	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_14)—Offset 530h	1445
26.1.105	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_14)—Offset 534h	1445
26.1.106	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_15)—Offset 538h	1445
26.1.107	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_15)—Offset 53Ch	1445
26.1.108	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_16)—Offset 540h	1445
26.1.109	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_16)—Offset 544h	1446
26.1.110	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_17)—Offset 548h	1446
26.1.111	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_17)—Offset 54Ch	1446
26.1.112	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_18)—Offset 550h	1446
26.1.113	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_18)—Offset 554h	1446
26.1.114	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_19)—Offset 558h	1446
26.1.115	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_19)—Offset 55Ch	1446
26.1.116	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_20)—Offset 560h	1446
26.1.117	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_20)—Offset 564h	1447
26.1.118	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_21)—Offset 568h	1447
26.1.119	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_21)—Offset 56Ch	1447
26.1.120	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_22)—Offset 570h	1447
26.1.121	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_22)—Offset 574h	1447
26.1.122	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_23)—Offset 578h	1447
26.1.123	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_23)—Offset 57Ch	1447
26.2	GPIO Community 1 Registers Summary	1447
26.2.1	Family Base Address (FAMBAR)—Offset 8h	1461
26.2.2	Pad Base Address (PADBAR)—Offset Ch	1461
26.2.3	Miscellaneous Configuration (MISCCFG)—Offset 10h	1462
26.2.4	Pad Ownership (PAD_OWN_GPP_C_0)—Offset 20h	1463
26.2.5	Pad Ownership (PAD_OWN_GPP_C_1)—Offset 24h	1465
26.2.6	Pad Ownership (PAD_OWN_GPP_C_2)—Offset 28h	1465
26.2.7	Pad Ownership (PAD_OWN_GPP_D_0)—Offset 2Ch	1465
26.2.8	Pad Ownership (PAD_OWN_GPP_D_1)—Offset 30h	1465
26.2.9	Pad Ownership (PAD_OWN_GPP_D_2)—Offset 34h	1465
26.2.10	Pad Ownership (PAD_OWN_GPP_E_0)—Offset 38h	1465
26.2.11	Pad Ownership (PAD_OWN_GPP_E_1)—Offset 3Ch	1465
26.2.12	Pad Ownership (PAD_OWN_GPP_F_0)—Offset 40h	1465
26.2.13	Pad Ownership (PAD_OWN_GPP_F_1)—Offset 44h	1465
26.2.14	Pad Ownership (PAD_OWN_GPP_F_2)—Offset 48h	1466
26.2.15	Pad Ownership (PAD_OWN_GPP_G_0)—Offset 4Ch	1466
26.2.16	Pad Ownership (PAD_OWN_GPP_G_1)—Offset 50h	1466
26.2.17	Pad Ownership (PAD_OWN_GPP_G_2)—Offset 54h	1466
26.2.18	Pad Ownership (PAD_OWN_GPP_H_0)—Offset 58h	1466
26.2.19	Pad Ownership (PAD_OWN_GPP_H_1)—Offset 5Ch	1466
26.2.20	Pad Ownership (PAD_OWN_GPP_H_2)—Offset 60h	1466
26.2.21	Pad Configuration Lock (PADCFGLOCK_GPP_C_0)—Offset 90h	1466
26.2.22	Pad Configuration Lock (PADCFGLOCKTX_GPP_C_0)—Offset 94h	1468
26.2.23	Pad Configuration Lock (PADCFGLOCK_GPP_D_0)—Offset 98h	1470
26.2.24	Pad Configuration Lock (PADCFGLOCKTX_GPP_D_0)—Offset 9Ch	1470
26.2.25	Pad Configuration Lock (PADCFGLOCK_GPP_E_0)—Offset A0h	1470
26.2.26	Pad Configuration Lock (PADCFGLOCKTX_GPP_E_0)—Offset A4h	1470
26.2.27	Pad Configuration Lock (PADCFGLOCK_GPP_F_0)—Offset A8h	1470
26.2.28	Pad Configuration Lock (PADCFGLOCKTX_GPP_F_0)—Offset ACh	1470




26.2.29	Pad Configuration Lock (PADCFGLOCK_GPP_G_0)—Offset B0h.....	1470
26.2.30	Pad Configuration Lock (PADCFGLOCKTX_GPP_G_0)—Offset B4h .....	1470
26.2.31	Pad Configuration Lock (PADCFGLOCK_GPP_H_0)—Offset B8h.....	1471
26.2.32	Pad Configuration Lock (PADCFGLOCKTX_GPP_H_0)—Offset BCh .....	1471
26.2.33	Host Software Pad Ownership (HOSTSW_OWN_GPP_C_0)—Offset D0h .....	1471
26.2.34	Host Software Pad Ownership (HOSTSW_OWN_GPP_D_0)—Offset D4h .....	1472
26.2.35	Host Software Pad Ownership (HOSTSW_OWN_GPP_E_0)—Offset D8h .....	1473
26.2.36	Host Software Pad Ownership (HOSTSW_OWN_GPP_F_0)—Offset DCh .....	1473
26.2.37	Host Software Pad Ownership (HOSTSW_OWN_GPP_G_0)—Offset E0h .....	1473
26.2.38	Host Software Pad Ownership (HOSTSW_OWN_GPP_H_0)—Offset E4h .....	1473
26.2.39	GPI Interrupt Status (GPI_IS_GPP_C_0)—Offset 100h.....	1473
26.2.40	GPI Interrupt Status (GPI_IS_GPP_D_0)—Offset 104h.....	1475
26.2.41	GPI Interrupt Status (GPI_IS_GPP_E_0)—Offset 108h .....	1475
26.2.42	GPI Interrupt Status (GPI_IS_GPP_F_0)—Offset 10Ch .....	1475
26.2.43	GPI Interrupt Status (GPI_IS_GPP_G_0)—Offset 110h.....	1475
26.2.44	GPI Interrupt Status (GPI_IS_GPP_H_0)—Offset 114h.....	1475
26.2.45	GPI Interrupt Enable (GPI_IE_GPP_C_0)—Offset 120h.....	1475
26.2.46	GPI Interrupt Enable (GPI_IE_GPP_D_0)—Offset 124h .....	1477
26.2.47	GPI Interrupt Enable (GPI_IE_GPP_E_0)—Offset 128h.....	1477
26.2.48	GPI Interrupt Enable (GPI_IE_GPP_F_0)—Offset 12Ch.....	1477
26.2.49	GPI Interrupt Enable (GPI_IE_GPP_G_0)—Offset 130h .....	1477
26.2.50	GPI Interrupt Enable (GPI_IE_GPP_H_0)—Offset 134h .....	1477
26.2.51	GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_0)—Offset 140h.....	1477
26.2.52	GPI General Purpose Events Status (GPI_GPE_STS_GPP_D_0)—Offset 144h .....	1479
26.2.53	GPI General Purpose Events Status (GPI_GPE_STS_GPP_E_0)—Offset 148h.....	1479
26.2.54	GPI General Purpose Events Status (GPI_GPE_STS_GPP_F_0)—Offset 14Ch.....	1479
26.2.55	GPI General Purpose Events Status (GPI_GPE_STS_GPP_G_0)—Offset 150h .....	1480
26.2.56	GPI General Purpose Events Status (GPI_GPE_STS_GPP_H_0)—Offset 154h.....	1480
26.2.57	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_0)—Offset 160h.....	1480
26.2.58	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_D_0)—Offset 164h.....	1481
26.2.59	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_E_0)—Offset 168h .....	1482
26.2.60	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_F_0)—Offset 16Ch .....	1482
26.2.61	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_G_0)—Offset 170h.....	1482
26.2.62	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_H_0)—Offset 174h.....	1482
26.2.63	SMI Status (GPI_SMI_STS_GPP_C_0)—Offset 180h .....	1482
26.2.64	SMI Status (GPI_SMI_STS_GPP_D_0)—Offset 184h .....	1483
26.2.65	SMI Status (GPI_SMI_STS_GPP_E_0)—Offset 188h .....	1484
26.2.66	SMI Enable (GPI_SMI_EN_GPP_C_0)—Offset 1A0h .....	1485
26.2.67	SMI Enable (GPI_SMI_EN_GPP_D_0)—Offset 1A4h .....	1486
26.2.68	SMI Enable (GPI_SMI_EN_GPP_E_0)—Offset 1A8h.....	1487
26.2.69	NMI Status (GPI_NMI_STS_GPP_C_0)—Offset 1C0h.....	1488
26.2.70	NMI Status (GPI_NMI_STS_GPP_D_0)—Offset 1C4h.....	1489
26.2.71	NMI Status (GPI_NMI_STS_GPP_E_0)—Offset 1C8h .....	1490
26.2.72	NMI Enable (GPI_NMI_EN_GPP_C_0)—Offset 1E0h .....	1491





26.2.73	NMI Enable (GPI_NMI_EN_GPP_D_0)—Offset 1E4h.....	1492
26.2.74	NMI Enable (GPI_NMI_EN_GPP_E_0)—Offset 1E8h.....	1493
26.2.75	PWM Control (PWMC)—Offset 204h.....	1494
26.2.76	GPIO Serial Blink Enable (GP_SER_BLINK)—Offset 20Ch.....	1495
26.2.77	GPIO Serial Blink Command/Status (GP_SER_CMDSTS)—Offset 210h.....	1496
26.2.78	GPIO Serial Blink Data (GP_SER_DATA)—Offset 214h.....	1497
26.2.79	GSX Controller Capabilities (GSX_CAP)—Offset 21Ch.....	1497
26.2.80	GSX Channel-0 Capabilities DW0 (GSX_C0CAP_DW0)—Offset 220h.....	1498
26.2.81	GSX Channel-0 Capabilities DW1 (GSX_C0CAP_DW1)—Offset 224h.....	1498
26.2.82	GSX Channel-0 GP Input Level DW0 (GSX_C0GPILVL_DW0)—Offset 228h.....	1499
26.2.83	GSX Channel-0 GP Input Level DW1 (GSX_C0GPILVL_DW1)—Offset 22Ch.....	1500
26.2.84	GSX Channel-0 GP Output Level DW0 (GSX_C0GPOLVL_DW0)—Offset 230h.....	1500
26.2.85	GSX Channel-0 GP Output Level DW1 (GSX_C0GPOLVL_DW1)—Offset 234h.....	1501
26.2.86	GSX Channel-0 Command (GSX_C0CMD)—Offset 238h.....	1501
26.2.87	GSX Channel-0 Test Mode (GSX_C0TM)—Offset 23Ch.....	1502
26.2.88	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_0)—Offset 400h.....	1503
26.2.89	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_0)—Offset 404h.....	1505
26.2.90	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_1)—Offset 408h.....	1506
26.2.91	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_1)—Offset 40Ch.....	1506
26.2.92	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_2)—Offset 410h.....	1506
26.2.93	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_2)—Offset 414h.....	1507
26.2.94	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_3)—Offset 418h.....	1507
26.2.95	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_3)—Offset 41Ch.....	1507
26.2.96	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_4)—Offset 420h.....	1507
26.2.97	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_4)—Offset 424h.....	1507
26.2.98	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_5)—Offset 428h.....	1507
26.2.99	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_5)—Offset 42Ch.....	1507
26.2.100	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_6)—Offset 430h.....	1507
26.2.101	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_6)—Offset 434h.....	1507
26.2.102	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_7)—Offset 438h.....	1508
26.2.103	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_7)—Offset 43Ch.....	1508
26.2.104	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_8)—Offset 440h.....	1508
26.2.105	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_8)—Offset 444h.....	1508
26.2.106	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_9)—Offset 448h.....	1508
26.2.107	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_9)—Offset 44Ch.....	1508
26.2.108	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_10)—Offset 450h.....	1508
26.2.109	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_10)—Offset 454h.....	1508
26.2.110	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_11)—Offset 458h.....	1508
26.2.111	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_11)—Offset 45Ch.....	1509
26.2.112	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_12)—Offset 460h.....	1509
26.2.113	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_12)—Offset 464h.....	1509
26.2.114	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_13)—Offset 468h.....	1509
26.2.115	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_13)—Offset 46Ch.....	1509
26.2.116	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_14)—Offset 470h.....	1509
26.2.117	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_14)—Offset 474h.....	1509
26.2.118	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_15)—Offset 478h.....	1509
26.2.119	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_15)—Offset 47Ch.....	1509
26.2.120	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_16)—Offset 480h.....	1510
26.2.121	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_16)—Offset 484h.....	1510
26.2.122	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_17)—Offset 488h.....	1511
26.2.123	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_17)—Offset 48Ch.....	1511
26.2.124	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_18)—Offset 490h.....	1511
26.2.125	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_18)—Offset 494h.....	1511





26.2.126	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_19)—Offset 498h	1511
26.2.127	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_19)—Offset 49Ch	1512
26.2.128	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_20)—Offset 4A0h	1512
26.2.129	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_20)—Offset 4A4h	1512
26.2.130	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_21)—Offset 4A8h	1512
26.2.131	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_21)—Offset 4ACh	1512
26.2.132	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_22)—Offset 4B0h	1512
26.2.133	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_22)—Offset 4B4h	1512
26.2.134	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_23)—Offset 4B8h	1512
26.2.135	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_23)—Offset 4BCh	1512
26.2.136	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_0)—Offset 4C0h	1513
26.2.137	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_0)—Offset 4C4h	1513
26.2.138	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_1)—Offset 4C8h	1513
26.2.139	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_1)—Offset 4CCh	1513
26.2.140	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_2)—Offset 4D0h	1513
26.2.141	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_2)—Offset 4D4h	1513
26.2.142	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_3)—Offset 4D8h	1513
26.2.143	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_3)—Offset 4DCh	1513
26.2.144	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_4)—Offset 4E0h	1513
26.2.145	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_4)—Offset 4E4h	1514
26.2.146	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_5)—Offset 4E8h	1514
26.2.147	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_5)—Offset 4ECh	1514
26.2.148	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_6)—Offset 4F0h	1514
26.2.149	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_6)—Offset 4F4h	1514
26.2.150	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_7)—Offset 4F8h	1514
26.2.151	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_7)—Offset 4FCh	1514
26.2.152	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_8)—Offset 500h	1514
26.2.153	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_8)—Offset 504h	1515
26.2.154	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_9)—Offset 508h	1515
26.2.155	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_9)—Offset 50Ch	1515
26.2.156	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_10)—Offset 510h	1515
26.2.157	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_10)—Offset 514h	1515
26.2.158	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_11)—Offset 518h	1515
26.2.159	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_11)—Offset 51Ch	1515
26.2.160	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_12)—Offset 520h	1515
26.2.161	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_12)—Offset 524h	1515
26.2.162	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_13)—Offset 528h	1516
26.2.163	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_13)—Offset 52Ch	1516
26.2.164	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_14)—Offset 530h	1516
26.2.165	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_14)—Offset 534h	1516
26.2.166	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_15)—Offset 538h	1516
26.2.167	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_15)—Offset 53Ch	1516
26.2.168	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_16)—Offset 540h	1516
26.2.169	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_16)—Offset 544h	1516
26.2.170	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_17)—Offset 548h	1516
26.2.171	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_17)—Offset 54Ch	1517
26.2.172	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_18)—Offset 550h	1517
26.2.173	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_18)—Offset 554h	1517
26.2.174	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_19)—Offset 558h	1517
26.2.175	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_19)—Offset 55Ch	1517
26.2.176	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_20)—Offset 560h	1517
26.2.177	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_20)—Offset 564h	1517
26.2.178	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_21)—Offset 568h	1517
26.2.179	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_21)—Offset 56Ch	1517
26.2.180	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_22)—Offset 570h	1518



26.2.181	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_22)	—Offset 574h	1518
26.2.182	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_23)	—Offset 578h	1518
26.2.183	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_23)	—Offset 57Ch	1518
26.2.184	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_0)	—Offset 580h	1518
26.2.185	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_0)	—Offset 584h	1518
26.2.186	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_1)	—Offset 588h	1518
26.2.187	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_1)	—Offset 58Ch	1518
26.2.188	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_2)	—Offset 590h	1518
26.2.189	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_2)	—Offset 594h	1519
26.2.190	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_3)	—Offset 598h	1519
26.2.191	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_3)	—Offset 59Ch	1519
26.2.192	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_4)	—Offset 5A0h	1519
26.2.193	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_4)	—Offset 5A4h	1519
26.2.194	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_5)	—Offset 5A8h	1519
26.2.195	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_5)	—Offset 5ACh	1519
26.2.196	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_6)	—Offset 5B0h	1519
26.2.197	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_6)	—Offset 5B4h	1519
26.2.198	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_7)	—Offset 5B8h	1520
26.2.199	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_7)	—Offset 5BCh	1520
26.2.200	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_8)	—Offset 5C0h	1520
26.2.201	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_8)	—Offset 5C4h	1520
26.2.202	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_9)	—Offset 5C8h	1520
26.2.203	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_9)	—Offset 5CCh	1520
26.2.204	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_10)	—Offset 5D0h	1520
26.2.205	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_10)	—Offset 5D4h	1520
26.2.206	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_11)	—Offset 5D8h	1520
26.2.207	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_11)	—Offset 5DCh	1521
26.2.208	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_12)	—Offset 5E0h	1521
26.2.209	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_12)	—Offset 5E4h	1521
26.2.210	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_0)	—Offset 5E8h	1521
26.2.211	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_0)	—Offset 5ECh	1521
26.2.212	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_1)	—Offset 5F0h	1521
26.2.213	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_1)	—Offset 5F4h	1521
26.2.214	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_2)	—Offset 5F8h	1521
26.2.215	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_2)	—Offset 5FCh	1521
26.2.216	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_3)	—Offset 600h	1522
26.2.217	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_3)	—Offset 604h	1522
26.2.218	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_4)	—Offset 608h	1522
26.2.219	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_4)	—Offset 60Ch	1522
26.2.220	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_5)	—Offset 610h	1522
26.2.221	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_5)	—Offset 614h	1522
26.2.222	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_6)	—Offset 618h	1522
26.2.223	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_6)	—Offset 61Ch	1522
26.2.224	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_7)	—Offset 620h	1522
26.2.225	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_7)	—Offset 624h	1523
26.2.226	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_8)	—Offset 628h	1523
26.2.227	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_8)	—Offset 62Ch	1523
26.2.228	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_9)	—Offset 630h	1523
26.2.229	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_9)	—Offset 634h	1523
26.2.230	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_10)	—Offset 638h	1523
26.2.231	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_10)	—Offset 63Ch	1523
26.2.232	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_11)	—Offset 640h	1523
26.2.233	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_11)	—Offset 644h	1523
26.2.234	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_12)	—Offset 648h	1524
26.2.235	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_12)	—Offset 64Ch	1524




26.2.236	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_F_13)	—Offset 650h	.....	1524
26.2.237	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_F_13)	—Offset 654h	.....	1524
26.2.238	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_F_14)	—Offset 658h	.....	1524
26.2.239	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_F_14)	—Offset 65Ch	.....	1524
26.2.240	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_F_15)	—Offset 660h	.....	1524
26.2.241	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_F_15)	—Offset 664h	.....	1524
26.2.242	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_F_16)	—Offset 668h	.....	1524
26.2.243	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_F_16)	—Offset 66Ch	.....	1525
26.2.244	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_F_17)	—Offset 670h	.....	1525
26.2.245	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_F_17)	—Offset 674h	.....	1525
26.2.246	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_F_18)	—Offset 678h	.....	1525
26.2.247	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_F_18)	—Offset 67Ch	.....	1525
26.2.248	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_F_19)	—Offset 680h	.....	1525
26.2.249	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_F_19)	—Offset 684h	.....	1525
26.2.250	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_F_20)	—Offset 688h	.....	1525
26.2.251	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_F_20)	—Offset 68Ch	.....	1525
26.2.252	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_F_21)	—Offset 690h	.....	1526
26.2.253	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_F_21)	—Offset 694h	.....	1526
26.2.254	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_F_22)	—Offset 698h	.....	1526
26.2.255	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_F_22)	—Offset 69Ch	.....	1526
26.2.256	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_F_23)	—Offset 6A0h	.....	1526
26.2.257	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_F_23)	—Offset 6A4h	.....	1526
26.2.258	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_0)	—Offset 6A8h	.....	1526
26.2.259	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_0)	—Offset 6ACh	.....	1526
26.2.260	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_1)	—Offset 6B0h	.....	1526
26.2.261	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_1)	—Offset 6B4h	.....	1527
26.2.262	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_2)	—Offset 6B8h	.....	1527
26.2.263	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_2)	—Offset 6BCh	.....	1527
26.2.264	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_3)	—Offset 6C0h	.....	1527
26.2.265	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_3)	—Offset 6C4h	.....	1527
26.2.266	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_4)	—Offset 6C8h	.....	1527
26.2.267	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_4)	—Offset 6CCh	.....	1527
26.2.268	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_5)	—Offset 6D0h	.....	1527
26.2.269	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_5)	—Offset 6D4h	.....	1527
26.2.270	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_6)	—Offset 6D8h	.....	1528
26.2.271	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_6)	—Offset 6DCh	.....	1528
26.2.272	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_7)	—Offset 6E0h	.....	1528
26.2.273	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_7)	—Offset 6E4h	.....	1528
26.2.274	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_8)	—Offset 6E8h	.....	1528
26.2.275	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_8)	—Offset 6ECh	.....	1528
26.2.276	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_9)	—Offset 6F0h	.....	1528
26.2.277	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_9)	—Offset 6F4h	.....	1528
26.2.278	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_10)	—Offset 6F8h	.....	1528
26.2.279	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_10)	—Offset 6FCh	.....	1529
26.2.280	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_11)	—Offset 700h	.....	1529
26.2.281	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_11)	—Offset 704h	.....	1529
26.2.282	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_12)	—Offset 708h	.....	1529
26.2.283	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_12)	—Offset 70Ch	.....	1529
26.2.284	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_13)	—Offset 710h	.....	1529
26.2.285	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_13)	—Offset 714h	.....	1529
26.2.286	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_14)	—Offset 718h	.....	1529
26.2.287	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_14)	—Offset 71Ch	.....	1529
26.2.288	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_15)	—Offset 720h	.....	1530
26.2.289	Pad Configuration	DW1 (PAD_CFG_DW1_GPP_G_15)	—Offset 724h	.....	1530
26.2.290	Pad Configuration	DW0 (PAD_CFG_DW0_GPP_G_16)	—Offset 728h	.....	1530



26.2.291	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_16)	—Offset 72Ch	1530
26.2.292	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_17)	—Offset 730h	1530
26.2.293	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_17)	—Offset 734h	1530
26.2.294	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_18)	—Offset 738h	1530
26.2.295	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_18)	—Offset 73Ch	1530
26.2.296	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_19)	—Offset 740h	1530
26.2.297	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_19)	—Offset 744h	1531
26.2.298	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_20)	—Offset 748h	1531
26.2.299	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_20)	—Offset 74Ch	1531
26.2.300	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_21)	—Offset 750h	1531
26.2.301	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_21)	—Offset 754h	1531
26.2.302	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_22)	—Offset 758h	1531
26.2.303	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_22)	—Offset 75Ch	1531
26.2.304	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_23)	—Offset 760h	1531
26.2.305	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_23)	—Offset 764h	1531
26.2.306	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_0)	—Offset 768h	1532
26.2.307	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_0)	—Offset 76Ch	1532
26.2.308	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_1)	—Offset 770h	1532
26.2.309	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_1)	—Offset 774h	1532
26.2.310	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_2)	—Offset 778h	1532
26.2.311	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_2)	—Offset 77Ch	1532
26.2.312	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_3)	—Offset 780h	1532
26.2.313	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_3)	—Offset 784h	1532
26.2.314	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_4)	—Offset 788h	1532
26.2.315	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_4)	—Offset 78Ch	1533
26.2.316	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_5)	—Offset 790h	1533
26.2.317	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_5)	—Offset 794h	1533
26.2.318	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_6)	—Offset 798h	1533
26.2.319	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_6)	—Offset 79Ch	1533
26.2.320	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_7)	—Offset 7A0h	1533
26.2.321	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_7)	—Offset 7A4h	1533
26.2.322	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_8)	—Offset 7A8h	1533
26.2.323	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_8)	—Offset 7ACh	1533
26.2.324	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_9)	—Offset 7B0h	1534
26.2.325	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_9)	—Offset 7B4h	1534
26.2.326	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_10)	—Offset 7B8h	1534
26.2.327	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_10)	—Offset 7BCh	1534
26.2.328	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_11)	—Offset 7C0h	1534
26.2.329	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_11)	—Offset 7C4h	1534
26.2.330	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_12)	—Offset 7C8h	1534
26.2.331	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_12)	—Offset 7CCh	1534
26.2.332	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_13)	—Offset 7D0h	1534
26.2.333	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_13)	—Offset 7D4h	1535
26.2.334	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_14)	—Offset 7D8h	1535
26.2.335	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_14)	—Offset 7DCh	1535
26.2.336	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_15)	—Offset 7E0h	1535
26.2.337	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_15)	—Offset 7E4h	1535
26.2.338	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_16)	—Offset 7E8h	1535
26.2.339	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_16)	—Offset 7ECh	1535
26.2.340	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_17)	—Offset 7F0h	1535
26.2.341	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_17)	—Offset 7F4h	1535
26.2.342	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_18)	—Offset 7F8h	1536
26.2.343	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_18)	—Offset 7FCh	1536
26.2.344	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_19)	—Offset 800h	1536
26.2.345	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_19)	—Offset 804h	1536






26.2.346	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_20)—Offset 808h	1536
26.2.347	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_20)—Offset 80Ch	1536
26.2.348	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_21)—Offset 810h	1536
26.2.349	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_21)—Offset 814h	1536
26.2.350	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_22)—Offset 818h	1536
26.2.351	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_22)—Offset 81Ch	1537
26.2.352	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_23)—Offset 820h	1537
26.2.353	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_23)—Offset 824h	1537
26.3	GPIO Community 2 Registers Summary	1537
26.3.1	Family Base Address (FAMBAR)—Offset 8h	1538
26.3.2	Pad Base Address (PADBAR)—Offset Ch	1539
26.3.3	Miscellaneous Configuration (MISCCFG)—Offset 10h	1539
26.3.4	Pad Ownership (PAD_OWN_GPD_0)—Offset 20h	1541
26.3.5	Pad Ownership (PAD_OWN_GPD_1)—Offset 24h	1542
26.3.6	Pad Configuration Lock (PADCFGLOCK_GPD_0)—Offset 90h	1542
26.3.7	Pad Configuration Lock (PADCFGLOCKTX_GPD_0)—Offset 94h	1543
26.3.8	Host Software Pad Ownership (HOSTSW_OWN_GPD_0)—Offset D0h	1544
26.3.9	GPI Interrupt Status (GPI_IS_GPD_0)—Offset 100h	1546
26.3.10	GPI Interrupt Enable (GPI_IE_GPD_0)—Offset 120h	1547
26.3.11	GPI General Purpose Events Status (GPI_GPE_STS_GPD_0)—Offset 140h	1548
26.3.12	GPI General Purpose Events Enable (GPI_GPE_EN_GPD_0)—Offset 160h	1549
26.3.13	Pad Configuration DW0 (PAD_CFG_DW0_GPD_0)—Offset 400h	1550
26.3.14	Pad Configuration DW1 (PAD_CFG_DW1_GPD_0)—Offset 404h	1553
26.3.15	Pad Configuration DW0 (PAD_CFG_DW0_GPD_1)—Offset 408h	1553
26.3.16	Pad Configuration DW1 (PAD_CFG_DW1_GPD_1)—Offset 40Ch	1554
26.3.17	Pad Configuration DW0 (PAD_CFG_DW0_GPD_2)—Offset 410h	1554
26.3.18	Pad Configuration DW1 (PAD_CFG_DW1_GPD_2)—Offset 414h	1554
26.3.19	Pad Configuration DW0 (PAD_CFG_DW0_GPD_3)—Offset 418h	1554
26.3.20	Pad Configuration DW1 (PAD_CFG_DW1_GPD_3)—Offset 41Ch	1554
26.3.21	Pad Configuration DW0 (PAD_CFG_DW0_GPD_4)—Offset 420h	1554
26.3.22	Pad Configuration DW1 (PAD_CFG_DW1_GPD_4)—Offset 424h	1554
26.3.23	Pad Configuration DW0 (PAD_CFG_DW0_GPD_5)—Offset 428h	1554
26.3.24	Pad Configuration DW1 (PAD_CFG_DW1_GPD_5)—Offset 42Ch	1555
26.3.25	Pad Configuration DW0 (PAD_CFG_DW0_GPD_6)—Offset 430h	1555
26.3.26	Pad Configuration DW1 (PAD_CFG_DW1_GPD_6)—Offset 434h	1555
26.3.27	Pad Configuration DW0 (PAD_CFG_DW0_GPD_7)—Offset 438h	1555
26.3.28	Pad Configuration DW1 (PAD_CFG_DW1_GPD_7)—Offset 43Ch	1555
26.3.29	Pad Configuration DW0 (PAD_CFG_DW0_GPD_8)—Offset 440h	1555
26.3.30	Pad Configuration DW1 (PAD_CFG_DW1_GPD_8)—Offset 444h	1555
26.3.31	Pad Configuration DW0 (PAD_CFG_DW0_GPD_9)—Offset 448h	1555
26.3.32	Pad Configuration DW1 (PAD_CFG_DW1_GPD_9)—Offset 44Ch	1555
26.3.33	Pad Configuration DW0 (PAD_CFG_DW0_GPD_10)—Offset 450h	1556
26.3.34	Pad Configuration DW1 (PAD_CFG_DW1_GPD_10)—Offset 454h	1556
26.3.35	Pad Configuration DW0 (PAD_CFG_DW0_GPD_11)—Offset 458h	1556
26.3.36	Pad Configuration DW1 (PAD_CFG_DW1_GPD_11)—Offset 45Ch	1556
26.4	GPIO Community 3 Registers Summary	1556
26.4.1	Capability List Register (CAP_LIST_0)—Offset 4h	1558
26.4.2	Family Base Address (FAMBAR)—Offset 8h	1558
26.4.3	Pad Base Address (PADBAR)—Offset Ch	1559
26.4.4	Miscellaneous Configuration (MISCCFG)—Offset 10h	1559
26.4.5	Pad Ownership (PAD_OWN_GPP_I_0)—Offset 20h	1561
26.4.6	Pad Ownership (PAD_OWN_GPP_I_1)—Offset 24h	1562
26.4.7	Pad Configuration Lock (PADCFGLOCK_GPP_I_0)—Offset 90h	1562
26.4.8	Pad Configuration Lock (PADCFGLOCKTX_GPP_I_0)—Offset 94h	1563
26.4.9	Host Software Pad Ownership (HOSTSW_OWN_GPP_I_0)—Offset D0h	1564






26.4.10	GPI Interrupt Status (GPI_IS_GPP_I_0)—Offset 100h	1565
26.4.11	GPI Interrupt Enable (GPI_IE_GPP_I_0)—Offset 120h	1566
26.4.12	GPI General Purpose Events Status (GPI_GPE_STS_GPP_I_0)—Offset 140h	1567
26.4.13	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_I_0)—Offset 160h	1569
26.4.14	SMI Status (GPI_SMI_STS_GPP_I_0)—Offset 180h	1570
26.4.15	SMI Enable (GPI_SMI_EN_GPP_I_0)—Offset 1A0h	1571
26.4.16	NMI Status (GPI_NMI_STS_GPP_I_0)—Offset 1C0h	1572
26.4.17	NMI Enable (GPI_NMI_EN_GPP_I_0)—Offset 1E0h	1573
26.4.18	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_0)—Offset 400h	1574
26.4.19	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_0)—Offset 404h	1576
26.4.20	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_1)—Offset 408h	1577
26.4.21	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_1)—Offset 40Ch	1577
26.4.22	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_2)—Offset 410h	1577
26.4.23	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_2)—Offset 414h	1577
26.4.24	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_3)—Offset 418h	1578
26.4.25	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_3)—Offset 41Ch	1578
26.4.26	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_4)—Offset 420h	1578
26.4.27	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_4)—Offset 424h	1578
26.4.28	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_5)—Offset 428h	1578
26.4.29	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_5)—Offset 42Ch	1578
26.4.30	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_6)—Offset 430h	1578
26.4.31	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_6)—Offset 434h	1578
26.4.32	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_7)—Offset 438h	1578
26.4.33	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_7)—Offset 43Ch	1579
26.4.34	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_8)—Offset 440h	1579
26.4.35	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_8)—Offset 444h	1579
26.4.36	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_9)—Offset 448h	1579
26.4.37	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_9)—Offset 44Ch	1579
26.4.38	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_10)—Offset 450h	1579
26.4.39	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_10)—Offset 454h	1579
<b>27</b>	<b>High Precision Event Timer (HPET)</b>	<b>1580</b>
27.1	HPET Memory Mapped Registers Summary	1580
27.1.1	General Capabilities and ID Register (GEN_CAP_ID)—Offset 0h	1580
27.1.2	General Config Register (GEN_CFG)—Offset 10h	1581
27.1.3	General Interrupt Status Register (GEN_INT_STS)—Offset 20h	1582
27.1.4	Main Counter Value (MAIN_CNTR)—Offset F0h	1583
27.1.5	Timer n Config and Capabilities (TMRn_CNF_CAP)—Offset 100h	1584
27.1.6	Timer n Comparator Value (TMRn_CMP_VAL)—Offset 108h	1588
<b>28</b>	<b>Integrated Clock (ICC)</b>	<b>1590</b>
28.1	Integrated Clock Controller FW Accessible Registers Summary	1590
28.1.1	Timing Control SRC Clock (TMCSRCCLK)—Offset 1000h	1590
28.1.2	Timing Control SRC Clock Register 2 (TMCSRCCLK2)—Offset 1004h	1594
28.1.3	Enable Control CLKREQ (ENCKRQ)—Offset 1008h	1595
28.1.4	Mask Control CLKREQ (MSCKRQ)—Offset 100Ch	1597
28.1.5	ICC Security (ICCSEC)—Offset 1020h	1600
28.1.6	CLKREQ Mapping to CLKOUT_SRC (CKRQMAPSRC)—Offset 1024h	1601
28.1.7	CLKREQ Mapping to CLKOUT_SRC Register 2 (CKRQMAPSRC2)—Offset 1028h	1606
28.1.8	Power Management (PM)—Offset 102Ch	1609
28.1.9	ICC Debug (ICDBG)—Offset 1034h	1610
28.1.10	USB3Gen2PCIe PLL Control (G2PLLCTRL)—Offset 2000h	1611
<b>29</b>	<b>Interrupt</b>	<b>1614</b>



29.1	Interrupt Registers Summary .....	1614
29.1.1	Master Initialization Command Word 1 (MICW1)—Offset 20h .....	1614
29.1.2	Master Operational Control Word 2 (MOCW2)—Offset 20h .....	1615
29.1.3	Master Operational Control Word 3 (MOCW3)—Offset 20h .....	1616
29.1.4	Master Initialization Command Word 2 (MICW2)—Offset 21h .....	1617
29.1.5	Master Initialization Command Word 3 (MICW3)—Offset 21h .....	1618
29.1.6	Master Initialization Command Word 4 (MICW4)—Offset 21h .....	1619
29.1.7	Master Operational Control Word 1 (MOCW1)—Offset 21h .....	1620
29.1.8	Slave Initialization Command Word 1 (SICW1)—Offset A0h .....	1620
29.1.9	Slave Operational Control Word 2 (SOCW2)—Offset A0h .....	1621
29.1.10	Slave Operational Control Word 3 (SOCW3)—Offset A0h .....	1622
29.1.11	Slave Initialization Command Word 2 (SICW2)—Offset A1h .....	1623
29.1.12	Slave Initialization Command Word 3 (SICW3)—Offset A1h .....	1624
29.1.13	Slave Initialization Command Word 4 (SICW4)—Offset A1h .....	1624
29.1.14	Slave Operational Control Word 1 (SOCW1)—Offset A1h .....	1625
29.1.15	Master Edge/Level Control (ELCR1)—Offset 4D0h .....	1626
29.1.16	Slave Edge/Level Control (ELCR2)—Offset 4D1h .....	1626
29.2	Interrupt PCR Registers Summary .....	1627
29.2.1	PIRQA Routing Control (PARC)—Offset 3100h .....	1628
29.2.2	PIRQB Routing Control (PBRC)—Offset 3101h .....	1628
29.2.3	PIRQC Routing Control (PCRC)—Offset 3102h .....	1629
29.2.4	PIRQD Routing Control (PDRC)—Offset 3103h .....	1630
29.2.5	PIRQE Routing Control (PERC)—Offset 3104h .....	1631
29.2.6	PIRQF Routing Control (PFRC)—Offset 3105h .....	1632
29.2.7	PIRQG Routing Control (PGRC)—Offset 3106h .....	1633
29.2.8	PIRQH Routing Control (PHRC)—Offset 3107h .....	1634
29.2.9	PCI Interrupt Route 0 (PIR0)—Offset 3140h .....	1635
29.2.10	PCI Interrupt Route 1 (PIR1)—Offset 3142h .....	1636
29.2.11	PCI Interrupt Route 2 (PIR2)—Offset 3144h .....	1636
29.2.12	PCI Interrupt Route 3 (PIR3)—Offset 3146h .....	1636
29.2.13	PCI Interrupt Route 4 (PIR4)—Offset 3148h .....	1636
29.2.14	General Interrupt Control (GIC)—Offset 31FCh .....	1636
29.2.15	Interrupt Polarity Control 0 (IPC0)—Offset 3200h .....	1637
29.2.16	Interrupt Polarity Control 1 (IPC1)—Offset 3204h .....	1638
29.2.17	Interrupt Polarity Control 2 (IPC2)—Offset 3208h .....	1639
29.2.18	Interrupt Polarity Control 3 (IPC3)—Offset 320Ch .....	1639
29.2.19	ITSS Power Reduction Control (ITSSPRC)—Offset 3300h .....	1640
29.2.20	Master Message Control (MMC)—Offset 3334h .....	1641
<b>30</b>	<b>Real Time Clock (RTC).....</b>	<b>1642</b>
30.1	RTC Indexed Registers Summary .....	1642
30.1.1	Seconds (Sec)—Offset 0h .....	1642
30.1.2	Seconds Alarm (Sec_Alarm)—Offset 1h .....	1643
30.1.3	Minutes (Minutes)—Offset 2h .....	1643
30.1.4	Minutes Alarm (Minutes_Alarm)—Offset 3h .....	1643
30.1.5	Hours (Hours)—Offset 4h .....	1643
30.1.6	Hours Alarm (Hours_Alarm)—Offset 5h .....	1643
30.1.7	Day of Week (Day_of_Week)—Offset 6h .....	1643
30.1.8	Day of Month (Day_of_Month)—Offset 7h .....	1643
30.1.9	Month (Month)—Offset 8h .....	1643
30.1.10	Year (Year)—Offset 9h .....	1643
30.1.11	Register A (RTC_REGA)—Offset Ah .....	1643
30.1.12	Register B - General Configuration (Register_B)—Offset Bh .....	1644
30.1.13	Register C - Flag Register (Register_C)—Offset Ch .....	1646
30.1.14	Register D - Flag Register (Register_D)—Offset Dh .....	1647



30.2	RTC PCR Registers Summary.....	1648
30.2.1	RTC Configuration (RC)—Offset 3400h.....	1648
30.2.2	Backed Up Control (BUC)—Offset 3414h.....	1649
30.2.3	RTC Update In Progress SMI Control (UIPSMI)—Offset 3F04h.....	1650
<b>31</b>	<b>System Management TCO .....</b>	<b>1652</b>
31.1	SMBus TCO I/O Registers Summary.....	1652
31.1.1	TCO_RLD Register (TRLD)—Offset 0h.....	1652
31.1.2	TCO_DAT_IN Register (TDI)—Offset 2h.....	1653
31.1.3	TCO_DAT_OUT Register (TDO)—Offset 3h.....	1653
31.1.4	TCO1_STS Register (TSTS1)—Offset 4h.....	1653
31.1.5	TCO2_STS Register (TSTS2)—Offset 6h.....	1655
31.1.6	TCO1_CNT Register (TCTL1)—Offset 8h.....	1657
31.1.7	TCO2_CNT Register (TCTL2)—Offset Ah.....	1658
31.1.8	TCO_MESSAGE1 and TCO_MESSAGE2 (TMSG)—Offset Ch.....	1659
31.1.9	TCO_WDSTATUS Register (TWDS)—Offset Eh.....	1660
31.1.10	LEGACY_ELIM Register (LE)—Offset 10h.....	1660
31.1.11	TCO_TMR Register (TTMR)—Offset 12h.....	1661
<b>32</b>	<b>DMI .....</b>	<b>1662</b>
32.1	DMI PCR Registers Summary.....	1662
32.1.1	Virtual Channel 0 Resource Control (V0CTL)—Offset 2014h.....	1663
32.1.2	Virtual Channel 0 Resource Status (V0STS)—Offset 2018h.....	1664
32.1.3	Virtual Channel 1 Resource Control (V1CTL)—Offset 2020h.....	1665
32.1.4	Virtual Channel 1 Resource Status (V1STS)—Offset 2024h.....	1665
32.1.5	ME Virtual Channel (VCm) Resource Control (VMCTL)—Offset 2040h.....	1666
32.1.6	ME Virtual Channel (VCm) Resource Status (VMSTS)—Offset 2046h.....	1667
32.1.7	Uncorrectable Error Status (UES)—Offset 2084h.....	1667
32.1.8	Uncorrectable Error Mask (UEM)—Offset 2088h.....	1669
32.1.9	Uncorrectable Error Severity (UEV)—Offset 208Ch.....	1670
32.1.10	Correctable Error Status (CES)—Offset 2090h.....	1671
32.1.11	Correctable Error Mask (CEM)—Offset 2094h.....	1671
32.1.12	Root Error Command (REC)—Offset 20ACh.....	1672
32.1.13	Root Error Status (RES)—Offset 20B0h.....	1673
32.1.14	Error Source Identification (ESID)—Offset 20B4h.....	1674
32.1.15	Link Capabilities (LCAP)—Offset 21A4h.....	1674
32.1.16	Link Control and Link Status (LCTL_LSTS)—Offset 21A8h.....	1675
32.1.17	Link Capabilities 2 (LCAP2)—Offset 21ACh.....	1676
32.1.18	Link Control 2 and Link Status 2 (LCTL2_LSTS2)—Offset 21B0h.....	1677
32.1.19	Lane 0 and Lane 1 Equalization Control (L01EC)—Offset 21BCh.....	1678
32.1.20	Lane 2 and Lane 3 Equalization Control (L23EC)—Offset 21C0h.....	1679
32.1.21	DMI Control Register (DMIC)—Offset 2234h.....	1680
32.1.22	DMI HW Autonomous Width Control (DMIHWAWC)—Offset 2238h.....	1681
32.1.23	IOSF Primary Control And Status (IPCS_IOSFSBCS)—Offset 223Ch.....	1683
32.1.24	DMI Port Link Control (DMILINKC)—Offset 2304h.....	1683
32.1.25	DMI Configuration (DMICFG)—Offset 2310h.....	1683
32.1.26	DMI PLL Shutdown (DMIPLLDOWN)—Offset 2320h.....	1683
32.1.27	DMI Power Management Control (DMIPMCTL)—Offset 2334h.....	1683
32.1.28	DMI Additional Link Control (DMIALC)—Offset 2338h.....	1683
32.1.29	DMI NFTS (DMINFTS)—Offset 2340h.....	1683
32.1.30	DMI L0s Control (DMILOSC)—Offset 2344h.....	1684
32.1.31	Equalization Configuration 1 (EQCFG1)—Offset 2450h.....	1684
32.1.32	GEN3 L0s Control (G3L0SCTL)—Offset 2478h.....	1684
32.1.33	Thermal Throttling BIOS Assigned Thermal Base Address (TTTBARB)—Offset 2724h.....	1685




32.1.34	Thermal Throttling BIOS Assigned Thermal Base High Address (TTTBARBH)—Offset 2728h.....	1686
32.1.35	LPC Generic I/O Range 1 (LPCLGIR1)—Offset 2730h .....	1686
32.1.36	LPC Generic I/O Range 2 (LPCLGIR2)—Offset 2734h .....	1687
32.1.37	LPC Generic I/O Range 3 (LPCLGIR3)—Offset 2738h .....	1687
32.1.38	LPC Generic I/O Range 4 (LPCLGIR4)—Offset 273Ch .....	1687
32.1.39	LPC Generic Memory Range (LPCGMR)—Offset 2740h.....	1687
32.1.40	LPC BIOS Decode Enable (LPCBDE)—Offset 2744h .....	1688
32.1.41	uCode Patch Region (UCPR)—Offset 2748h .....	1690
32.1.42	General Control and Status (GCS)—Offset 274Ch.....	1691
32.1.43	I/O Trap Register 1 low (IOT1_LOW)—Offset 2750h .....	1692
32.1.44	I/O Trap Register 1 high (IOT1_HIGH)—Offset 2754h.....	1693
32.1.45	I/O Trap Register 2 low (IOT2_LOW)—Offset 2758h .....	1694
32.1.46	I/O Trap Register 2 high (IOT2_HIGH)—Offset 275Ch.....	1694
32.1.47	I/O Trap Register 3 low (IOT3_LOW)—Offset 2760h .....	1694
32.1.48	I/O Trap Register 3 high (IOT3_HIGH)—Offset 2764h.....	1694
32.1.49	I/O Trap Register 4 low (IOT4_LOW)—Offset 2768h .....	1694
32.1.50	I/O Trap Register 4 high (IOT4_HIGH)—Offset 276Ch.....	1694
32.1.51	LPC I/O Decode Range (LPCIOD)—Offset 2770h .....	1694
32.1.52	LPC I/O Enable (LPCIOE)—Offset 2774h .....	1695
32.1.53	TCO Base Address (TCOBASE)—Offset 2778h .....	1696
32.1.54	PM Base Address (PMBASEA)—Offset 27ACh .....	1697
32.1.55	PM Base Control (PMBASEC)—Offset 27B0h .....	1698
32.1.56	ACPI Base Address (ACPIBA)—Offset 27B4h.....	1698
32.1.57	ACPI Base Destination ID (ACPIBDID)—Offset 27B8h .....	1699
<b>33</b>	<b>PSF Registers.....</b>	<b>1700</b>
33.1	PSF1 PCR Registers Summary .....	1700
33.1.1	PCI Base Address (PSF1_T0_SHDW_GBE_REG_BASE)—Offset 200h .....	1702
33.1.2	D22:F4 Function Disable (PSF_1_AGNT_T0_SHDW_PCIEN_CSE_RS0_D22_F4)—Offset 31Ch.....	1702
33.1.3	D20:F3 PCI Configuration Disable (PSF_1_AGNT_T0_SHDW_CFG_DIS_CAM_RS0_D20_F3_OFFSET3)—Offset 338h .....	1703
33.1.4	D22:F1 Function Disable (PSF_1_AGNT_T0_SHDW_PCIEN_CSE_RS0_D22_F1)—Offset 41Ch.....	1703
33.1.5	D22:F0 Function Disable (PSF_1_AGNT_T0_SHDW_PCIEN_CSE_RS0_D22_F0)—Offset 61Ch.....	1704
33.1.6	D22:F2 Function Disable (PSF_1_AGNT_T0_SHDW_PCIEN_PTIO_RS0_D22_F2)—Offset 81Ch.....	1705
33.1.7	Offset 0B1Ch: PCI Configuration space enable bits (PSF_1_AGNT_T0_SHDW_PCIEN_PTIO_RS0_D22_F3_OFFSET11)—Offset B1Ch 1705	
33.1.8	Offset 0C1Ch: PCI Configuration space enable bits (PSF_1_AGNT_T0_SHDW_PCIEN_PTIO_RS0_D22_F2_OFFSET12)—Offset C1Ch 1706	
33.1.9	PCI Base Address (PSF1_T0_SHDW_SATA_REG_BASE)—Offset 1000h.....	1706
33.1.10	D23:F0 PCI Configuration Space Enable (PSF_1_AGNT_T0_SHDW_PCIEN_VR_RS0_D23_F0_OFFSET16)—Offset 101Ch . 1707	
33.1.11	PCIe Port20 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPE_RS0_D27_F3)—Offset 203Ch .....	1707
33.1.12	PCIe Port 19 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPE_RS0_D27_F2)—Offset 213Ch .....	1708
33.1.13	PCIe Port 18 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPE_RS0_D27_F1)—Offset 223Ch .....	1708



33.1.14	PCIe Port 17 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPE_RS0_D27_F0)—Offset 233Ch.....	1708
33.1.15	PCIe Port 16 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPD_RS0_D29_F7)—Offset 243Ch .....	1709
33.1.16	PCIe Port 15 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPD_RS0_D29_F6)—Offset 253Ch .....	1709
33.1.17	PCIe Port 14 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPD_RS0_D29_F5)—Offset 263Ch .....	1709
33.1.18	PCIe Port 13 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPD_RS0_D29_F4)—Offset 273Ch .....	1709
33.1.19	PCIe Port 12 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPC_RS0_D29_F3)—Offset 283Ch.....	1709
33.1.20	PCIe Port 11 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPC_RS0_D29_F2)—Offset 293Ch.....	1709
33.1.21	PCIe Port 10 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPC_RS0_D29_F1)—Offset 2A3Ch .....	1709
33.1.22	PCIe Port 9 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPC_RS0_D29_F0)—Offset 2B3Ch .....	1710
33.1.23	PCIe Port 8 PCI Configuration Space Enable (SF_1_AGNT_T1_SHDW_PCIEN_SPB_RS0_D28_F7)—Offset 2C3Ch .....	1710
33.1.24	PCIe Port 7 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPB_RS0_D28_F6)—Offset 2D3Ch .....	1710
33.1.25	PCIe Port 6 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPB_RS0_D28_F5)—Offset 2E3Ch.....	1710
33.1.26	PCIe Port 5 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPB_RS0_D28_F4)—Offset 2F3Ch.....	1710
33.1.27	PCIe Port 4 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPA_RS0_D28_F3)—Offset 303Ch.....	1710
33.1.28	PCIe Port 3 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPA_RS0_D28_F2)—Offset 313Ch.....	1710
33.1.29	PCIe Port 2 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPA_RS0_D28_F1)—Offset 323Ch.....	1710
33.1.30	PCIe Port 1 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPA_RS0_D28_F0)—Offset 333Ch.....	1711
33.1.31	PSF Global Configuration (PSF_1_PSF_GLOBAL_CONFIG)—Offset 4000h ..	1711
33.1.32	Rootspace Configuration (PSF_1_ROOTSPACE_CONFIG_RS0)—Offset 4010h.... 1711	
33.1.33	Rootspace Configuration (PSF_1_ROOTSPACE_CONFIG_RS1)—Offset 4014h.... 1712	
33.1.34	Offset 4018h: PSF Port Configuration Register (PSF_1_PSF_PORT_CONFIG_PG0_PORT0)—Offset 4018h .....	1712
33.1.35	PSF Port Configuration (PSF_1_PSF_PORT_CONFIG_PG1_PORT7)—Offset 4038h 1712	
33.1.36	Offset 403Ch: PSF Port Configuration Register (PSF_1_PSF_PORT_CONFIG_PG1_PORT8)—Offset 403Ch .....	1713
33.1.37	Multicast Control Register (PSF_1_PSF_MC_CONTROL_MCAST0_RS0_EOI)— Offset 4048h .....	1713
33.1.38	Destination ID (PSF_1_PSF_MC_AGENT_MCAST0_RS0_TGT0_EOI)—Offset 4058h .....	1713
33.1.39	Offset 4060h: Destination ID (PSF_1_PSF_MC_AGENT_MCAST0_RS0_TGT2_EOI)—Offset 4060h.....	1714
33.1.40	PCI Function Configuration Header (PSF_1_T1_AGENT_FUNCTION_CONFIG_SPA_RS0_D28_F0)—Offset 41C0h.... 1715	
33.1.41	PCI Function Configuration (PSF_1_T1_AGENT_FUNCTION_CONFIG_SPA_RS0_D28_F3_OFFSET48)— Offset 41CCh.....	1716





33.1.42	Grant Count Reload (PSF_1_DEV_GNTCNT_RELOAD_DGCR0)—Offset 4214h ....	1716
33.1.43	Grant Count Reload (PSF_1_DEV_GNTCNT_RELOAD_DGCR49)—Offset 42D8h ..	1717
33.2	PSF2 PCR Registers Summary .....	1717
33.2.1	D20:F2 Function Disable (PSF_2_AGNT_T0_SHDW_PCIEN_TRH_RS0_D20_F2_OFFSET1)—Offset 11Ch...	1718
33.2.2	D20:F2 PCI Configuration Disable (PSF_2_AGNT_T0_SHDW_CFG_DIS_TRH_RS0_D20_F2_OFFSET1)—Offset	138h .....
33.2.3	D20:F1 Function Disable (PSF_2_AGNT_T0_SHDW_PCIEN_SCC_RS0_D20_F1_OFFSET2)—Offset 21Ch ..	1718
33.2.4	D20:F0 Function Disable (PSF_2_AGNT_T0_SHDW_PCIEN_SCC_RS0_D20_F0_OFFSET3)—Offset 31Ch ..	1719
33.2.5	D30:F5 Function Disable (PSF_2_AGNT_T0_SHDW_PCIEN_SCC_RS0_D30_F5_OFFSET4)—Offset 41Ch ..	1719
33.2.6	D30:F4 Function Disable (PSF_2_AGNT_T0_SHDW_PCIEN_SCC_RS0_D30_F4_OFFSET5)—Offset 51Ch ..	1720
33.2.7	PSF Global Configuration (PSF_2_PSF_GLOBAL_CONFIG)—Offset 4000h ..	1720
33.2.8	Rootspace Configuration (PSF_2_ROOTSPACE_CONFIG_RS0)—Offset 4010h ....	1721
33.2.9	Rootspace Configuration (PSF_2_ROOTSPACE_CONFIG_RS1)—Offset 4014h ....	1721
33.3	PSF3 PCR Registers Summary .....	1722
33.3.1	PCI Base Address (PSF3_T0_SHDW_TRACE_HUB ACPI_REG_BASE)—Offset	200h .....
33.3.2	Offset 021Ch: PCI Configuration space enable bits (PSF_3_AGNT_T0_SHDW_PCIEN_NPK_RS0_D20_F4_OFFSET2)—Offset 21Ch...	1725
33.3.3	Intel Trace Hub PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_NPK_RS0_D20_F4_OFFSET2)—Offset	238h .....
33.3.4	PCI Base Address (PSF3_T0_SHDW_TRACE_HUB_REG_BASE)—Offset 300h .....	1726
33.3.5	D31:F7 PCI Configuration Space Enable (PSF_3_AGNT_T0_SHDW_PCIEN_NPK_RS0_D31_F7_OFFSET3)—Offset 31Ch...	1727
33.3.6	PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_NPK_RS0_D31_F7_OFFSET3)—Offset	338h .....
33.3.7	PCI Configuration Space Enable (PSF_3_AGNT_T0_SHDW_PCIEN_SMB_RS0_D31_F4_OFFSET5)—Offset 51Ch ..	1728
33.3.8	PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_SMB_RS0_D31_F4_OFFSET5)—Offset	538h .....
33.3.9	PCI Base Address (PSF3_T0_SHDW_ISH_REG_BASE)—Offset 800h .....	1729
33.3.10	D19:F0 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEN_ISH_RS0_D19_F0_OFFSET8)—Offset 81Ch ...	1729
33.3.11	D30:F3 Function Disable (SF_3_AGNT_T0_SHDW_PCIEN_LPSS_RS0_D30_F3_OFFSET9)—Offset 91Ch ...	1730



33.3.12	Offset 0938h: PCI Configuration Disable (PSF_3_AGN_T0_SHDW_CFG_DIS_LPSS_RS0_D25_F2_OFFSET9)—Offset 938h .....	1731
33.3.13	PCI Base Address (PSF3_T0_SHDW_GSP11_REG_BASE )—Offset A00h.....	1731
33.3.14	D30:F3 Function Disable (PSF_3_AGN_T0_SHDW_PCIEN_LPSS_RS0_D30_F3_OFFSET10)—Offset A1Ch 1732	
33.3.15	Offset 0A38h: PCI Configuration Disable (PSF_3_AGN_T0_SHDW_CFG_DIS_LPSS_RS0_D30_F3_OFFSET10)—Offset A38h .....	1732
33.3.16	PCI Base Address (PSF3_T0_SHDW_SPI0_REG_BASE)—Offset B00h.....	1733
33.3.17	D30:F1 Function Disable (PSF_3_AGN_T0_SHDW_PCIEN_LPSS_RS0_D30_F1_OFFSET11)—Offset B1Ch 1733	
33.3.18	Offset 0B38h: PCI Configuration Disable (PSF_3_AGN_T0_SHDW_CFG_DIS_LPSS_RS0_D30_F2_OFFSET11)—Offset B38h .....	1734
33.3.19	PCI Base Address (PSF3_T0_SHDW_UART1_REG_BASE)—Offset C00h .....	1734
33.3.20	D30:F0 Function Disable (PSF_3_AGN_T0_SHDW_PCIEN_LPSS_RS0_D30_F0_OFFSET12)—Offset C1Ch 1735	
33.3.21	Offset 0C38h: PCI Configuration Disable (PSF_3_AGN_T0_SHDW_CFG_DIS_LPSS_RS0_D30_F1_OFFSET12)—Offset C38h .....	1736
33.3.22	PCI Base Address (PSF3_T0_SHDW_UART0_REG_BASE)—Offset D00h.....	1736
33.3.23	D25:F0 Function Disable (PSF_3_AGN_T0_SHDW_PCIEN_LPSS_RS0_D25_F0_OFFSET13)—Offset D1Ch .....	1737
33.3.24	Offset 0D38h: PCI Configuration Disable (PSF_3_AGN_T0_SHDW_CFG_DIS_LPSS_RS0_D30_F0_OFFSET13)—Offset D38h .....	1737
33.3.25	D21:F3 Function Disable (PSF_3_AGN_T0_SHDW_PCIEN_LPSS_RS0_D21_F3_OFFSET14)—Offset E1Ch 1738	
33.3.26	Offset 0E38h: PCI Configuration Disable (PSF_3_AGN_T0_SHDW_CFG_DIS_LPSS_RS0_D25_F1_OFFSET14)—Offset E38h .....	1738
33.3.27	PCI Base Address (PSF3_T0_SHDW_UART2_REG_BASE)—Offset F00h .....	1739
33.3.28	D21:F2 Function Disable (PSF_3_AGN_T0_SHDW_PCIEN_LPSS_RS0_D21_F2_OFFSET15)—Offset F1Ch 1740	
33.3.29	Offset 0F38h: PCI Configuration Disable (PSF_3_AGN_T0_SHDW_CFG_DIS_LPSS_RS0_D25_F0_OFFSET15)—Offset F38h .....	1740
33.3.30	PCI Base Address (PSF3_T0_SHDW_I2C3_REG_BASE)—Offset 1000h .....	1741
33.3.31	D21:F1 Function Disable (PSF_3_AGN_T0_SHDW_PCIEN_LPSS_RS0_D21_F1_OFFSET16)—Offset 101Ch .....	1741
33.3.32	Offset 1038h: PCI Configuration Disable (PSF_3_AGN_T0_SHDW_CFG_DIS_LPSS_RS0_D21_F3_OFFSET16)—Offset 1038h .....	1742
33.3.33	PCI Base Address (PSF3_T0_SHDW_I2C2_REG_BASE)—Offset 1100h .....	1742
33.3.34	D21:F0 Function Disable (PSF_3_AGN_T0_SHDW_PCIEN_LPSS_RS0_D21_F0_OFFSET17)—Offset 111Ch .....	1743
33.3.35	Offset 1138h: PCI Configuration Disable (PSF_3_AGN_T0_SHDW_CFG_DIS_LPSS_RS0_D21_F2_OFFSET17)—Offset 1138h .....	1744




33.3.36	PCI Base Address (PSF3_T0_SHDW_I2C1_REG_BASE)—Offset 1200h.....	1744
33.3.37	D25:F1 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEN_LPSS_RS0_D25_F1_OFFSET18)—Offset 121Ch.....	1745
33.3.38	Offset 1238h: PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_LPSS_RS0_D21_F1_OFFSET18)—Offset 1238h.....	1745
33.3.39	PCI Base Address (PSF3_T0_SHDW_I2C0_REG_BASE)—Offset 1300h.....	1746
33.3.40	D25:F0 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEN_LPSS_RS0_D25_F0_OFFSET19)—Offset 131Ch.....	1746
33.3.41	Offset 1338h: PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_LPSS_RS0_D21_F0_OFFSET19)—Offset 1338h.....	1747
33.3.42	D31:F6 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEN_GBE_RS0_D31_F6)—Offset 171Ch.....	1748
33.3.43	PCI Base Address (PSF3_T0_SHDW_AUD_REG_BASE)—Offset 1900h.....	1748
33.3.44	PCI Configuration Space Enable (PSF_3_AGNT_T0_SHDW_PCIEN_AUD_RS0_D31_F3_OFFSET25)—Offset 191Ch.....	1749
33.3.45	PSF Global Configuration (PSF_3_PSF_GLOBAL_CONFIG)—Offset 4000h ...	1749
33.3.46	Root Space Config (PSF_3_ROOTSPACE_CONFIG_RS0)—Offset 4010h.....	1750
33.3.47	Rootspace Configuration (PSF_3_ROOTSPACE_CONFIG_RS1)—Offset 4014h ....	1751
33.3.48	Multicast Control (PSF_3_PSF_MC_CONTROL_MCAST0_RS0_EOI)—Offset 404Ch.....	1751
33.3.49	Destination ID (PSF_3_PSF_MC_AGENT_MCAST0_RS0_TGT0_EOI)—Offset 4054h.....	1752
33.4	PSF4 PCR Registers Summary .....	1753
33.4.1	PSF Global Configuration (PSF_4_PSF_GLOBAL_CONFIG)—Offset 4000h ...	1753
33.4.2	Root Space Configuration (PSF_4_ROOTSPACE_CONFIG_RS0)—Offset 4010h...	1753
33.4.3	Root Space Configuration (PSF_4_ROOTSPACE_CONFIG_RS1)—Offset 4014h...	1754
<b>34</b>	<b>IO Trap Registers.....</b>	<b>1755</b>
34.1	IO Trap Registers Summary.....	1755
34.1.1	PSTH Control Register (PSTHCTL)—Offset 1D00h.....	1755
34.1.2	Trap Status Register (TRPSTS)—Offset 1E00h.....	1756
34.1.3	Trapped Cycle Register (TRPCYC1)—Offset 1E10h.....	1757
34.1.4	Trapped Write Data Register (TRPWDRDATA1)—Offset 1E18h.....	1758
34.1.5	I/O Trap Registers 1 (IOTRP1_1)—Offset 1E80h.....	1758
34.1.6	I/O Trap Registers 1 (IOTRP1_2)—Offset 1E84h.....	1759
34.1.7	I/O Trap Registers 2 (IOTRP2_1)—Offset 1E88h.....	1760
34.1.8	I/O Trap Registers 2 (IOTRP2_2)—Offset 1E8Ch.....	1761
34.1.9	I/O Trap Registers 3 (IOTRP3_1)—Offset 1E90h.....	1762
34.1.10	I/O Trap Registers 3 (IOTRP3_2)—Offset 1E94h.....	1763
34.1.11	I/O Trap Registers 4 (IOTRP4_1)—Offset 1E98h.....	1764
34.1.12	I/O Trap Registers 4 (IOTRP4_2)—Offset 1E9Ch.....	1764
<b>35</b>	<b>FIA Configuration Registers.....</b>	<b>1766</b>
35.1	FIA Configuration PCR Registers Summary.....	1766
35.1.1	Common Control (CC)—Offset 0h.....	1766
35.1.2	Device Reference Clock Request Mapping 1 (DRCRM1)—Offset 100h.....	1767
35.1.3	Device Reference Clock Request Mapping 2 (DRCRM2)—Offset 104h.....	1769
35.1.4	Device Reference Clock Request Mapping 3 (DRCRM3)—Offset 108h.....	1770
35.1.5	Strap Configuration 1 (STRPFUSECFG1)—Offset 200h.....	1772



35.1.6	HSIO Lane Owner Status 1 (LOS1)—Offset 250h	1773
35.1.7	HSIO Lane Owner Status 2 (LOS2)—Offset 254h	1774
35.1.8	HSIO Lane Owner Status 3 (LOS3)—Offset 258h	1775
35.1.9	HSIO Lane Owner Status 4 (LOS4)—Offset 25Ch	1776


## Table

2-1	Summary of LPC Configuration Registers	64
2-2	Summary of LPC PCR Registers	83
3-1	Summary of Enhanced SPI (eSPI) PCI Configuration Registers	85
3-2	Summary of eSPI PCR Registers	104
4-1	Summary of P2SB Configuration Registers	118
5-1	Summary of Power Management Configuration Registers	143
5-2	Summary of PMC I/O Based Registers	162
5-3	Summary of PMC Memory Mapped Registers	190
6-1	Summary of Intel® High Definition Audio (D31:F3) PCI Configuration Registers	232
6-2	Summary of Intel® High Definition Audio (D31:F3) Memory Mapped I/O Registers	270
7-1	Summary of SMBus Configuration Registers	560
7-2	Summary of SMBus I/O and Memory Mapped I/O Registers	571
7-3	Summary of SMBus PCR Registers	588
8-1	Summary of SPI Configuration Registers	591
8-2	Summary of SPI Memory Mapped Registers	600
8-3	Summary of BIOS Flash Program Registers	636
9-1	Summary of GbE Configuration Registers	639
9-2	Summary of GbE Memory Mapped I/O Registers	653
10-1	Summary of Intel® Trace Hub Configuration Registers	660
11-1	Summary of UART PCI Configuration Registers	672
11-2	Summary of UART Memory Mapped Registers	686
11-3	Summary of UART Additional Registers	715
11-4	Summary of UART DMA Controller Registers	726
11-5	Summary of UART PCR Registers	760
12-1	Summary of Generic SPI PCI Configuration Registers	762
12-2	Summary of Generic SPI (GSPI) Memory Mapped Registers	775
12-3	Summary of Generic SPI (GSPI) Additional Registers	783
12-4	Summary of Generic SPI (GSPI) DMA Controller Registers	796
12-5	Summary of GSPI PCR Registers	831
13-1	Summary of PCI Express* Port Configuration Registers	833
14-1	Summary of I <sup>2</sup> C PCI Configuration Registers	915
14-2	Summary of I <sup>2</sup> C Memory Mapped Registers	928
14-3	Summary of I <sup>2</sup> C Additional Registers	960
14-4	Summary of I <sup>2</sup> C DMA Controller Registers	972
14-5	Summary of I <sup>2</sup> C PCR Registers	1007
15-1	Summary of SATA Configuration Registers	1009
15-2	Summary of SATA ABAR Registers	1041
15-3	Summary of SATA AIDP Registers	1086
15-4	Summary of SATA MXPBA Registers	1088
15-5	Summary of SATA MXTBA Registers	1089
15-6	Summary of SATA SIR Index Registers	1091
16-1	Summary of Management Engine Interface PCI Configuration Registers	1094
16-2	Summary of Intel® MEI MMIO Registers	1113
17-1	Summary of IDE Redirect PCI Configuration (D22:F2) Registers	1115
18-1	Summary of Keyboard and Text (KT) PCI Configuration (D22:F3) Registers	1130
18-2	Summary of Keyboard and Text (KT) Additional Configuration Registers	1146
19-1	Summary of xHCI Configuration Registers	1148



19-2	Summary of xHCI Memory Mapped Registers.....	1181
20-1	Summary of USB Device Controller (xDCI) Configuration Registers .....	1269
20-2	Summary of xDCI MMIO Device Registers .....	1287
20-3	Summary of xDCI MMIO Global Registers .....	1301
21-1	Summary of Thermal Reporting Configuration Registers .....	1327
21-2	Summary of Thermal Reporting Memory Mapped Registers.....	1344
22-1	Summary of ISH PCI Configuration Registers .....	1358
22-2	Summary of ISH MMIO Registers .....	1371
23-1	Summary of 8254 Timer Registers .....	1377
24-1	Summary of APIC Indirect Registers .....	1383
24-2	Summary of Advanced Programmable Interrupt Controller (APIC) Registers.....	1400
25-1	Summary of Processor Interface Memory Registers .....	1402
26-1	Summary of GPIO Community 0 Registers.....	1406
26-2	Summary of GPIO Community 1 Registers.....	1448
26-3	Summary of GPIO Community 2 Registers.....	1537
26-4	Summary of GPIO Community 3 Registers.....	1556
27-1	Summary of HPET Memory Mapped Registers .....	1580
28-1	Summary of Integrated Clock Controller FW Accessible Registers .....	1590
29-1	Summary of Interrupt Registers.....	1614
29-2	Summary of Interrupt PCR Registers .....	1627
30-1	Summary of RTC Indexed Registers.....	1642
30-2	Summary of RTC PCR Registers .....	1648
31-1	Summary of SMBus TCO I/O Registers.....	1652
32-1	Summary of DMI PCR Registers .....	1662
33-1	Summary of PSF1 PCR Registers .....	1700
33-2	Summary of PSF2 PCR Registers .....	1717
33-3	Summary of PSF3 PCR Registers .....	1722
33-4	Summary of PSF4 PCR Registers .....	1753
34-1	Summary of IO Trap Registers.....	1755
35-1	Summary of FIA Configuration PCR Registers.....	1766





## Revision History

---

Revision Number	Description	Revision Date
001	<ul style="list-style-type: none"><li>Initial release</li></ul>	April 2020

§ §



# 1 Introduction

---

This document (Volume 2) describes the PCH registers that are located in the PCI configuration space, memory space, or IO space. The following notations and definitions are used in the register description.

Attribute	Description
<b>RO</b>	Read Only. Writes to this register bit have no effect.
<b>WO</b>	Write Only. Reads to this register bit have no effect.
<b>RW</b>	Read/Write Once. A register bit with this attribute can be written only once after power up. After the first write, the bit becomes read only.
<b>RW/O</b>	Read/Write Once. A register bit with this attribute can be written only once after power up. After the first write, the bit becomes read only.
<b>RW/1C</b>	Read/Write Clear. The register bit is set to 1 by hardware and cleared by software writing a 1 to it.
<b>RW/1S</b>	Read/Write Set. The register bit is set to 1 by software and cleared by hardware.
<b>RW/L</b>	Read/Write Locked. A register bit with this attribute can be read and write, but cannot be written after the lock bit is set.
<b>/V</b>	Volatile or variable. This attribute indicates that the register bit can be updated by hardware (aside from resetting it). For example, RO/V means hardware controls the value; RW/V means that generally the bit is written by SW/FW but can be also updated by hardware.
<b>/P</b>	This attribute indicates that the register is reset only on loss of power.
<b>/S</b>	This attribute indicates that the initial value of the register bit is taken from software.

**Note:** For Volume 1, refer #621884.





## 2 LPC Interface (D31:F0)

### 2.1 LPC Configuration Registers Summary

Table 2-1. Summary of LPC Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Identifiers (ID)—Offset 0h	xxxx8086h
4h	5h	Device Command (CMD)—Offset 4h	7h
6h	7h	Status (STS)—Offset 6h	200h
8h	8h	Revision ID (RID)—Offset 8h	0h
9h	Ch	Class Code (CC)—Offset 9h	60100h
Eh	Eh	Header Type (HTYPE)—Offset Eh	80h
2Ch	2Fh	Sub System Identifiers (SS)—Offset 2Ch	0h
34h	34h	Capability List Pointer (CAPP)—Offset 34h	0h
64h	64h	Serial IRQ Control (SCNT)—Offset 64h	10h
80h	81h	I/O Decode Ranges (IOD)—Offset 80h	0h
82h	83h	I/O Enables (IOE)—Offset 82h	0h
84h	87h	LPC Generic I/O Range #1 (LGIR1)—Offset 84h	0h
88h	8Bh	LPC Generic I/O Range #2 (LGIR2)—Offset 88h	0h
8Ch	8Fh	LPC Generic I/O Range #3 (LGIR3)—Offset 8Ch	0h
90h	93h	LPC Generic I/O Range #4 (LGIR4)—Offset 90h	0h
94h	97h	USB Legacy Keyboard/Mouse Control (ULKMC)—Offset 94h	0h
98h	9Bh	LPC Generic Memory Range (LGMR)—Offset 98h	0h
D0h	D3h	FWH ID Select #1 (FS1)—Offset D0h	112233h
D4h	D5h	FWH ID Select #2 (FS2)—Offset D4h	4567h
D8h	D9h	BIOS Decode Enable (BDE)—Offset D8h	FFCFh
DCh	DCh	BIOS Control (BC)—Offset DCh	20h
E0h	E3h	PCI Clock Control (PCCTL)—Offset E0h	0h


#### 2.1.1 Identifiers (ID)—Offset 0h

##### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** xxxx8086h



Bit Range	Default and Access	Field Name (ID): Description
31:16	-- RO	<b>Device Identification (DID):</b> This is a 16-bit value assigned to the PCH LPC bridge. See the Device and Version ID Table in Volume 1 for the default value.
15:0	8086h RO	<b>Vendor Identification (VID):</b> Indicates Intel


### 2.1.2 Device Command (CMD)—Offset 4h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 0

**Default:** 7h



Bit Range	Default and Access	Field Name (ID): Description
15:11	0h RO	Reserved.
10	0h RO	<b>Interrupt Disable (ID):</b> The LPC bridge has no interrupts to disable
9	0h RO	<b>Fast Back to Back Enable (FBE):</b> Reserved as 0 per PCI-Express spec.
8	0h RW	<b>SERR# Enable (SEE):</b> The LPC bridge generates SERR# if this bit is set.
7	0h RO	<b>Wait Cycle Control (WCC):</b> Reserved as 0 per PCI-Express spec.
6	0h RW	<b>Parity Error Response Enable (PERE):</b> When this bit is set to 1, it enables the LPC bridge to response to parity errors detected on backbone interface.
5	0h RO	<b>VGA Palette Snoop (VGA_PSE):</b> Reserved as 0 per PCI-Express spec.



Bit Range	Default and Access	Field Name (ID): Description
4	0h RO	<b>Memory Write and Invalidate Enable (MWIE):</b> Reserved as 0 per PCI-Express spec.
3	0h RO	<b>Special Cycle Enable (SCE):</b> Reserved as 0 per PCI-Express spec.
2	1h RO	<b>Bus Master Enable (BME):</b> Bus Masters cannot be disabled.
1	1h RO	<b>Memory Space Enable (MSE):</b> Memory space cannot be disabled on LPC.
0	1h RO	<b>I/O Space Enable (IOSE):</b> I/O space cannot be disabled on LPC.

### 2.1.3 Status (STS)—Offset 6h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 0

**Default:** 200h

15		12		8		4		0					
0	0	0	0	0	0	1	0	0	0	0	0	0	0
DPE	SSE	RMA	RTA	STA		DTS	DPD	FBC	RSVD	C66	CLIST	IS	RSVD

Bit Range	Default and Access	Field Name (ID): Description
15	0h RW/1C	<b>Detected Parity Error (DPE):</b> Set when the bridge detects a parity error on the internal backbone. This bit gets set even if CMD.PERE is not set.
14	0h RW/1C	<b>Signaled System Error (SSE):</b> Set when the LPC bridge signals a system error to the internal SERR# logic.
13	0h RO	<b>Received Master Abort (RMA):</b> Set when the bridge receives a completion with unsupported request status from the backbone. LPC is a target only controller.
12	0h RO	<b>Received Target Abort (RTA):</b> Set when the bridge receives a completion with completer abort status from the backbone. LPC is a target only controller.
11	0h RW/1C	<b>Signaled Target Abort (STA):</b> Set when the bridge generates a completion packet with target abort status on the backbone.
10:9	1h RO	<b>DEVSEL# Timing Status (DTS):</b> Indicates medium timing, although this has no meaning on the backbone.





Bit Range	Default and Access	Field Name (ID): Description
8	0h RW/1C	<b>Data Parity Error Detected (DPD):</b> Set when the bridge receives a completion packet from the backbone from a previous request, and detects a parity error, and CMD.PERE is set.
7	0h RO	<b>Fast Back to Back Capable (FBC):</b> Reserved.
6	0h RO	Reserved.
5	0h RO	<b>66 MHz Capable (C66):</b> Reserved.
4	0h RO	<b>Capabilities List (CLIST):</b> There is a capabilities list in the LPC bridge.
3	0h RO	<b>Interrupt Status (IS):</b> The LPC bridge does not generate interrupts.
2:0	0h RO	Reserved.


### 2.1.4 Revision ID (RID)—Offset 8h

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Revision ID (RID):</b> Indicates the PCH revision. Refer to Device and Revision ID table in Vol1 for specific value.


### 2.1.5 Class Code (CC)—Offset 9h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 60100h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:16	6h RO	<b>Base Class Code (BCC):</b> Indicates the device is a bridge device.
15:8	1h RO	<b>Sub-Class Code (SCC):</b> Indicates the device a PCI to ISA bridge.
7:0	0h RO	<b>Programming Interface (PI):</b> The LPC bridge has no programming interface.


### 2.1.6 Header Type (HTYPE)—Offset Eh

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 0

**Default:** 80h



Bit Range	Default and Access	Field Name (ID): Description
7	1h RO	<b>Multi-function Device (MFD):</b> This bit is 1 to indicate a multifunction device.
6:0	0h RO	<b>Header Type (HTYPE):</b> Identifies the header layout of the configuration space, which is a generic device.

### 2.1.7 Sub System Identifiers (SS)—Offset 2Ch

This register is initialized to logic 0 by the assertion of PLTRST#. This register can be written only once after PLTRST# de-assertion.


**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/O	<b>Subsystem ID (SSID):</b> This is written by BIOS. No hardware action taken on this value.
15:0	0h RW/O	<b>Subsystem Vendor ID (SSVID):</b> This is written by BIOS. No hardware action taken on this value.


### 2.1.8 Capability List Pointer (CAPP)—Offset 34h

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Capability Pointer (CP):</b> Indicates the offset of the first Capability Item.


### 2.1.9 Serial IRQ Control (SCNT)—Offset 64h

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 0

**Default:** 10h





Bit Range	Default and Access	Field Name (ID): Description
7	0h RW	<b>Enable (EN):</b> When set, serial IRQs will be recognized.
6	0h RW	<b>Mode (MD):</b> When set, the serial IRQ machine will be in continuous mode. When cleared, the serial IRQ machine will be in quiet mode. When setting the EN bit, this bit must also be written as a one to guarantee that the first action of the serial IRQ machine will be a start frame.
5:2	4h RO	<b>Frame Size (FS):</b> Fixed field that indicates the size of the SERIRQ frame as 21 frames.
1:0	0h RW	<p><b>Start Frame Pulse Width (SFPW):</b> This is the number of 33 MHz clocks that the SERIRQ pin will be driven low by the Serial IRQ controller to signal a start frame. In continuous mode, the controller will drive the start frame for the number of clocks specified. In quiet mode, the controller will drive the start frame for the number of clocks specified minus one, as the first clock was driven by the peripheral.</p> <p>Bits Clocks</p> <p>00 4</p> <p>01 6</p> <p>10 8</p> <p>11 Reserved</p>

### 2.1.10 I/O Decode Ranges (IOD)—Offset 80h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
	RSVD	FDD	RSVD	LPT	RSVD	CB	RSVD	CA



Bit Range	Default and Access	Field Name (ID): Description
15:13	0h RO	Reserved.
12	0h RW	<b>FDD Range (FDD):</b> The following table describes which range to decode for the FDD Port Bits    Decode Range 0        3F0h - 3F5h, 3F7h (Primary) 1        370h - 375h, 377h (Secondary)
11:10	0h RO	Reserved.
9:8	0h RW	<b>LPT Range (LPT):</b> The following table describes which range to decode for the LPT Port: Bits    Decode Range 00      378h - 37Fh and 778h - 77Fh 01      278h - 27Fh (port 279h is read only) and 678h - 67Fh 10      3BCh - 3BEh and 7BCh - 7BEh 11      Reserved
7	0h RO	Reserved.
6:4	0h RW	<b>ComB Range (CB):</b> The following table describes which range to decode for the COMB Port Bits    Decode Range 000     3F8h - 3FFh (COM 1) 001     2F8h - 2FFh (COM 2) 010     220h - 227h 011     228h - 22Fh 100     238h - 23Fh 101     2E8h - 2EFh (COM 4) 110     338h - 33Fh 111     3E8h - 3EFh (COM 3)
3	0h RO	Reserved.
2:0	0h RW	<b>ComA Range (CA):</b> The following table describes which range to decode for the COMA Port Bits    Decode Range 000     3F8h - 3FFh (COM 1) 001     2F8h - 2FFh (COM 2) 010     220h - 227h 011     228h - 22Fh 100     238h - 23Fh 101     2E8h - 2EFh (COM 4) 110     338h - 33Fh 111     3E8h - 3EFh (COM 3)

### 2.1.11 I/O Enables (IOE)—Offset 82h

#### Access Method





**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h

15			12				8			4			0		
0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	RSVD		ME2	SE	ME1	KE	HGE	LGE		RSVD		FDE	PPE	CBE	CAE

Bit Range	Default and Access	Field Name (ID): Description
15:14	0h RO	Reserved.
13	0h RW	<b>Microcontroller Enable #2 (ME2):</b> Enables decoding of I/O locations 4Eh and 4Fh to LPC.
12	0h RW	<b>SuperI/O Enable (SE):</b> Enables decoding of I/O locations 2Eh and 2Fh to LPC.
11	0h RW	<b>Microcontroller Enable #1 (ME1):</b> Enables decoding of I/O locations 62h and 66h to LPC.
10	0h RW	<b>Keyboard Enable (KE):</b> Enables decoding of the keyboard I/O locations 60h and 64h to LPC.
9	0h RW	<b>High Gameport Enable (HGE):</b> Enables decoding of the I/O locations 208h to 20Fh to LPC.
8	0h RW	<b>Low Gameport Enable (LGE):</b> Enables decoding of the I/O locations 200h to 207h to LPC.
7:4	0h RO	Reserved.
3	0h RW	<b>Floppy Drive Enable (FDE):</b> Enables decoding of the FDD range to LPC. Range is selected by LIOD.FDE
2	0h RW	<b>Parallel Port Enable (PPE):</b> Enables decoding of the LPT range to LPC. Range is selected by LIOD.LPT.
1	0h RW	<b>Com Port B Enable (CBE):</b> Enables decoding of the COMB range to LPC. Range is selected LIOD.CB.
0	0h RW	<b>Com Port A Enable (CAE):</b> Enables decoding of the COMA range to LPC. Range is selected LIOD.CA.


## 2.1.12 LPC Generic I/O Range #1 (LGIR1)—Offset 84h

### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:18	0h RW	<b>Address[7:2] Mask (Address_7_2_Mask):</b> A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size.
17:16	0h RO	Reserved.
15:2	0h RW	<b>Address[15:2] (Address_15_2):</b> DWord-aligned address. Note that PCH does not provide decode down to the word or byte level.
1	0h RO	Reserved.
0	0h RW	<b>LPC Decode Enable (LPC_Decode_Enable):</b> When this bit is set to 1, then the range specified in this register is enabled for decoding to LPC.

### 2.1.13 LPC Generic I/O Range #2 (LGIR2)—Offset 88h

Same bit definition as Generic I/O Range #1 (LGIR1).

### 2.1.14 LPC Generic I/O Range #3 (LGIR3)—Offset 8Ch

Same bit definition as Generic I/O Range #1 (LGIR1).

### 2.1.15 LPC Generic I/O Range #4 (LGIR4)—Offset 90h

Same bit definition as Generic I/O Range #1 (LGIR1).

### 2.1.16 USB Legacy Keyboard/Mouse Control (ULKMC)—Offset 94h

#### Access Method



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0									
1	8	4	0	6	2												
0	0	0	0	0	0	0	0	0									
0	0	0	0	0	0	0	0	0									
RSVD				SMIBYENDPS	RSVD	TRAPBY64W	TRAPBY64R	TRAPBY60W	TRAPBY60R	SMIATENDPS	PSTATE	A20PASSEN	RSVD	S64WEN	S64REN	S60WEN	S60REN

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15	0h RW/1C	<b>SMI Caused by End of Pass-through (SMIBYENDPS):</b> Indicates if the event occurred. Note that even if the corresponding enable bit is not set in the Bit 7, then this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. Writing a 1 to this bit will clear the latch.
14:12	0h RO	Reserved.
11	0h RW/1C	<b>SMI Caused by Port 64 Write (TRAPBY64W):</b> Indicates if the event occurred. Note that even if the corresponding enable bit is not set in the Bit 3, then this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. Writing a 1 to this bit will clear the latch. Note that the A20Gate Pass-Through Logic allows specific port 64h Writes to complete without setting this bit.
10	0h RW/1C	<b>SMI Caused by Port 64 Read (TRAPBY64R):</b> Indicates if the event occurred. Note that even if the corresponding enable bit is not set in the Bit 2, then this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. Writing a 1 to this bit will clear the latch.
9	0h RW/1C	<b>SMI Caused by Port 60 Write (TRAPBY60W):</b> Indicates if the event occurred. Note that even if the corresponding enable bit is not set in the Bit 1, then this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. Writing a 1 to this bit will clear the latch. Note that the A20Gate Pass-Through Logic allows specific port 60h Writes to complete without setting this bit.
8	0h RW/1C	<b>SMI Caused by Port 60 Read (TRAPBY60R):</b> Indicates if the event occurred. Note that even if the corresponding enable bit is not set in the Bit 0, then this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. Writing a 1 to this bit will clear the latch.



Bit Range	Default and Access	Field Name (ID): Description
7	0h RW	<b>SMI at End of Pass-through Enable (SMIATENDPS):</b> May need to cause SMI at the end of a pass-through. Can occur if an SMI is generated in the middle of a pass through, and needs to be serviced later.
6	0h RO	<b>Pass Through State (PSTATE):</b> This read-only bit indicates that the state machine is in the middle of an A20GATE pass-through sequence. If software needs to reset this bit, it should set Bit 5 0.
5	0h RW	<b>A20Gate Pass-Through Enable (A20PASSEN):</b> When enabled, allows A20GATE sequence Pass-Through function. When enabled, a specific cycle sequence involving writes to port 60h and port 64h does not result in the setting of the SMI status bits.SMI# will not be generated, even if the various enable bits are set.
4	0h RO	Reserved.
3	0h RW	<b>SMI on Port 64 Writes Enable (s64WEN):</b> When set, a 1 in bit 11 will cause an SMI event.
2	0h RW	<b>SMI on Port 64 Reads Enable (s64REN):</b> When set, a 1 in bit 10 will cause an SMI event.
1	0h RW	<b>SMI on Port 60 Writes Enable (s60WEN):</b> When set, a 1 in bit 9 will cause an SMI event.
0	0h RW	<b>SMI on Port 60 Reads Enable (s60REN):</b> When set, a 1 in bit 8 will cause an SMI event.

### 2.1.17 LPC Generic Memory Range (LGMR)—Offset 98h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
MA_31_16				RSVD				LMRD_En



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW	<b>Memory Address[31:16] (MA_31_16):</b> This field specifies a 64KB memory block anywhere in the 4GB memory space that will be decoded to LPC as standard LPC Memory Cycle if enabled.
15:1	0h RO	Reserved.
0	0h RW	<b>LPC Memory Range Decode Enable (LMRD_En):</b> When this bit is set to 1, then the range specified in this register is enabled for decoding to LPC.

### 2.1.18 FWH ID Select #1 (FS1)—Offset D0h

This register contains the IDSEL fields the LPC Bridge uses for memory cycles going to the FWH.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 112233h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 1	0 0 0 1	0 0 1 0	0 0 1 0	0 0 1 1	0 0 1 1	0 0 1 1
IF8	IF0	IE8	IE0	ID8	ID0	IC8	IC0	

Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	<b>F8-FF IDSEL (IF8):</b> IDSEL to use in FWH cycle for range enabled by BDE.EF8.
27:24	0h RW	<b>F0-F7 IDSEL (IF0):</b> IDSEL to use in FWH cycle for range enabled by BDE.EF0.
23:20	1h RW	<b>E8-EF IDSEL (IE8):</b> IDSEL to use in FWH cycle for range enabled by BDE.EE8.
19:16	1h RW	<b>E0-E7 IDSEL (IE0):</b> IDSEL to use in FWH cycle for range enabled by BDE.EE0.
15:12	2h RW	<b>D8-DF IDSEL (ID8):</b> IDSEL to use in FWH cycle for range enabled by BDE.ED8.





Bit Range	Default and Access	Field Name (ID): Description
11:8	2h RW	<b>D0-D7 IDSEL (ID0):</b> IDSEL to use in FWH cycle for range enabled by BDE.ED0.
7:4	3h RW	<b>C8-CF IDSEL (IC8):</b> IDSEL to use in FWH cycle for range enabled by BDE.EC8.
3:0	3h RW	<b>C0-C7 IDSEL (IC0):</b> IDSEL to use in FWH cycle for range enabled by BDE.EC0.

### 2.1.19 FWH ID Select #2 (FS2)—Offset D4h

This register contains the additional IDSEL fields the LPC Bridge uses for memory cycles going to the FWH.

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 0

**Default:** 4567h

15	12	8	4	0
0 1 0 0	0 1 0 1	0 1 1 0	0 1 1 1	
I70				I40

Bit Range	Default and Access	Field Name (ID): Description
15:12	4h RW	<b>70-7F IDSEL (I70):</b> IDSEL to use in FWH cycle for range enabled by BDE.E70.
11:8	5h RW	<b>60-6F IDSEL (I60):</b> IDSEL to use in FWH cycle for range enabled by BDE.E60.
7:4	6h RW	<b>50-5F IDSEL (I50):</b> IDSEL to use in FWH cycle for range enabled by BDE.E50.
3:0	7h RW	<b>40-4F IDSEL (I40):</b> IDSEL to use in FWH cycle for range enabled by BDE.E40.

### 2.1.20 BIOS Decode Enable (BDE)—Offset D8h

Note that this register effects the BIOS decode regardless of whether the BIOS is resident on LPC or SPI. The concept of Feature Space does not apply to SPI-based flash. PCH simply decodes these ranges as memory accesses when enabled for the SPI flash interface.

#### Access Method



**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 0

**Default:** FFCFh

15				12				8				4				0			
1	1	1	1	1	1	1	1	1	1	0	0	1	1	1	1	1	1	1	1
EF8	EF0	EE8	EE0	ED8	ED0	EC8	EC0	LFE	LEE	RSVD		E70	E60	E50	E40				

Bit Range	Default and Access	Field Name (ID): Description
15	1h RO	<b>F8-FF Enable (EF8):</b> Enables decoding of 512K of the following BIOS range: Data space: FFF80000h - FFFFFFFFh Feature space: FFB80000h - FFBFFFFFFh
14	1h RW	<b>F0-F8 Enable (EF0):</b> Enables decoding of 512K of the following BIOS range: Data space: FFF00000h - FFF7FFFFh Feature space: FFB00000h - FFB7FFFFh
13	1h RW	<b>E8-EF Enable (EE8):</b> Enables decoding of 512K of the following BIOS range: Data space: FFE80000h - FFEFFFFFFh Feature space: FFA80000h - FFAFFFFFFh
12	1h RW	<b>E0-E8 Enable (EE0):</b> Enables decoding of 512K of the following BIOS range: Data space: FFE00000h - FFE7FFFFh Feature Space: FFA00000h - FFA7FFFFh
11	1h RW	<b>D8-DF Enable (ED8):</b> Enables decoding of 512K of the following BIOS range: Data space: FFD80000h - FFDFFFFFFh Feature space: FF980000h - FF9FFFFFFh
10	1h RW	<b>D0-D7 Enable (ED0):</b> Enables decoding of 512K of the following BIOS range: Data space: FFD00000h - FFD7FFFFh Feature space: FF900000h - FF97FFFFh
9	1h RW	<b>C8-CF Enable (EC8):</b> Enables decoding of 512K of the following BIOS range: Data space: FFC80000h - FFCFFFFFFh Feature space: FF880000h - FF8FFFFFFh
8	1h RW	<b>C0-C7 Enable (EC0):</b> Enables decoding of 512K of the following BIOS range: Data space: FFC00000h - FFC7FFFFh Feature space: FF800000h - FF87FFFFh



Bit Range	Default and Access	Field Name (ID): Description
7	1h RW	<b>Legacy F Segment Enable (LFE):</b> This enables the decoding of the legacy 64KB range at F0000h - FFFFFh Note that decode for the BIOS legacy F segment is enabled by the LFE bit only, it is not affected by the GEN_PMCON_1.iA64_EN bit.
6	1h RW	<b>Legacy E Segment Enable (LEE):</b> This enables the decoding of the legacy 64KB range at E0000h - EFFFFh Note that decode for the BIOS legacy E segment is enabled by the LEE bit only, it is not affected by the GEN_PMCON_1.iA64_EN bit.
5:4	0h RO	Reserved.
3	1h RW	<b>70-7F Enable (E70):</b> Enables decoding of 1MB of the following BIOS range: Data space: FF700000h - FF7FFFFFFh Feature space: FF300000h - FF3FFFFFFh
2	1h RW	<b>60-6F Enable (E60):</b> Enables decoding of 1MB of the following BIOS range: Data space: FF600000h - FF6FFFFFFh Feature Space: FF200000h - FF2FFFFFFh
1	1h RW	<b>50-5F Enable (E50):</b> Enables decoding of 1MB of the following BIOS range: Data space: FF500000h - FF5FFFFFFh Feature space: FF100000h - FF1FFFFFFh
0	1h RW	<b>40-4F Enable (E40):</b> Enables decoding of 1MB of the following BIOS range: Data space: FF400000h - FF4FFFFFFh Feature space: FF000000h - FF0FFFFFFh

### 2.1.21 BIOS Control (BC)—Offset DCh

#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 0

**Default:** 20h

7			4				0
0	0	1	0	0	0	0	0
BILD	BBS	EISS	TS	LPC_ESPI		LE	WPD



Bit Range	Default and Access	Field Name (ID): Description
7	0h RW/1L	<p><b>BIOS Interface Lock-Down (BILD):</b> When set, prevents BC.TS and BC.BBS from being changed. This bit can only be written from 0 to 1 once.</p> <p>BIOS Note: This bit is not backed up in the RTC well. This bit should also be set in the BUC register in the RTC device to record the last state of this value following a cold reset.</p>
6	0h RW/L	<p><b>Boot BIOS Strap (BBS):</b> This field determines the destination of accesses to the BIOS memory range. For the default, Functional Strap section of Signal Description chapter for details.</p> <p>Bits Description</p> <p>0 SPI</p> <p>1 LPC</p> <p>When SPI or LPC is selected, the range that is decoded is further qualified by other configuration bits described in the respective sections.</p> <p>The value in this field can be overwritten by software as long as the BIOS Interface Lock-Down is not set.</p>
5	1h RW/L	<p><b>Enable InSMM.STS (EISS):</b> When this bit is set, the BIOS region is not writable until SMM sets the InSMM.STS bit. Today BIOS Flash is writable if WPD is a 1.</p> <p>If this bit [5] is set, then WPD must be a 1 and InSMM.STS (0xFED3_0880[0]) must be 1 also.</p> <p>If this bit [5] is clear, then BIOS is writable based only on WPD = 1 and the InSMM.STS is a dont care.</p>
4	0h RO	<p><b>Top Swap (TS):</b> When set, PCH will invert either A16, A17, A18, A19 or A20 for cycles going to the BIOS space (but not the feature space). When cleared, PCH will not invert the lines.</p> <p>If booting from LPC (FWH), then the Boot Block size is 64KB and A16 is inverted if Top Swap is enabled.</p> <p>If booting from SPI, then the BOOT_BLOCK_SIZE soft strap determines if A16, A17, A18, A19 or A20 should be inverted if Top Swap is enabled.</p> <p>*If PCH is strapped for Top-Swap is low at rising edge of PWROK, then this bit cannot be cleared by software. The strap jumper should be removed and the system rebooted.</p> <p>BIOS Note:</p> <p>1) This bit provides a read-only path to view the state of the Top Swap strap. It is backed up and driven from the RTC well. Bios will need to program the corresponding register in the RTC Controller (in RTC well), which will be reflected in this register.</p> <p>2) The Register portion of the Top Swap is lockable by the Bios Interface Lockdown Bit (BC.BILD)</p>



Bit Range	Default and Access	Field Name (ID): Description
3:2	0h RW	<b>LPC or eSPI Strap (LPC_ESPI):</b> Bit 3: Reserved Bit 2: This field determines the destination of accesses to the D31:F0 and related Fixed and Variable IO and Memory decode ranges, including BIOS memory range. 0 = LPC is the D31:F0 target. 1 = eSPI is the D31:F0 target. Note: This field cannot be overwritten by software.
1	0h RW/1L	<b>Lock Enable (LE):</b> When set, setting the WP bit will cause SMI. When cleared, setting the WP bit will not cause SMI. Once set, this bit can only be cleared by a PLTRST#. When this bit is set, EISS - bit [5] of this register is locked down.
0	0h RW	<b>Write Protect Disable (WPD):</b> When set, access to the BIOS space is enabled for both read and write cycles to BIOS. When cleared, only read cycles are permitted to the FWH or SPI flash. When this bit is written from a 0 to a 1 and the LE bit is also set, an SMI# is generated. This ensures that only SMM code can update BIOS.

### 2.1.22 PCI Clock Control (PCCTL)—Offset E0h


#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD						CLKRUN_EN_OVR	CLKRUN_OVR	CLKRUN_EN_VAL
						CLKRUN_VAL	STP_PCI_VAL	STP_PCI_OVR
						PCLKVLD_CFG	RSVD	CLKRUN_EN



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9	0h RO	<b>CLKRUN# Buffer Enable Override (CLKRUN_EN_OVR):</b> When set to '1', SW is in control of the CLKRUN# buffer enable and the value in CLKRUN_EN_VAL will be propagated to the output buffer enable. When this bit is '0', HW will determine the value of the buffer enable.
8	0h RO	<b>CLKRUN# Override (CLKRUN_OVR):</b> When set to '1', SW is in control of the CLKRUN# pin and the value in CLKRUN_VAL will be propagated to the output pin. When this bit is '0', HW will determine the value of the pin.
7	0h RO	<b>CLKRUN# Buffer Enable Value (CLKRUN_EN_VAL):</b> Either HW or SW may own control of the CLKRUN# pin. This bit provides the value to drive on the active low CLKRUN# buffer enable if CLKRUN_EN_OVR is set to '1'.
6	0h RO	<b>CLKRUN# Pin Output Value (CLKRUN_VAL):</b> Either HW or SW may own control of the CLKRUN# pin. This bit provides the value to drive on the pin if CLKRUN_OVR is set to '1'.
5	0h RO	<b>Stop PCI# Value (STP_PCI_VAL):</b> Either Hardware or Software may own control of the internal STP_PCI#. This bit provides the value to drive on the STP_PCI# if STP_PCI_OVR is set to 1. Note: SW cannot control the STP_PCI# pin while PLTRST# is asserted (the pin will be at its reset default value).
4	0h RO	<b>Stop PCI# Override (STP_PCI_OVR):</b> This field determines the relationship between the internally broadcast indication of the external PCI clock being valid vs. the STP_PCI# pin. Encodings: 00: 1 flop stage of delay from STP_PCI# (default). Expected setting for Full Integration Mode 01: No delay (edges match STP_PCI#). For CK505 legacy mode 10: 2 flop stages of delay from STP_PCI# 11: Tie high (indicate that PCI clock is always valid)





Bit Range	Default and Access	Field Name (ID): Description
3:2	0h RW	<b>LPC Clock Valid Configuration (PCLKVLD_CFG):</b> This field determines the relationship between the internally broadcast indication of the external LPC clock being valid vs. the STP_PCI# pin. Encodings: 00: 1 flop stage of delay from STP_PCI# (default) 01: No delay (edges match STP_PCI#) 10: 2 flop stages of delay from STP_PCI# 11: Tie high (indicate that LPC clock is always valid)
1	0h RO	Reserved.
0	0h RW	<b>Clock Run Enable (CLKRUN_EN):</b> Enables the CLKRUN# logic to stop the LPC clocks. If the SLP_EN bit is set, then the Intel PCH will drive CLKRUN# low. This will keep the LPC and LPC clocks running on the way to the sleeping state. This is required to meet an LPC specification. This does not necessarily mean that the CLKRUN_EN bit is forced low when SLP_EN is set. Even though the CLKRUN# signal will be low when SLP_EN is set, the state of the CLKRUN_EN bit is ignored when SLP_EN bit is set. This gives flexibility in the implementation.

## 2.2 LPC PCR Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

Table 2-2. Summary of LPC PCR Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
3418h	341Bh	General Control & Function Disable (GCFD)—Offset 3418h	0h

### 2.2.1 General Control & Function Disable (GCFD)—Offset 3418h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0	
RSVD								eSPI	LPC_BD



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	0h RO	<p><b>eSPI Enable Pin Strap (eSPI):</b> This field determines the destination of accesses to the D31:F0 and related Fixed and Variable IO and Memory decode ranges, including BIOS memory range.</p> <p>0: LPC is the D31:F0 target. 1: eSPI is the D31:F0 target.</p> <p>Note: This field, along with BC.BBS strap setting determines the final Bios Boot Location.</p>
0	0h RW	<p><b>LPC Bridge Disable (LPC_BD):</b> When set, the LPC bridge is disabled. When disabled the following spaces will no longer be decoded by the LPC bridge:</p> <ol style="list-style-type: none"> <li>1) D31:F0 PCI Configuration space</li> <li>2) Memory cycles below 16MB (1000000h)</li> <li>3) I/O cycles below 64kB (10000h)</li> </ol>

§ §



# 3 Enhanced SPI Interface (D31:F0)

## 3.1 Enhanced SPI (eSPI) PCI Configuration Registers Summary

Table 3-1. Summary of Enhanced SPI (eSPI) PCI Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Identifiers (ESPI_DID_VID)—Offset 0h	xxxx8086h
4h	7h	Device Status and Command (ESPI_STS_CMD)—Offset 4h	403h
8h	Bh	Class Code and Revision ID (ESPI_CC_RID)—Offset 8h	6010000h
Ch	Fh	BIST, Header Type, Primary Latency Timer, Cache Line Size (ESPI_BIST_HTYPE_PLT_CLS)—Offset Ch	800000h
2Ch	2Fh	Sub System Identifiers (ESPI_SS)—Offset 2Ch	0h
34h	37h	Capability List Pointer (ESPI_CAPP)—Offset 34h	E0h
80h	83h	I/O Decode Ranges and I/O Enables (ESPI_IOD_IOE)—Offset 80h	0h
84h	87h	eSPI Generic I/O Range #1 (ESPI_LGIR1)—Offset 84h	0h
88h	8Bh	eSPI Generic I/O Range #2 (ESPI_LGIR2)—Offset 88h	0h
8Ch	8Fh	eSPI Generic I/O Range #3 (ESPI_LGIR3)—Offset 8Ch	0h
90h	93h	eSPI Generic I/O Range #4 (ESPI_LGIR4)—Offset 90h	0h
94h	97h	USB Legacy Keyboard/Mouse Control (ESPI_ULKMC)—Offset 94h	0h
98h	9Bh	eSPI Generic Memory Range (ESPI_LGMR)—Offset 98h	0h
D0h	D3h	FWH ID Select #1 (ESPI_FS1)—Offset D0h	112233h
D4h	D7h	FWH ID Select #2 (ESPI_FS2)—Offset D4h	4567h
D8h	DBh	BIOS Decode Enable (ESPI_BDE)—Offset D8h	FFCFh
DCh	DFh	BIOS Control (ESPI_BC)—Offset DCh	20h


### 3.1.1 Identifiers (ESPI\_DID\_VID)—Offset 0h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** xxxx8086h







Bit Range	Default and Access	Field Name (ID): Description
23	0h RO	<b>Fast Back to Back Capable (FBC):</b> Reserved - bit has no meaning on the HW.
22	0h RO	Reserved.
21	0h RO	<b>66 MHz Capable (C66):</b> Reserved - bit has no meaning on the HW.
20	0h RO	<b>Capabilities List (CLIST):</b> There is a capabilities list in the LPC bridge.
19	0h RO	<b>Interrupt Status (IS):</b> The LPC bridge does not generate interrupts.
18:11	0h RO	Reserved.
10	1h RO	<b>Interrupt Disable (ID):</b> The LPC bridge has no interrupts to disable
9	0h RO	<b>Fast Back to Back Enable (FBE):</b> Reserved as 0 per PCI-Express spec.
8	0h RW	<b>SERR# Enable (SEE):</b> Enable SERR# to be generated if this bit is set.
7	0h RO	<b>Wait Cycle Control (WCC):</b> Reserved as 0 per PCI-Express spec.
6	0h RW	<b>Parity Error Response Enable (PERE):</b> This bit is set to 1 to enable response to parity errors when detected.
5	0h RO	<b>VGA Palette Snoop (VGA_PSE):</b> Reserved as 0 per PCI-Express spec.
4	0h RO	<b>Memory Write and Invalidate Enable (MWIE):</b> Reserved as 0 per PCI-Express spec.
3	0h RO	<b>Special Cycle Enable (SCE):</b> Reserved as 0 per PCI-Express spec.
2	0h RW	<p><b>Bus Master Enable (BME):</b> When this bit is set to 1, it enables the devices connected to the LPC Bridge to master upstream transactions to Host memory.</p> <p>Note: Any eSPI device connected to this LPC Bridge also has a BME bit in its Peripheral Channel Configuration register. This eSPI Slave BME bit also needs to be set in order for the Slave to send upstream memory requests. BIOS is responsible for setting both the eSPI-MC's BME (this bit) and the eSPI Slaves' BME bits using the Tunneled Access to Slave Configuration mechanism. Furthermore, for proper operation, SW should ensure that the BME field in both the host and device are programmed with the same value (i.e. either 0 or 1)</p>
1	1h RO	<b>Memory Space Enable (MSE):</b> Memory space cannot be disabled.
0	1h RO	<b>I/O Space Enable (IOSE):</b> I/O space cannot be disabled.




### 3.1.3 Class Code and Revision ID (ESPI\_CC\_RID)—Offset 8h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 6010000h



Bit Range	Default and Access	Field Name (ID): Description
31:24	6h RO	<b>Base Class Code (BCC):</b> Indicates the device is a bridge device.
23:16	1h RO	<b>Sub-Class Code (SCC):</b> Indicates the device a PCI to ISA bridge.
15:8	0h RO	<b>Programming Interface (PI):</b> The LPC bridge has no programming interface.
7:0	0h RO/V	<b>Revision ID (RID):</b> Indicates stepping of the host controller. Refer to Device and Revision ID table in Vol1 for specific value.


### 3.1.4 BIST, Header Type, Primary Latency Timer, Cache Line Size (ESPI\_BIST\_HTYPE\_PLT\_CLS)—Offset Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 800000h







Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	1h RO	<b>Multi-function Device (MFD):</b> This bit is 1 to indicate a multifunction device.
22:16	0h RO	<b>Header Type (HTYPE):</b> Identifies the header layout of the configuration space, which is a generic device.
15:8	0h RO	Reserved.
7:0	0h RO	<b>Cacheline Size (CLSZ):</b> Cacheline Size

### 3.1.5 Sub System Identifiers (ESPI\_SS)—Offset 2Ch


This register is initialized to logic 0 by the assertion of PLTRST#. This register can be written only once after PLTRST# de-assertion.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/O	<b>Subsystem ID (SSID):</b> This is written by BIOS. No hardware action taken on this value.
15:0	0h RW/O	<b>Subsystem Vendor ID (SSVID):</b> This is written by BIOS. No hardware action taken on this value.

### 3.1.6 Capability List Pointer (ESPI\_CAPP)—Offset 34h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** E0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD							CP	

Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	E0h RO	<b>Capability Pointer (CP):</b> Indicates the offset of the first Capability Item.

### 3.1.7 I/O Decode Ranges and I/O Enables (ESPI\_IOD\_IOE)—Offset 80h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD	ME2	SE	ME1	KE	HGE	LGE	RSVD	FDE
								PPE
								CBE
								CAE
								RSVD
								FDD
								RSVD
								LPT
								RSVD
								CB
								RSVD
								CA

Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29	0h RW	<b>Microcontroller Enable #2 (ME2):</b> Enables decoding of I/O locations 4Eh and 4Fh.
28	0h RW	<b>SuperI/O Enable (SE):</b> Enables decoding of I/O locations 2Eh and 2Fh.
27	0h RW	<b>Microcontroller Enable #1 (ME1):</b> Enables decoding of I/O locations 62h and 66h.
26	0h RW	<b>Keyboard Enable (KE):</b> Enables decoding of the keyboard I/O locations 60h and 64h.
25	0h RW	<b>High Gameport Enable (HGE):</b> Enables decoding of the I/O locations 208h to 20Fh.



Bit Range	Default and Access	Field Name (ID): Description
24	0h RW	<b>Low Gameport Enable (LGE):</b> Enables decoding of the I/O locations 200h to 207h.
23:20	0h RO	Reserved.
19	0h RW	<b>Floppy Drive Enable (FDE):</b> Enables decoding of the FDD range. Range is selected by LIOD.FDE
18	0h RW	<b>Parallel Port Enable (PPE):</b> Enables decoding of the LPT range. Range is selected by LIOD.LPT.
17	0h RW	<b>Com Port B Enable (CBE):</b> Enables decoding of the COMB range. Range is selected by LIOD.CB.
16	0h RW	<b>Com Port A Enable (CAE):</b> Enables decoding of the COMA range. Range is selected by LIOD.CA.
15:13	0h RO	Reserved.
12	0h RW	<b>FDD Range (FDD):</b> The following table describes which range to decode for the FDD Port Bits Decode Range 0 3F0h - 3F5h, 3F7h (Primary) 1 370h - 375h, 377h (Secondary)
11:10	0h RO	Reserved.
9:8	0h RW	<b>LPT Range (LPT):</b> The following table describes which range to decode for the LPT Port: Bits Decode Range 00 378h - 37Fh and 778h - 77Fh 01 278h - 27Fh (port 279h is read only) and 678h - 67Fh 10 3BCh - 3BEh and 7BCh - 7BEh 11 Reserved
7	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description																		
6:4	0h RW	<p><b>ComB Range (CB):</b> The following table describes which range to decode for the COMB Port</p> <table border="1"> <thead> <tr> <th>Bits</th> <th>Decode Range</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>3F8h - 3FFh (COM 1)]</td> </tr> <tr> <td>001</td> <td>2F8h - 2FFh (COM 2)</td> </tr> <tr> <td>010</td> <td>220h - 227h</td> </tr> <tr> <td>011</td> <td>228h - 22Fh</td> </tr> <tr> <td>100</td> <td>238h - 23Fh</td> </tr> <tr> <td>101</td> <td>2E8h - 2EFh (COM 4)</td> </tr> <tr> <td>110</td> <td>338h - 33Fh</td> </tr> <tr> <td>111</td> <td>3E8h - 3EFh (COM 3)</td> </tr> </tbody> </table>	Bits	Decode Range	000	3F8h - 3FFh (COM 1)]	001	2F8h - 2FFh (COM 2)	010	220h - 227h	011	228h - 22Fh	100	238h - 23Fh	101	2E8h - 2EFh (COM 4)	110	338h - 33Fh	111	3E8h - 3EFh (COM 3)
Bits	Decode Range																			
000	3F8h - 3FFh (COM 1)]																			
001	2F8h - 2FFh (COM 2)																			
010	220h - 227h																			
011	228h - 22Fh																			
100	238h - 23Fh																			
101	2E8h - 2EFh (COM 4)																			
110	338h - 33Fh																			
111	3E8h - 3EFh (COM 3)																			
3	0h RO	Reserved.																		
2:0	0h RW	<p><b>ComA Range (CA):</b> The following table describes which range to decode for the COMA Port</p> <table border="1"> <thead> <tr> <th>Bits</th> <th>Decode Range</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>3F8h - 3FFh (COM 1)</td> </tr> <tr> <td>001</td> <td>2F8h - 2FFh (COM 2)</td> </tr> <tr> <td>010</td> <td>220h - 227h</td> </tr> <tr> <td>011</td> <td>228h - 22Fh</td> </tr> <tr> <td>100</td> <td>238h - 23Fh</td> </tr> <tr> <td>101</td> <td>2E8h - 2EFh (COM 4)</td> </tr> <tr> <td>110</td> <td>338h - 33Fh</td> </tr> <tr> <td>111</td> <td>3E8h - 3EFh (COM 3)</td> </tr> </tbody> </table>	Bits	Decode Range	000	3F8h - 3FFh (COM 1)	001	2F8h - 2FFh (COM 2)	010	220h - 227h	011	228h - 22Fh	100	238h - 23Fh	101	2E8h - 2EFh (COM 4)	110	338h - 33Fh	111	3E8h - 3EFh (COM 3)
Bits	Decode Range																			
000	3F8h - 3FFh (COM 1)																			
001	2F8h - 2FFh (COM 2)																			
010	220h - 227h																			
011	228h - 22Fh																			
100	238h - 23Fh																			
101	2E8h - 2EFh (COM 4)																			
110	338h - 33Fh																			
111	3E8h - 3EFh (COM 3)																			

### 3.1.8 eSPI Generic I/O Range #1 (ESPI\_LGIR1)—Offset 84h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
	RSVD		ADDR_MASK	RSVD		ADDR		RSVD
								LDE



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:18	0h RW	<b>Address[7:2] Mask (ADDR_MASK):</b> A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size.
17:16	0h RO	Reserved.
15:2	0h RW	<b>Address[15:2] (ADDR):</b> DWord-aligned address. Note that PCH does not provide decode down to the word or byte level.
1	0h RO	Reserved.
0	0h RW	<b>eSPI Decode Enable (LDE):</b> When this bit is set to 1, then the range specified in this register is enabled for decoding to eSPI.

### 3.1.9 eSPI Generic I/O Range #2 (ESPI\_LGIR2)—Offset 88h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD				ADDR_MASK	RSVD	ADDR		RSVD LDE



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:18	0h RW	<b>Address[7:2] Mask (ADDR_MASK):</b> A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size.
17:16	0h RO	Reserved.
15:2	0h RW	<b>Address[15:2] (ADDR):</b> DWord-aligned address. Note that PCH does not provide decode down to the word or byte level.
1	0h RO	Reserved.
0	0h RW	<b>LPC Decode Enable (LDE):</b> When this bit is set to 1, then the range specified in this register is enabled for decoding to eSPI.

### 3.1.10 eSPI Generic I/O Range #3 (ESPI\_LGIR3)—Offset 8Ch

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD		ADDR_MASK		RSVD	ADDR			RSVD LDE





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:18	0h RW	<b>Address[7:2] Mask (ADDR_MASK):</b> A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size.
17:16	0h RO	Reserved.
15:2	0h RW	<b>Address[15:2] (ADDR):</b> DWord-aligned address. Note that PCH does not provide decode down to the word or byte level.
1	0h RO	Reserved.
0	0h RW	<b>LPC Decode Enable (LDE):</b> When this bit is set to 1, then the range specified in this register is enabled for decoding to eSPI.

### 3.1.11 eSPI Generic I/O Range #4 (ESPI\_LGIR4)—Offset 90h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
	RSVD		ADDR_MASK	RSVD		ADDR		RSVD
								LDE



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:18	0h RW	<b>Address[7:2] Mask (ADDR_MASK):</b> A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size.
17:16	0h RO	Reserved.
15:2	0h RW	<b>Address[15:2] (ADDR):</b> DWord-aligned address. Note that PCH does not provide decode down to the word or byte level.
1	0h RO	Reserved.
0	0h RW	<b>LPC Decode Enable (LDE):</b> When this bit is set to 1, then the range specified in this register is enabled for decoding to eSPI.

### 3.1.12 USB Legacy Keyboard/Mouse Control (ESPI\_ULKMC)—Offset 94h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
		RSVD			SMIBYENDPS	RSVD	TRAPBY64W	TRAPBY64R
							TRAPBY60W	TRAPBY60R
							SMIATENDPS	PSTATE
							A20PASSEN	RSVD
							s64WEN	s64REN
							s60WEN	s60REN



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15	0h RW/1C/V	<b>SMI Caused by End of Pass-through (SMIBYENDPS):</b> Indicates if the event occurred. Note that even if the corresponding enable bit is not set in the Bit 7, then this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. Writing a 1 to this bit will clear the latch.
14:12	0h RO	Reserved.
11	0h RW/1C/V	<b>SMI Caused by Port 64 Write (TRAPBY64W):</b> Indicates if the event occurred. Note that even if the corresponding enable bit is not set in the Bit 3, then this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. Writing a 1 to this bit will clear the latch. Note that the A20Gate Pass-Through Logic allows specific port 64h Writes to complete without setting this bit.
10	0h RW/1C/V	<b>SMI Caused by Port 64 Read (TRAPBY64R):</b> Indicates if the event occurred. Note that even if the corresponding enable bit is not set in the Bit 2, then this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. Writing a 1 to this bit will clear the latch.
9	0h RW/1C/V	<b>SMI Caused by Port 60 Write (TRAPBY60W):</b> Indicates if the event occurred. Note that even if the corresponding enable bit is not set in the Bit 1, then this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. Writing a 1 to this bit will clear the latch. Note that the A20Gate Pass-Through Logic allows specific port 60h Writes to complete without setting this bit.
8	0h RW/1C/V	<b>SMI Caused by Port 60 Read (TRAPBY60R):</b> Indicates if the event occurred. Note that even if the corresponding enable bit is not set in the Bit 0, then this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. Writing a 1 to this bit will clear the latch.
7	0h RW	<b>SMI at End of Pass-through Enable (SMIATENDPS):</b> May need to cause SMI at the end of a pass-through. Can occur if an SMI is generated in the middle of a pass through, and needs to be serviced later.
6	0h RO/V	<b>Pass Through State (PSTATE):</b> This read-only bit indicates that the state machine is in the middle of an A20GATE pass-through sequence. If software needs to reset this bit, it should set Bit 5 0.
5	0h RW	<b>A20Gate Pass-Through Enable (A20PASSEN):</b> When enabled, allows A20GATE sequence Pass-Through function. When enabled, a specific cycle sequence involving writes to port 60h and port 64h does not result in the setting of the SMI status bits. SMI# will not be generated, even if the various enable bits are set.



Bit Range	Default and Access	Field Name (ID): Description
4	0h RO	Reserved.
3	0h RW	<b>SMI on Port 64 Writes Enable (s64WEN):</b> When set, a 1 in bit 11 will cause an SMI event.
2	0h RW	<b>SMI on Port 64 Reads Enable (s64REN):</b> When set, a 1 in bit 10 will cause an SMI event.
1	0h RW	<b>SMI on Port 60 Writes Enable (s60WEN):</b> When set, a 1 in bit 9 will cause an SMI event.
0	0h RW	<b>SMI on Port 60 Reads Enable (s60REN):</b> When set, a 1 in bit 8 will cause an SMI event.


### 3.1.13 eSPI Generic Memory Range (ESPI\_LGMR)—Offset 98h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW	<b>Memory Address[31:16] (MADDR):</b> This field specifies a 64KB memory block anywhere in the 4GB memory space that will be decoded to eSPI as standard LPC Memory Cycle if enabled.
15:1	0h RO	Reserved.
0	0h RW	<b>LPC Memory Range Decode Enable (LGMRD_EN):</b> When this bit is set to 1, then the range specified in this register is enabled for decoding to eSPI.

### 3.1.14 FWH ID Select #1 (ESPI\_FS1)—Offset D0h

This register contains the IDSEL fields the LPC Bridge uses for memory cycles going to the FWH.

#### Access Method



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 112233h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 1	0 0 0 1	0 0 1 0	0 0 1 0	0 0 1 1	0 0 1 1	
IF8	IF0	IE8	IE0	ID8	ID0	IC8	IC0	

Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	<b>F8-FF IDSEL (IF8):</b> IDSEL to use in FWH cycle for range enabled by BDE.EF8.
27:24	0h RW	<b>F0-F7 IDSEL (IF0):</b> IDSEL to use in FWH cycle for range enabled by BDE.EF0.
23:20	1h RW	<b>E8-EF IDSEL (IE8):</b> IDSEL to use in FWH cycle for range enabled by BDE.EE8.
19:16	1h RW	<b>E0-E7 IDSEL (IE0):</b> IDSEL to use in FWH cycle for range enabled by BDE.EE0.
15:12	2h RW	<b>D8-DF IDSEL (ID8):</b> IDSEL to use in FWH cycle for range enabled by BDE.ED8.
11:8	2h RW	<b>D0-D7 IDSEL (ID0):</b> IDSEL to use in FWH cycle for range enabled by BDE.ED0.
7:4	3h RW	<b>C8-CF IDSEL (IC8):</b> IDSEL to use in FWH cycle for range enabled by BDE.EC8.
3:0	3h RW	<b>C0-C7 IDSEL (IC0):</b> IDSEL to use in FWH cycle for range enabled by BDE.EC0.

### 3.1.15 FWH ID Select #2 (ESPI\_FS2)—Offset D4h

This register contains the additional IDSEL fields the LPC Bridge uses for memory cycles going to the FWH.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 4567h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 1 0 0	0 1 0 1	0 1 1 0	0 1 1 1	
		RSVD		I70	I60	I50	I40	



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:12	4h RW	<b>70-7F IDSEL (I70):</b> IDSEL to use in FWH cycle for range enabled by BDE.E70.
11:8	5h RW	<b>60-6F IDSEL (I60):</b> IDSEL to use in FWH cycle for range enabled by BDE.E60.
7:4	6h RW	<b>50-5F IDSEL (I50):</b> IDSEL to use in FWH cycle for range enabled by BDE.E50.
3:0	7h RW	<b>40-4F IDSEL (I40):</b> IDSEL to use in FWH cycle for range enabled by BDE.E40.

### 3.1.16 BIOS Decode Enable (ESPI\_BDE)—Offset D8h

Note that this register effects the BIOS decode regardless of whether the BIOS is resident on LPC or SPI. The concept of Feature Space does not apply to SPI-based flash. PCH simply decodes these ranges as memory accesses when enabled for the SPI flash interface.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** FFCFh

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0										
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 1 1 1	1 1 1 1	1 1 1 1 1 1 1 1	1 1 0 0	1 1 1 1										
RSVD				EF8	EF0	EE8	EE0	ED8	ED0	EC8	EC0	LFE	LEE	RSVD	E70	E60	E50	E40

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15	1h RO	<b>F8-FF Enable (EF8):</b> Enables decoding of 512K of the following BIOS range: Data space: FFF80000h - FFFFFFFFh Feature space: FFB80000h - FFBFFFFFFh
14	1h RW	<b>F0-F8 Enable (EF0):</b> Enables decoding of 512K of the following BIOS range: Data space: FFF00000h - FFF7FFFFh Feature space: FFB00000h - FFB7FFFFh





Bit Range	Default and Access	Field Name (ID): Description
13	1h RW	<b>E8-EF Enable (EE8):</b> Enables decoding of 512K of the following BIOS range: Data space: FFE80000h - FFEFFFFFFh Feature space: FFA80000h - FFAFFFFFFh
12	1h RW	<b>E0-E8 Enable (EE0):</b> Enables decoding of 512K of the following BIOS range: Data space: FFE00000h - FFE7FFFFh Feature Space: FFA00000h - FFA7FFFFh
11	1h RW	<b>D8-DF Enable (ED8):</b> Enables decoding of 512K of the following BIOS range: Data space: FFD80000h - FFDFFFFFFh Feature space: FF980000h - FF9FFFFFFh
10	1h RW	<b>D0-D7 Enable (ED0):</b> Enables decoding of 512K of the following BIOS range: Data space: FFD00000h - FFD7FFFFh Feature space: FF900000h - FF97FFFFh
9	1h RW	<b>C8-CF Enable (EC8):</b> Enables decoding of 512K of the following BIOS range: Data space: FFC80000h - FFCFFFFFFh Feature space: FF880000h - FF8FFFFFFh
8	1h RW	<b>C0-C7 Enable (EC0):</b> Enables decoding of 512K of the following BIOS range: Data space: FFC00000h - FFC7FFFFh Feature space: FF800000h - FF87FFFFh
7	1h RW	<b>Legacy F Segment Enable (LFE):</b> This enables the decoding of the legacy 64KB range at F0000h - FFFFFh Note that decode for the BIOS legacy F segment is enabled by the LFE bit only, it is not affected by the GEN_PMCON_1.iA64_EN bit.
6	1h RW	<b>Legacy E Segment Enable (LEE):</b> This enables the decoding of the legacy 64KB range at E0000h - EFFFFh Note that decode for the BIOS legacy E segment is enabled by the LEE bit only, it is not affected by the GEN_PMCON_1.iA64_EN bit.
5:4	0h RO	Reserved.
3	1h RW	<b>70-7F Enable (E70):</b> Enables decoding of 1MB of the following BIOS range: Data space: FF700000h - FF7FFFFFFh Feature space: FF300000h - FF3FFFFFFh



Bit Range	Default and Access	Field Name (ID): Description
2	1h RW	<b>60-6F Enable (E60):</b> Enables decoding of 1MB of the following BIOS range: Data space: FF600000h - FF6FFFFFFh Feature Space: FF200000h - FF2FFFFFFh
1	1h RW	<b>50-5F Enable (E50):</b> Enables decoding of 1MB of the following BIOS range: Data space: FF500000h - FF5FFFFFFh Feature space: FF100000h - FF1FFFFFFh
0	1h RW	<b>40-4F Enable (E40):</b> Enables decoding of 1MB of the following BIOS range: Data space: FF400000h - FF4FFFFFFh Feature space: FF000000h - FF0FFFFFFh

### 3.1.17 BIOS Control (ESPI\_BC)—Offset DCh

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 0

**Default:** 20h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
			RSVD			BWRE	BWRS	RSVD
						BWPDS	BILD	BBS
						EISS	TS	RSVD
								ESPI
								LE
								WPD

Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11	0h RW/L	<b>BIOS Write Reporting (Async-SMI) Enable (BWRE):</b> 0: Disable reporting of BIOS Write event. 1: Enable reporting of BIOS Write event (PCBC.BWRS = 1) using Async-SMI.
10	0h RW/1C/V	<b>BIOS Write Status (BWRS):</b> HW sets this bit if a memory write access is detected to a protected BIOS range. 0: Memory write to BIOS region not attempted or attempted with PCBC.WPD = 1. 1: A memory write transaction to BIOS region has been received with PCBC.WPD = 0. Note: SW must write a 1 to this bit to clear.
9	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
8	0h RW/1C/V	<b>BIOS Write Protect Disable Status (BWPDS):</b> HW sets this bit if configuration write access is detected to protected PCBC.WPD bit. 0: No attempt has been made to set PCBC.WPD with PCBC.LE = 1. 1: A configuration write request has been received to set PCBC.WPD (from 0 to 1) with PCBC.LE = 1. Note: SW must write a 1 to this bit to clear it.
7	0h RW/L	<b>BIOS Interface Lock-Down (BILD):</b> When set, prevents BC.TS and BC.BBS from being changed. This bit can only be written from 0 to 1 once. BIOS Note: This bit is not backed up in the RTC well. This bit should also be set in the BUC register in the RTC device to record the last state of this value following a cold reset.
6	0h RW/V/L	<b>Boot BIOS Strap (BBS):</b> This field determines the destination of accesses to the BIOS memory range. For the default, see the Strap section for details. 0: SPI 1: LPC/eSPI When SPI or LPC/eSPI is selected, the range that is decoded is further qualified by other configuration bits described in the respective sections. The value in this field can be overwritten by software as long as the BIOS Interface Lock-Down is not set.
5	1h RW/L	<b>Enable InSMM.STS (EISS):</b> When this bit is set, the BIOS region is not writable until SMM sets the InSMM.STS bit.br] If this bit (5) is set, then WPD must be a 1 and InSMM.STS (0xFED3_0880(0)) must be 1 also. If this bit (5) is clear, then BIOS is writable based only on WPD = 1 and the InSMM.STS is a dont care.
4	0h RO/V	<b>Top Swap (TS):</b> When set, PCH will invert either A16, A17, A18, A19, or A20 for cycles going to the BIOS space (but not the Feature space). When cleared, PCH will not invert the lines. If booting from LPC (FWH) or eSPI, then the Boot Block Size is fixed at 64KB and A16 is inverted if Top Swap is enabled. If booting from SPI, then the BOOT_BLOCK_SIZE soft strap determines if A16, A17, A18, A19, or A20 should be inverted if Top Swap is enabled. Note: If the Top-Swap strap is asserted, then this bit cannot be cleared by software. The strap jumper should be removed and the system rebooted. BIOS Note: This bit provides a read-only path to view the state of the Top Swap strap. It is backed up and driven from the RTC well. BIOS will need to program the corresponding register in the RTC well, which will be reflected in this register.
3	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RO/V	<b>eSPI Enable Pin Strap (ESPI):</b> This field determines the destination of accesses to the D31:F0 and related Fixed and Variable IO and Memory decode ranges, including BIOS memory range. 0 = LPC is the D31:F0 target. 1 = eSPI is the D31:F0 target. Note: This field cannot be overwritten by software (unlike the PCBC.BBS field).
1	0h RW/L	<b>Lock Enable (LE):</b> When set, setting the WP bit will cause SMI. When cleared, setting the WP bit will not cause SMI. Once set, this bit can only be cleared by a PLTRST#. When this bit is set, EISS - bit (5) of this register is locked down.
0	0h RW	<b>Write Protect Disable (WPD):</b> When set, access to the BIOS space is enabled for both read and write cycles to BIOS. When cleared, only read cycles are permitted to the FWH or SPI flash. When this bit is written from a 0 to a 1 and the LE bit is also set, an SMI# is generated. This ensures that only SMM code can update BIOS.

## 3.2 eSPI PCR Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

**Table 3-2. Summary of eSPI PCR Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
4000h	4003h	eSPI Slave Configuration and Link Control (SLV_CFG_REG_CTL)—Offset 4000h	0h
4004h	4007h	eSPI Slave Configuration Register Data (SLV_CFG_REG_DATA)—Offset 4004h	0h
4020h	4023h	Peripheral Channel Error for Slave 0 (PCERR_SLV0)—Offset 4020h	0h
4030h	4033h	Virtual Wire Channel Error for Channel 0 (VWERR_SLV0)—Offset 4030h	0h
4040h	4043h	Flash Access Channel Error for Slave 0 (FCERR_SLV0)—Offset 4040h	0h
4050h	4053h	Link Error for Slave 0 (LNKERR_SL0)—Offset 4050h	FF00h


### 3.2.1 eSPI Slave Configuration and Link Control (SLV\_CFG\_REG\_CTL)—Offset 4000h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/1S/V	<b>Slave Configuration Register Access Enable (SCRE):</b> Writing a 1 to this field triggers an access (SCRT) to a Slave Config Register ('Go'). Note: Hardware clears this bit to 0 (& sets the SCRS field) when the transaction has completed on the eSPI bus. In the case of a configuration/status register read, the data is valid only after this bit has been cleared by HW. Note: The SCRE is effective only if SCRS is clear.
30:28	0h RW/1C/V	<b>Slave Configuration Register Access Status (SCRS):</b> This field is set by upon the completion of a configuration register access (SCRE). Software must clear this field by writing all 1s before initiating another Slave configuration register access (SCRE). 0h: Status not valid 1h: Slave No_Response 2h: Slave Response CRC Error 3h: Slave Response Fatal Error 4h: Slave Response Non-Fatal Error 5h – 6h: Reserved 7h: No errors (transaction completed successfully)
27	0h RW/1S	<b>SB eSPI Link Configuration Lock (SBLCL):</b> When set, eSPI controller prevents writes (i.e., SET_CONFIGURATION) to any eSPI Specification defined Slave Capabilities and Configuration registers in the reserved register address range (0h – 7FFh). Access to Slave implementation specific configuration registers outside this range are not impacted by this lock bit and are always available – access protections to such registers are Slave implementation dependent. Note: This bit cannot be written to 0 once it has been set to 1. It can only be cleared by PLTRST# assertion. The lock is automatically disabled if and while the LNKERR_SLV0.SLCRR register bit is asserted (upon an eSPI link Fatal Error condition) to allow BIOS (or another SW agent) to attempt to recover the link. Note: This bit has no effect when PLTRST# is asserted. BIOS Note: BIOS must ensure that this bit is set to 1 after initial eSPI link configuration is over to prevent any further (unintentional or malicious) changes to the eSPI link configuration
26:21	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
20:19	0h RW	<b>Slave ID (SID):</b> eSPI Slave ID (CS#) to which the Slave Configuration Register Access (SCRT) is directed. 00: eSPI Slave 0 (EC/BMC) 01: eSPI Slave 1 (for Server SKU only and when a when a second eSPI Slave device is present) 10 – 2'b11: Reserved
18	0h RO	Reserved.
17:16	0h RW	<b>Slave Configuration Register Access Type (SCRT):</b> 00: Slave Configuration register read from address SCRA[11:0] (GET_CONFIG)(br) 01: Slave Configuration register write to address SCRA[11:0] (SET_CONFIG)(br) 10: Slave Status register read (GET_STATUS)(br) 11: In-Band Reset Note: Writes to Slave Configuration registers in the reserved address range (0h – 7FFh) are gated by the SBLCL bit. Note: Setting this field to 10 triggers a Get_Status command to the Slave. In this case, the SCRA field is ignored and only the lower 16-bits of the returned data (SLV_CFG_REG_DATA[15:0]) are valid. Note: Setting this field to 11 triggers an In-Band Reset command to the Slave. In this case, the SCRA field is ignored and no data is returned. This command resets the link for the targeted Slave to a default configuration. Software is responsible for reinitializing the link to optimized (higher performance) settings using these registers.
15:12	0h RO	Reserved.
11:0	0h RW	<b>Slave Configuration Register Address (SCRA)</b>


### 3.2.2 eSPI Slave Configuration Register Data (SLV\_CFG\_REG\_DATA)—Offset 4004h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Slave Configuration Register for Read and Write data (SCRD):</b> Configuration register Write data from software or read data from the Slave. For writes, this register must be programmed before the CTL register. For reads, data in this register is valid after the CTL.SCRC bit has been cleared by HW and the CTL.SCRC field indicates a successful transaction.

### 3.2.3 Peripheral Channel Error for Slave 0 (PCERR\_SLV0)—Offset 4020h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3			2			2			2			1			1			8				4				0																	
1			8			4			0			6			2																												
0			0			0			0			0			0			0				0				0																	
RSVD			SLV_HOST_RST_ACK_OVRD			PCRMTARE			PCURRE			PCURD			RSVD			PCNFEE			PCNFES			PCNFEC				RSVD				PCFEE				PCFES				PCFEC			





Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RO	Reserved.
28	0h RW	<b>SLV_HOST_RST_ACK_OVRD:</b> A 1 in this bit will cause the eSPI-MC to not wait for the Slave HOST_RESET_ACK Virtual Wire before (immediately) asserting the ResetPrepAck (Host space, GenPrep). The Host_Reset_Warn VW will be transmitted to the Slave independent of the setting for this bit.
27:26	0h RW	<b>Peripheral Channel Received Master or Target Abort Reporting Enable (PCRMTARE):</b> 00: Disable RMA or RTA Reporting 01: Reserved 10: Enable RMA or RTA Reporting as SERR 11: Enable RMA or RTA Reporting as SMI Note: SERR enable is also qualified by PCCMD.SEE (Offset 04h) when PLTRST# is deasserted. Note: SERR also sets PCSTS.SSE (Offset 06h) when PLTRST# is deasserted.
25	0h RW	<b>Peripheral Channel Unsupported Request Reporting Enable (PCURRE):</b> If set to 1 by software, it allows reporting of an Unsupported Request (UR) as a System Error (SERR). If eSPI controller decodes a Posted transaction that is not supported, it sets the PCURD bit. If PCCMD.SEE (SERR enable) is also set to 1, then eSPIMC sets the PCSTS.SSE (Signaled System Error) bit and sends a Do_SErr message. Note: If the transaction was a Non-Posted request, then the agent handles the transaction as an Advisory Non-Fatal error, and no error logging or signaling is done. The Completion with UR Completion Status serves the purpose of error reporting.
24	0h RW/1C/V	<b>Peripheral Channel Unsupported Request Detected (PCURD):</b> Set to 1 by hardware upon detecting an Unspported Request (UR) that is not considered an Advisory Non-Fatal error and PCERR.PCURRE is set. Cleared to 0 when software writes a 1 to this register.
23:15	0h RO	Reserved.
14:13	0h RW	<b>Peripheral Channel Non-Fatal Error Reporting Enable (PCNFEE):</b> 00: Disable Non-Fatal Error Reporting 01: Reserved 10: Enable Non-Fatal Error Reporting as SERR 11: Enable Non-Fatal Error Reporting as SMI Note: SERR enable is also qualified by PCCMD.SEE (Offset 04h) when PLTRST# is deasserted. Note: SERR also sets PCSTS.SSE (Offset 06h) when PLTRST# is deasserted. Note: SMI/SERR messages are not generated if the Host is in reset (PLTRST# asserted).



Bit Range	Default and Access	Field Name (ID): Description
12	0h RW/1C/V	<p><b>Peripheral Channel Non-Fatal Status (PCNFES):</b> This field is set by hardware if a Non-Fatal Error condition is detected on the Peripheral Channel. Software must clear this bit.</p> <p>0: No Non-Fatal Error detected 1: Non-Fatal Error detected (PCNFEC has a non-zero value)</p> <p>Note: Clearing this unlocks the PCNFEC field and triggers a SB Deassert_SMI message if PCNFEE is set to SMI. Note: Setting of this bit is independent of the enable to generate a SMI/SERR (PCNFEE)</p>
11:8	0h RO/V	<p><b>Peripheral Channel Non-Fatal Status (PCNFEC):</b></p> <p>0h: No error 1h: Slave Response Code: NONFATAL_ERROR 2h: Slave Response Code: Unsuccessful Completion 3h: Unexpected completion received from Slave (i.e. completion without non-posted request or completion with invalid tag or completion with invalid length) 4h: Unsupported Cycle Type (w.r.t. Command) 5h: Unsupported Message Code 6h: Unsupported Address/Length alignment (upstream only): Memory: Address + Length &gt; 64 B (aligned) [for both Posted and Non-Posted transactions] 7h: Unsupported Address/Length alignment (upstream only): Memory: 64-bit Address with Addr[63:32] = 0h [for both Posted and Non-Posted transactions] 8h – Fh: Reserved</p> <p>Note: This field is updated after a Peripheral channel transaction is completed if the PCNFES bit is not set.</p>
7	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
6:5	0h RW	<p><b>Peripheral Channel Fatal Error Reporting (PCFEE):</b>            00: Disable Fatal Error Reporting            01: Reserved            10: Enable Fatal Error Reporting as SERR (IOSF-SB Do_SErr message)            11: Enable Fatal Error Reporting as SMI (IOSF-SB Assert_SMI message)            Note: SERR enable is also qualified by PCCMD.SEE (Offset 04h) when PLTRST# is deasserted.            Note: SERR also sets PCSTS.SSE (Offset 06h) when PLTRST# is deasserted.            Note: SMI/SERR messages are not generated if the Host is in reset (PLTRST# asserted).</p>
4	0h RW/1C/V	<p><b>Peripheral Channel Fatal Error Reporting (PCFES):</b> This field is set by hardware if a Fatal Error condition is detected on the Peripheral Channel. Software must clear this bit by writing a 1 to it.            0: No Fatal Error detected            1: Fatal Error Type 2 detected (PCFEC has a non-zero value)            Note: Clearing this unlocks the PCFEC field and triggers an SB Deassert_SMI message if PCFEE is set to SMI.            Note: Setting of this bit is independent of the enable to generate a SMI/SERR (PCFEE).</p>
3:0	0h RO/V	<p><b>Peripheral Channel Fatal Error Cause (PCFEC):</b>            0h: No error            1h – 7h: Reserved            8h: Malformed Slave Response Payload: Payload length &gt; Max Payload Size (aligned) [Type 2]            9h: Malformed Slave Response Payload: Read request size &gt; Max Read Request Size (aligned) [Type 2]            Ah: Malformed Slave Response Payload: Address + Length &gt; 4KB (aligned) [Type 2]            Bh – Fh: Reserved            Note: This field is updated after a Peripheral channel transaction is completed if the PCFES bit is not set.</p>

### 3.2.4 Virtual Wire Channel Error for Channel 0 (VWERR\_SLV0)—Offset 4030h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



3	2	2	2	1	1	8	4	0															
1	8	4	0	6	2																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RSVD				RSVD				VWNFEE	VWNFES	VWNFEC	RSVD	VWFEE	VWFES	VWFEC									

Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	Reserved.
27	0h RW	<b>Master NMIOUT (Virtual Wire) to Slave Enable (VWNMIOE):</b> 0: Disable NMIOUT# reporting 1: Enable NMIOUT# reporting to Slave via eSPI Virtual Wire Note: This field is supported for server platforms only [Server SKU]. Note: This bit is locked when VWNMIEL = 1.
26	0h RW	<b>Master SMIOUT (Virtual Wire) to Slave Enable (VWSMIOE):</b> 0: Disable SMIOUT# reporting (SMI#_Sent indication from PMC is ignored) 1: Enable SMIOUT# reporting to Slave via eSPI Virtual Wire (upon receiving a SMI#_Sent indication from PMC) Note: This field is supported for server platforms only [Server SKU]. Note: This bit is locked when VWSMIEL = 1.
25:15	0h RO	Reserved.
14:13	0h RW	<b>Virtual Wire Channel Non-Fatal Error Reporting Enable (VWNFEE):</b> 00: Disable Non-Fatal Error Reporting 01: Reserved 10: Enable Non-Fatal Error Reporting as SERR (SB Do_SErr message) 11: Enable Non-Fatal Error Reporting as SMI (SB Assert_SMI message) Note: SERR enable is also qualified by PCCMD.SEE (Offset 04h) when PLTRST# is deasserted. Note: SERR also sets PCSTS.SSE (Offset 06h) when PLTRST# is deasserted. Note: SMI/SERR messages are not generated if the Host is in reset (PLTRST# asserted).



Bit Range	Default and Access	Field Name (ID): Description
12	0h RW/1C/V	<b>Virtual Wire Channel Non-Fatal Error Status (VWNFES):</b> This field is set by hardware if a Non-Fatal Error condition is detected on the Virtual Wire Channel. Software must clear this bit. 0: No Non-Fatal Error detected 1: Non-Fatal Error detected (VWNFEC has a non-zero value) Note: Clearing this unlocks the VWNFEC field and triggers an SB Deassert_SMI message if VWNFEE is set to SMI. Note: Setting of this bit is independent of the enable to generate a SMI/SERR (VWNFEE).
11:8	0h RO/V	<b>Virtual Wire Channel Non-Fatal Error Cause (VWNFEC):</b> 0h: No error 1h: Slave Response Code: NONFATAL_ERROR 2h – Dh: Reserved Eh: Slave Virtual Wire: NON_FATAL_ERROR: 0 to 1 transition (1 to 0 transition on this VW is ignored) Fh: Reserved Note: This field is updated after a Virtual Wire Channel transaction is completed if the VWNFES bit is not set.
7	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
6:5	0h RW	<b>Virtual Wire Channel Fatal Error Reporting Enable (VWFEE):</b> 00: Disable Fatal Error Reporting 01: Reserved 10: Enable Fatal Error Reporting as SERR (IOSF-SB Do_SErr message) 11: Enable Fatal Error Reporting as SMI (SB Assert_SMI message) Note: SERR enable is also qualified by PCCMD.SEE (Offset 04h) when PLTRST# is deasserted. Note: SERR also sets PCSTS.SSE (Offset 06h) when PLTRST# is deasserted. Note: SMI/SERR messages are not generated if the Host is in reset (PLTRST# asserted).
4	0h RW/1C/V	<b>Virtual Wire Channel Fatal Error Status (VWFES):</b> This field is set by hardware if a Fatal Error condition is detected on the Virtual Wire Channel. Software must clear this bit by writing all 1s to it. 0: No Fatal Error detected 1: Fatal Error Type 2 detected (VWFEC has a non-zero value) Note: Clearing this unlocks the VWFEC field and triggers an SB Deassert_SMI message if VWFEE is set to SMI. Note: Setting of this bit is independent of the enable to generate a SMI/SERR (VWFEE).
3:0	0h RO/V	<b>Virtual Wire Channel Fatal Error Cause (VWFEC):</b> 0h: No error 1h – 7h: Reserved 8h: Malformed Slave Response Payload: VW Count > Max. VW Count [Type 2] 9h – 4'hD: Reserved Eh: Slave Virtual Wire: FATAL_ERROR 0 to 1 transition (1 to 0 transition on this VW is ignored) [Type 2] Fh: Reserved Note: This field is updated after a Virtual Wire Channel transaction is completed if the VWFES bit is not set.

### 3.2.5 Flash Access Channel Error for Slave 0 (FCERR\_SLV0)—Offset 4040h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0															
1	8	4	0	6	2																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RSVD				FCNFEE	FCNFES	FCNFEC	RSVD	FCFEE	FCFES	FCFEC													



Bit Range	Default and Access	Field Name (ID): Description
31:15	0h RO	Reserved.
14:13	0h RW	<p><b>Flash Access Channel Non-Fatal Error Reporting Enable (FCNFEE):</b>            00: Disable Non-Fatal Error Reporting            01: Reserved            10: Enable Non-Fatal Error Reporting as SERR (SB Do_SErr message)            11: Enable Non-Fatal Error Reporting as SMI (SB Assert_SMI message)            Note: SERR enable is also qualified by PCCMD.SEE (Offset 04h) when PLTRST# is deasserted.            Note: SERR also sets PCSTS.SSE (Offset 06h) when PLTRST# is deasserted.            Note: SMI/SERR messages are not generated if the Host is in reset (PLTRST# asserted).</p>
12	0h RW/1C/V	<p><b>Flash Access Channel Non-Fatal Error Status (FCNFES):</b> This field is set by hardware if a Non-Fatal Error condition is detected on the Flash Access Channel. Software must clear this bit.            0: No Non-Fatal Error detected            1: Non-Fatal Error detected (FCNFEC has a non-zero value) Note: Clearing this unlocks the FCNFEC field and triggers an SB Deassert_SMI message if FCNFEE is set to SMI.            Note: Setting of this bit is independent of the enable to generate a SMI/SERR (FCNFEE).</p>
11:8	0h RO/V	<p><b>Flash Access Channel Non-Fatal Error Cause (FCNFEC):</b>            0h: No error            1h: Slave Response Code: NONFATAL_ERROR            2h: Slave Response Code: Unsuccessful Completion [for Slave-Attached Flash accesses only]            3h: Unexpected completion received from Slave (i.e. completion without non-posted request or completion with invalid tag or completion with invalid length) [for Slave- Attached Flash accesses only]            2h – 3h: Reserved            4h: Unsupported Cycle Type (w.r.t. Command) [for SPT-LP Master Attached Flash this should only be unsupported Erase Block Size]            5h: Reserved            6h: Unsupported Address (i.e., address &gt; Flash linear address range) [for Master- Attached Flash accesses only] - set to Flash Access Error            7h: Reserved            8h – Fh: Reserved            Note: This field is updated after a Flash Access Channel transaction is completed if the FCNFES bit is not set</p>
7	0h RO	Reserved.





Bit Range	Default and Access	Field Name (ID): Description
6:5	0h RW	<b>Flash Access Channel Fatal Error Reporting Enable (FCFEE):</b> 00: Disable Fatal Error Reporting 01: Reserved 10: Enable Fatal Error Reporting as SERR (SB Do_SErr message) 11: Enable Fatal Error Reporting as SMI (SB Assert_SMI message) Note: SERR enable is also qualified by PCCMD.SEE (Offset 04h) when PLTRST# is deasserted. Note: SERR also sets PCSTS.SSE (Offset 06h) when PLTRST# is deasserted. Note: SMI/SERR messages are not generated if the Host is in reset (PLTRST# asserted).
4	0h RW/1C/V	<b>Flash Access Channel Fatal Error Status (FCFES):</b> This field is set by hardware if a Fatal Error condition is detected on the Flash Access Channel. Software must clear this bit by writing a 1 to it. 0: No Fatal Error detected 1: Fatal Error Type 2 detected (FCFEC has a non-zero value) Note: Clearing this unlocks the FCFEC field and triggers an IOSF-SB Deassert_SMI message if FCFEE is set to SMI. Note: Setting of this bit is independent of the enable to generate a SMI/SERR (FCFEE).
3:0	0h RO/V	<b>Flash Access Channel Fatal Error Cause (FCFEC):</b> 0h: No error 1h – 7h: Reserved 8h: Malformed Slave Response Payload: Payload length > Max Payload Size [Type 2] 9h: Malformed Slave Response Payload: Read request size > Max Read Request Size [for Master-Attached Flash accesses only] [Type 2] Ah – Fh: Reserved Note: This field is updated after a Flash Access Channel transaction is completed if the FCFES bit is not set.

### 3.2.6 Link Error for Slave 0 (LNKERR\_SLO)—Offset 4050h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** FF00h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	1	1	1	
0	0	0	0	0	0	1	1	1	
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
SLCRR	RSVD			LFET1E	LFET1S	LFET1C	LFET1CTYP		LFET1CMD



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/1C/V	<p><b>eSPI Link and Slave Channel Recovery Required (SLCRR):</b>            HW sets this bit when it has detected a Type 1 Fatal Error condition, for any channel (LFET1C is non-zero). Setting of this bit will trigger an error handling sequence by the eSPI controller followed by the suspension of all HW initiated transactions on the eSPI link with the Slave. SW must clear this bit (by writing a 1 to it) after it has taken all necessary actions to recover the link. This indicates the eSPI controller to resume HW initiated transactions with the Slave.</p>
30:23	0h RO	Reserved.
22:21	0h RW	<p><b>Fatal Error Type 1 Reporting Enable (LFET1E):</b>            00: Disable Fatal Error Type 1 Reporting            01: Reserved            10: Enable Fatal Error Type 1 Reporting as SERR (SB Do_SErr message)            11: Enable Fatal Error Type 1 Reporting as SMI (SB Assert_SMI message)            Note: SERR enable is also qualified by PCCMD.SEE (Offset 04h) when PLTRST# is deasserted.            Note: SERR also sets PCSTS.SSE (Offset 06h) when PLTRST# is deasserted.            Note: SMI/SERR messages are not generated if the Host is in reset (PLTRST# asserted).            Note: When this error is reported, SW must also inspect and handle the SLCRR field.</p>
20	0h RW/1C/V	<p><b>Fatal Error Type 1 Reporting Status (LFET1S):</b> This field is set by hardware if a Link Fatal Error Type 1 condition is detected on the eSPI link (any transaction). Software must clear this bit by writing a 1 to it.            0: No Link Fatal Error Type 1 detected            1: Fatal Error Type 1 detected (LFET1C has a non-zero value).            Note: Clearing this unlocks the LFET1C field and triggers an SB Deassert_SMI message if LFET1E is set to SMI.            Note: Setting of this bit is independent of the enable to generate a SMI/SERR (LFET1E).</p>



Bit Range	Default and Access	Field Name (ID): Description
19:16	0h RO/V	<p><b>Link Fatal Type 1 cause (LFET1C):</b>            0h: No error            1h: Slave Response Code: NO_RESPONSE [Type 1]            2h: Slave Response Code: FATAL_ERROR [Type 1]            3h: Slave Response Code: CRC_ERROR [Type 1]            4h: Invalid Slave Response Code (w.r.t. to Command) [Type 1]            5h: Invalid Slave Cycle Type (w.r.t. to Command) [Type 1]            6h – Fh: Reserved            Note: This field is updated after a transaction (any channel) is completed if the LFET1S bit is clear.            Note: A non-zero value in this field also causes the SLCRR bit to be set.</p>
15:8	FFh RO/V	<p><b>Link Fatal Error Type 1 Cycle Type (LFET1CTYP):</b> When LFET1C is set, this field reflects the Cycle Type for the transaction that encountered the Fatal Error Type 1. If no valid Cycle Type exists w.r.t. the Command (LFET1CMD), this field is set to FFh to indicate that it should be ignored.            Note: This field is updated after a transaction (any channel) is completed if the LFET1S bit is clear.</p>
7:0	0h RO/V	<p><b>Link Fatal Error Type 1 Command (LFET1CMD):</b> When LFET1C is set, this field reflects the Command for the transaction that encountered the Fatal Error Type 1.            Note: This field is updated after a transaction (any channel) is completed if the LFET1S bit is clear.</p>

§ §



# 4 P2SB Bridge (D31:F1)

## 4.1 P2SB Configuration Registers Summary

Table 4-1. Summary of P2SB Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	PCI Identifier (PCIID)—Offset 0h	C5C58086h
4h	5h	PCI Command (PCICMD)—Offset 4h	4h
8h	8h	Revision ID (PCIRID)—Offset 8h	0h
9h	Ch	Class Code (PCICC)—Offset 9h	58000h
Eh	Eh	PCI Header Type (PCIHTYPE)—Offset Eh	0h
10h	13h	Sideband Register Access BAR (SBREG_BAR)—Offset 10h	4h
14h	17h	Sideband Register BAR High DWORD (SBREG_BARH)—Offset 14h	0h
2Ch	2Fh	PCI Subsystem Identifiers (PCIHSS)—Offset 2Ch	0h
50h	51h	VLW Bus:Device:Function (VBDF)—Offset 50h	F8h
52h	53h	ERROR Bus:Device:Function (EBDF)—Offset 52h	F8h
54h	57h	Routing Configuration (RCFG)—Offset 54h	C700h
60h	60h	High Performance Event Timer Configuration (HPTC)—Offset 60h	0h
64h	65h	IOxAPIC Configuration (IOAC)—Offset 64h	0h
6Ch	6Dh	IOxAPIC Bus:Device:Function (IBDF)—Offset 6Ch	F8h
70h	71h	HPET Bus:Device:Function (HBDF)—Offset 70h	F8h
80h	83h	Sideband Register posted 0 (SBREGPOSTED0)—Offset 80h	0h
84h	87h	Sideband Register posted 1 (SBREGPOSTED1)—Offset 84h	0h
88h	8Bh	Sideband Register posted 2 (SBREGPOSTED2)—Offset 88h	0h
8Ch	8Fh	Sideband Register posted 3 (SBREGPOSTED3)—Offset 8Ch	0h
90h	93h	Sideband Register posted 4 (SBREGPOSTED4)—Offset 90h	0h
94h	97h	Sideband Register posted 5 (SBREGPOSTED5)—Offset 94h	0h
98h	9Bh	Sideband Register posted 6 (SBREGPOSTED6)—Offset 98h	0h
9Ch	9Fh	Sideband Register posted 7 (SBREGPOSTED7)—Offset 9Ch	0h
A0h	A3h	Display Bus:Device:Function (DISPBDF)—Offset A0h	60010h
A4h	A5h	ICC Register Offsets (ICCOS)—Offset A4h	0h
B0h	B3h	Endpoint Mask 0 (EPMASK0)—Offset B0h	0h
B4h	B7h	Endpoint Mask 1 (EPMASK1)—Offset B4h	0h
B8h	BBh	Endpoint Mask 2 (EPMASK2)—Offset B8h	0h
BCh	BFh	Endpoint Mask 3 (EPMASK3)—Offset BCh	0h
C0h	C3h	Endpoint Mask 4 (EPMASK4)—Offset C0h	0h
C4h	C7h	Endpoint Mask 5 (EPMASK5)—Offset C4h	0h
C8h	CBh	Endpoint Mask 6 (EPMASK6)—Offset C8h	0h
CCh	CFh	Endpoint Mask 7 (EPMASK7)—Offset CCh	0h
D0h	D3h	SBI Address (SBIADDR)—Offset D0h	0h



**Table 4-1. Summary of P2SB Configuration Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
D4h	D7h	SBI Data (SBIDATA)—Offset D4h	0h
D8h	D9h	SBI Status (SBISTAT)—Offset D8h	0h
DAh	DBh	SBI Routing Identification (SBIRID)—Offset DAh	0h
DCh	DFh	SBI Extended Address (SBIEXTADDR)—Offset DCh	0h
E0h	E3h	P2SB Control (P2SBC)—Offset E0h	0h
E4h	E4h	Power Control Enable (PCE)—Offset E4h	1h


### 4.1.1 PCI Identifier (PCIID)—Offset 0h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** C5C58086h



Bit Range	Default and Access	Field Name (ID): Description
31:16	C5C5h RO	<b>Device Identification (DID):</b> Indicates the device identification.
15:0	8086h RO	<b>Vendor Identification (VID):</b> Indicates Intel


### 4.1.2 PCI Command (PCICMD)—Offset 4h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 1

**Default:** 4h





Bit Range	Default and Access	Field Name (ID): Description
15:11	0h RO	Reserved.
10	0h RO	<b>Interrupt Disable (INTD):</b> P2SB does not issue any interrupts on its own behalf
9	0h RO	<b>Fast Back to Back Enable (FB2BE):</b> Not applicable
8	0h RO	<b>SERR# Enable (SE):</b> P2SB does not issue SERR# on its own behalf.
7	0h RO	Reserved.
6	0h RO	<b>Parity Error Response (PER):</b> No support for parity error detection.
5	0h RO	<b>VGA Palette Snoop (VGA):</b> Not applicable.
4	0h RO	<b>Memory Write &amp; Invalidate Enable (MWIE):</b> Not applicable.
3	0h RO	<b>Special Cycle Enable (SCE):</b> Not applicable.
2	1h RO	<b>Bus Master Enable (BME):</b> Bus mastering cannot be disabled as this device acts as a proxy for non-PCI devices.
1	0h RW	<b>Memory Space Enable (MSE):</b> Will control the P2SB acceptance of PCI MMIO BARs only. Other legacy regions are unaffected by this bit.
0	0h RW	<b>I/O Space Enable (IOSE):</b> Legacy regions are unaffected by this bit.


### 4.1.3 Revision ID (PCIRID)—Offset 8h

#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Revision ID (RID):</b> Indicates stepping of the host controller. Refer to Device and Revision ID table in Vol1 for specific value.

#### 4.1.4 Class Code (PCICC)—Offset 9h

##### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 58000h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 1 0 1	1 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD		BCC		SCC		PI		

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:16	5h RO	<b>Base Class Code (BCC):</b> Indicates a memory controller device class.
15:8	80h RO	<b>Sub-Class Code (SCC):</b> Indicates an unspecified other memory controller.
7:0	0h RO	<b>Programming Interface (PI):</b> No programming interface.

#### 4.1.5 PCI Header Type (PCIHTYPE)—Offset Eh

##### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h

7	4	0
0	0 0 0 0	0 0 0 0
MFD	HTYPE	





Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	<b>Multi-Function Device (MFD):</b> Indicates that this is part of a multi-function device.
6:0	0h RO	<b>Header Type (HTYPE):</b> Indicates a generic device header.


### 4.1.6 Sideband Register Access BAR (SBREG\_BAR)—Offset 10h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 4h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RW	<b>Register Base Address (RBA):</b> Lower DWORD of the base address for the sideband register access BAR.
23:4	0h RO	: Hardwired to 0 to request a BAR of 16MB
3	0h RO	<b>Prefetchable (PREF):</b> Indicates this is not prefetchable.
2:1	2h RO	<b>Address Type (ATYPE):</b> Indicates that this can be placed anywhere in 64b space.
0	0h RO	<b>Space Type (STYPE):</b> Indicates memory space


### 4.1.7 Sideband Register BAR High DWORD (SBREG\_BARH)—Offset 14h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Register Base Address (RBAH):</b> Upper DWORD of the base address for the sideband register access BAR.


### 4.1.8 PCI Subsystem Identifiers (PCIHSS)—Offset 2Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/O	<b>Subsystem ID (SSID):</b> Written by BIOS. Not used by hardware.
15:0	0h RW/O	<b>Subsystem Vendor ID (SSVID):</b> Written by BIOS. Not used by hardware.

### 4.1.9 VLW Bus:Device:Function (VBDF)—Offset 50h

This register specifies the bus:device:function ID that will be used for its Requester ID. This field is default to Bus 0: Device 31: Function 0 after reset. BIOS shall program this field accordingly if unique bus:device:function number is required.

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 1

**Default:** F8h



15	12	8	4	0
0 0 0 0	0 0 0 0	1 1 1 1	1 0 0 0	
BUS				DEV
				FUNC

Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RW	<b>Bus Number (BUS)</b>
7:3	1Fh RW	<b>Device Number (DEV)</b>
2:0	0h RW	<b>Function Number (FUNC)</b>

### 4.1.10 ERROR Bus:Device:Function (EBDF)—Offset 52h

This register specifies the bus:device:function ID that the Error Signalling messages will use for its Requester ID. This field is default to Bus 0: Device 31: Function 0 after reset. BIOS shall program this field accordingly if unique bus:device:function number is required.

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 1

**Default:** F8h

15	12	8	4	0
0 0 0 0	0 0 0 0	1 1 1 1	1 0 0 0	
BUS				DEV
				FUNC

Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RW	<b>Bus Number (BUS)</b>
7:3	1Fh RW	<b>Device Number (DEV)</b>
2:0	0h RW	<b>Function Number (FUNC)</b>

### 4.1.11 Routing Configuration (RCFG)—Offset 54h

This register contains information used for routing transactions between primary and sideband interfaces.




**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** C700h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:8	C7h RW	<b>Reserved Page Register Destination ID (RPRID):</b> Specifies the IOSF-SB destination ID for sending Reserved Page Register cycles (e.g. Port 80h). By default this will load to the ID of the LPC or eSPI device depending on which has been strapped active in the system.
7:1	0h RO	Reserved.
0	0h RW	<b>RTC Shadow Enable (RSE):</b> When set, all IO writes to the RTC will be also sent to the PMC. This allows cases where the battery backed storage is in an external PMIC.


**4.1.12 High Performance Event Timer Configuration (HPTC)—Offset 60h**

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
7	0h RW	<b>Address Enable (AE):</b> When set, the P2SB will decode the High Performance Timer memory address range selected by bits 1:0 below.
6:2	0h RO	Reserved.
1:0	0h RW	<b>Address Select (AS):</b> This 2-bit field selects 1 of 4 possible memory address ranges for the High Performance Timer functionality. The encodings are: 00 : FED0_0000h - FED0_03FFFh 01 : FED0_1000h - FED0_13FFFh 10 : FED0_2000h - FED0_23FFFh 11 : FED0_3000h - FED0_33FFFh

### 4.1.13 IOxAPIC Configuration (IOAC)—Offset 64h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:9	0h RO	Reserved.
8	0h RW	<b>Address Enable (AE):</b> When set, the P2SB will decode the IOxAPIC memory address range selected by bits 7:0 below.
7:0	0h RW	<b>APIC Range Select (ASEL):</b> These bits define address bits 19:12 for the IOxAPIC range. The default value of 00h enables compatibility with prior products as an initial value. This value must not be changed unless the IOxAPIC Enable bit is cleared.

### 4.1.14 IOxAPIC Bus:Device:Function (IBDF)—Offset 6Ch

This register specifies the bus:device:function ID that the IOxAPIC will use in the following : As the Requester ID when initiating Interrupt Messages to the CPU As the Completer ID when responding to the reads targeting the IOxAPICs Memory-Mapped I/




O registers This field is default to Bus 0: Device 31: Function 0 after reset. BIOS shall program this field accordingly if unique bus:device:function number is required for the internal IOxAPIC.

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 1

**Default:** F8h



Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RW	<b>Bus Number (BUS)</b>
7:3	1Fh RW	<b>Device Number (DEV)</b>
2:0	0h RW	<b>Function Number (FUNC)</b>

**4.1.15 HPET Bus:Device:Function (HBDF)—Offset 70h**


This register specifies the bus:device:function ID that the HPET device will use in the following : As the Requester ID when initiating Interrupt Messages to the CPU As the Completer ID when responding to the reads targeting the corresponding HPETs Memory-Mapped I/O registers This field is default to Bus 0: Device 31: Function 0 after reset. BIOS shall program this field accordingly if unique bus:device:function number is required for the corresponding HPET.

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 1

**Default:** F8h





Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RW	<b>Bus Number (BUS)</b>
7:3	1Fh RW	<b>Device Number (DEV)</b>
2:0	0h RW	<b>Function Number (FUNC)</b>


### 4.1.16 Sideband Register posted 0 (SBREGPOSTED0)—Offset 80h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Sideband Register posted 0 (SBREGPOSTED0):</b> One hot masks for setting SBREG to posted posted for IOSF-SB endpoint IDs 31-0.

### 4.1.17 Sideband Register posted 1 (SBREGPOSTED1)—Offset 84h


**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Sideband Register posted 1 (SBREGPOSTED1):</b> One hot masks for setting SBREG to posted posted for IOSF-SB endpoint IDs 63-32.


### 4.1.18 Sideband Register posted 2 (SBREGPOSTED2)—Offset 88h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Sideband Register posted 0 (SBREGPOSTED2):</b> One hot masks for setting SBREG to posted posted for IOSF-SB endpoint IDs 95-64.

### 4.1.19 Sideband Register posted 3 (SBREGPOSTED3)—Offset 8Ch


**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Sideband Register posted 3 (SBREGPOSTED3):</b> One hot masks for setting SBREG to posted posted for IOSF-SB endpoint IDs 127-96.


#### 4.1.20 Sideband Register posted 4 (SBREGPOSTED4)—Offset 90h

##### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Sideband Register posted 4 (SBREGPOSTED4):</b> One hot masks for setting SBREG to posted posted for IOSF-SB endpoint IDs 159-128.

#### 4.1.21 Sideband Register posted 5 (SBREGPOSTED5)—Offset 94h


##### Access Method



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Sideband Register posted 5 (SBREGPOSTED5):</b> One hot masks for setting SBREG to posted posted for IOSF-SB endpoint IDs 191-160.


#### 4.1.22 Sideband Register posted 6 (SBREGPOSTED6)—Offset 98h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Sideband Register posted 6 (SBREGPOSTED6):</b> One hot masks for setting SBREG to posted posted for IOSF-SB endpoint IDs 223-192.




### 4.1.23 Sideband Register posted 7 (SBREGPOSTED7)—Offset 9Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Sideband Register posted 7 (SBREGPOSTED7):</b> One hot masks for setting SBREG to posted posted for IOSF-SB endpoint IDs 255-224.

### 4.1.24 Display Bus:Device:Function (DISPBDF)—Offset A0h


This register specifies the bus:device:function ID that the Display initiated upstream RAVDMS will use for its Requester ID. This will also be used for the claiming these Route-by-ID RAVDMS downstream.

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 60010h





Bit Range	Default and Access	Field Name (ID): Description
31:19	0h RO	Reserved.
18:16	6h RW	<b>Display Target Block (DTBLK):</b> This register contains the Target BLK field that will be used when sending RAVDM messages to the CPU Complex North Display.
15:8	0h RW	<b>Bus Number (BUS):</b> The bus number of the Display in the CPU Complex.
7:3	2h RW	<b>Device Number (DEV):</b> The bus number of the Display in the CPU Complex.
2:0	0h RW	<b>Function Number (FUNC):</b> The function number of the Display in the CPU Complex

### 4.1.25 ICC Register Offsets (ICCOS)—Offset A4h


This register contains the offsets to be used when sending RAVDMs to the Integrated Clock Controller. Each of the two spaces decoded for the ICC have a separate base address that will be used when sending those transactions on IOSF-SB to the ICC.

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RW	<b>Modulator Control Address Offset (MODBASE):</b> This specifies the upper 8b for the 16b address that will be used for sending RAVDM access that target the Modulator Control range of the ICC (FFF00h - FFFFFh).
7:0	0h RW	<b>Buffer Address Offset (BUFBASE):</b> This specifies the upper 8b for the 16b address that will be used for sending RAVDM access that target the Buffer range of the ICC (FFE00h - FFEFFh).




### 4.1.26 Endpoint Mask 0 (EPMASK0)—Offset B0h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>Endpoint Mask 0 (EPMASK0):</b> One hot masks for disabling IOSF-SB endpoint IDs 31-0.


### 4.1.27 Endpoint Mask 1 (EPMASK1)—Offset B4h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>Endpoint Mask 1 (EPMASK1):</b> One hot masks for disabling IOSF-SB endpoint IDs 63-32.

### 4.1.28 Endpoint Mask 2 (EPMASK2)—Offset B8h


**Access Method**



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>Endpoint Mask 2 (EPMASK2):</b> One hot masks for disabling IOSF-SB endpoint IDs 95-64


### 4.1.29 Endpoint Mask 3 (EPMASK3)—Offset BCh

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>Endpoint Mask 3 (EPMASK3):</b> One hot masks for disabling IOSF-SB endpoint IDs 127-96


### 4.1.30 Endpoint Mask 4 (EPMASK4)—Offset C0h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>Endpoint Mask 4 (EPMASK4):</b> One hot masks for disabling IOSF-SB endpoint IDs 128-159


### 4.1.31 Endpoint Mask 5 (EPMASK5)—Offset C4h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>Endpoint Mask 5 (EPMASK5):</b> One hot masks for disabling IOSF-SB endpoint IDs 191-160

### 4.1.32 Endpoint Mask 6 (EPMASK6)—Offset C8h


**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>Endpoint Mask 6 (EPMASK6):</b> One hot masks for disabling IOSF-SB endpoint IDs 223-192


### 4.1.33 Endpoint Mask 7 (EPMASK7)—Offset CCh

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>Endpoint Mask 7 (EPMASK7):</b> One hot masks for disabling IOSF-SB endpoint IDs 255-224


### 4.1.34 SBI Address (SBIADDR)—Offset D0h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RW	<b>Destination Port ID (DESTID):</b> The content of this register field is sent in the IOSF Sideband Message Register Access dest field.
23:20	0h RO	Reserved.
19:16	0h RW	<b>Root Space (RS):</b> Destination IOSF-SB Root Space. *Note: This register may only be written during manufacturing test. P2SB will only accept writes to this register from transactions with a SAI equal to the SBI_RS_ACCESS_SAI parameter. This should be assigned to the SAI used by the functional test module (typically TAM) that will perform this register write on IOSF-P.
15:0	0h RW	<b>Address Offset (OFFSET):</b> Register address offset. The content of this register field is sent in the IOSF Sideband Message Register Access address(15:0) field.


### 4.1.35 SBI Data (SBIDATA)—Offset D4h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Data (DATA):</b> The content of this register field is sent on the IOSF sideband Message Register Access data(31:0) field.

### 4.1.36 SBI Status (SBISTAT)—Offset D8h


#### Access Method



**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RW	<b>Opcode (OPCODE):</b> This is the Opcode sent in the IOSF sideband message.
7	0h RW	<b>Posted (POSTED):</b> When set to 1, the message will be send as a posted message instead of non-posted. This should only be used if the receiver is known to support posted operations for the specified operation.
6:3	0h RO	Reserved.
2:1	0h RO/V	<b>Response Status (RESPONSE):</b> 00 - Successful 01 - Unsuccessful / Not Supported 10 - Powered Down 11 - Multi-cast Mixed This register reflects the response status for the previously completed transaction. The value of this register is only meaningful if SBISTAT.INITRDY is zero.
0	0h RW/V/L	<b>Initiate/ Ready# (INITRDY):</b> 0: The IOSF sideband interface is ready for a new transaction 1: The IOSF sideband interface is busy with the previous transaction. A write to set this register bit to 1 will trigger an IOSF sideband message on the private IOSF sideband interface. The message will be formed based on the values programmed in the Sideband Message Interface Register Access registers. Software needs to ensure that the interface is not busy (SBISTAT.INITRDY is clear) before writing to this register.


### 4.1.37 SBI Routing Identification (SBIRID)—Offset DAh

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:12	0h RW	<b>First Byte Enable (FBE):</b> The content of this field is sent in the IOSF Sideband Register Access FBE field.
11	0h RO	Reserved.
10:8	0h RW	<b>Base Address Register (BAR):</b> The contents of this field are sent in the IOSF Sideband Register Access BAR field. This should be zero performing a Memory Mapped operation to a PCI compliant device.
7:0	0h RW	<b>Function ID (FID):</b> The contents of this field are sent in the IOSF Sideband Register access FID field. This field should generally remain at zero unless specifically required by a particular application.


### 4.1.38 SBI Extended Address (SBIEXTADDR)—Offset DCh

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Extended Address (ADDR):</b> The content of this register field is sent on the IOSF sideband Message Register Access address(48:32) field. This must be set to all 0 if 16b addressing is desired.

### 4.1.39 P2SB Control (P2SBC)—Offset E0h


**Access Method**



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h RW	<b>Hide Device (HIDE):</b> When this bit is set, the P2SB will return 1s on any PCI Configuration Read on IOSF-P. All other transactions including PCI Configuration Writes are unaffected by this. This does not affect reads performed on the IOSF-SB interface.
7:0	0h RO	Reserved.


#### 4.1.40 Power Control Enable (PCE)—Offset E4h

##### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 1

**Default:** 1h





Bit Range	Default and Access	Field Name (ID): Description
7:6	0h RO	Reserved.
5	0h RW	<b>Hardware Autonomous Enable (HAE):</b> When set, the P2SB will automatically engage power gating when it has reached its idle condition.
4:3	0h RO	Reserved.
2	0h RO	<b>D3-Hot Enable (D3HE):</b> No support for D3 Hot power gating.
1	0h RO	<b>I3 Enable (I3E):</b> No support for S0i3 power gating.
0	1h RW	<b>PMC Power Gating Enable (PMCPG_EN):</b> When set to 1, the P2SB will engage power gating if it is idle and the pmc_p2sb_sw_pg_req_b signal is asserted.

§ §



# 5 PMC Controller (D31:F2)

## 5.1 Power Management Configuration Registers Summary

The power management registers are distributed within the PCI Device 31: Function 2 space, with dedicated I/O and memory-mapped spaces. Bits not explicitly defined in each register are assumed to be reserved. Writes to reserved bits must retain their previous values. Other than a read/modify/write, software should not attempt to use the value read from a reserved bit, as it may not be consistently 1 or 0.

**Table 5-1. Summary of Power Management Configuration Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	PCI Identifier (PCIID)—Offset 0h	xxxx8086h
4h	7h	Device Status & Command (PCISTS_PCICMD)—Offset 4h	4h
8h	Bh	Class Code & Revision ID (PICCC_PCIRID)—Offset 8h	5800000h
Ch	Fh	Header Type & Master Latency Timer (PCIHTYPE_PCIMLT)—Offset Ch	800000h
10h	13h	32-bit Power Management Data Base Address Register (PM_DATA_BAR)—Offset 10h	0h
2Ch	2Fh	Subsystem Identifiers (PCISID)—Offset 2Ch	0h
40h	43h	ACPI Base Address (ABASE)—Offset 40h	1h
44h	47h	ACPI Control (ACTL)—Offset 44h	0h
48h	4Bh	PM Base Address (PWRMBASE)—Offset 48h	0h
A0h	A3h	General PM Configuration A (GEN_PMCON_A)—Offset A0h	A0000000h
A4h	A7h	General PM Configuration B (GEN_PMCON_B)—Offset A4h	4006h
A8h	ABh	BM_BREAK_EN and Cx State Configuration Register (BM_CX_CNF)—Offset A8h	200h
ACH	AFh	Extended Test Mode Register 3 (ETR3)—Offset ACh	0h


### 5.1.1 PCI Identifier (PCIID)—Offset 0h


#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** xxxx8086h





Bit Range	Default and Access	Field Name (ID): Description
31:16	-- RO/V	<b>Device Identification (DID):</b> indicates the device ID. See the Device and Version ID Table in Volume 1 for the default value.
15:0	8086h RO	<b>Vendor Identification (VID):</b> This is a 16-bit value assigned to Intel. Intel VID=8086h.


### 5.1.2 Device Status & Command (PCISTS\_PCICMD)—Offset 4h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 4h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/1C/V	<b>Detected Parity Error (DPE):</b> Set when the bridge detects a parity error on the internal backbone. This bit is reset by PLTRST# assertion.
30	0h RO	Reserved.
29	0h RW/1C/V	<b>Received Master Abort (RMA):</b> Set when the bridge receives a completion with unsupported request status from the backbone. This bit is reset by PLTRST# assertion.
28	0h RW/1C/V	<b>Received Target Abort (RTA):</b> Set when the bridge receives a completion with completer abort status from the backbone. This bit is reset by PLTRST# assertion.
27	0h RW/1C/V	<b>Signaled Target Abort (STA):</b> Set when the bridge generates a completion packet with target abort status on the backbone. This bit is reset by PLTRST# assertion.
26:25	0h RO	Reserved.
24	0h RW/1C/V	<b>Data Parity Error Detected (DPD):</b> Set when the bridge receives a completion packet from the backbone from a previous request, and detects a parity error. This bit is reset by PLTRST# assertion.
23:3	0h RO	Reserved.





Bit Range	Default and Access	Field Name (ID): Description
2	1h RW	<b>Bus Master Enable (BME):</b> Bus master Enable does not apply to messages sent out by PMC. This bit is reset by PLTRST# assertion.
1	0h RW	<b>Memory Space Enable (MSE):</b> Controls a device's response to Memory Space accesses. This bit controls whether the host to PMC MMIO BAR is enabled or not. This bit is reset by PLTRST# assertion.
0	0h RO	<b>I/O Space Enable (IOSE):</b> PMC does not define any IO BARs in the standard PCI header BAR offsets.

### 5.1.3 Class Code & Revision ID (PCICC\_PCIRID)—Offset 8h

Writing to bits 7:0 of this register controls what is reported in the all of the RID fields of the corresponding registers in the component. The value written does not get directly loaded in this register. However, the value is checked to see which value to report.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 5800000h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 1 0 1	1 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
BCC		SCC		PI		RID		

Bit Range	Default and Access	Field Name (ID): Description
31:24	5h RO	<b>Base Class Code (BCC):</b> Indicates a memory controller device class.
23:16	80h RO	<b>Sub-Class Code (SCC):</b> Indicates an unspecified 'other' memory controller.
15:8	0h RO	<b>Programming Interface (PI):</b> No programming interface.
7:0	0h RW/V	<b>Revision ID (RID):</b> Indicates stepping of the host controller. Refer to Device and Revision ID table in Volume 1 for specific value. This field is reset by PLTRST# assertion.

### 5.1.4 Header Type & Master Latency Timer (PCIHTYPE\_PCIMLT)—Offset Ch


#### Access Method



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 800000h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	1h RO	<b>Multi-Function Device (MFD):</b> Indicates that this is part of a multi-function device.
22:16	0h RO	<b>Header Type (HTYPE):</b> Indicates a generic device header.
15:0	0h RO	Reserved.


### 5.1.5 32-bit Power Management Data Base Address Register (PM\_DATA\_BAR)—Offset 10h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RW	<b>Memory BAR (MEMBAR):</b> Software programs this register with the base address of the device's memory region. This field is reset by PLTRST# assertion.
13:4	0h RO	<b>Memory Size (MEMSIZE):</b> Hardwired to 0 to indicate 16KB of memory space
3	0h RO	<b>Prefetchable (PREFETCH):</b> A device can mark a range as prefetchable if there are no side effects on reads, the device returns all bytes on reads regardless of the byte enables. Hardwired to 0 to indicate the device's memory space as notprefetchable.
2:1	0h RO	<b>Type (TYP):</b> Hardwired to 0 to indicate that Base register is 32 bits wide and mapping can be done anywhere in the 32-bit Memory Space.
0	0h RO	<b>Memory Space Indicator (MEMSPACE):</b> Hardwired to 0 to identify a Memory BAR.


### 5.1.6 Subsystem Identifiers (PCISID)—Offset 2Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/O	<b>Subsystem ID (SSID):</b> Written by BIOS. Not used by hardware. This field is reset by PLTRST# assertion.
15:0	0h RW/O	<b>Subsystem Vendor ID (SSVID):</b> Written by BIOS. Not used by hardware. This field is reset by PLTRST# assertion.

### 5.1.7 ACPI Base Address (ABASE)—Offset 40h


**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2



**Default:** 1h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RW/L	<b>Base Address (BA):</b> Provides the 256 bytes of I/O space for ACPI logic. This field is reset by PLTRST# assertion.
7:1	0h RO	Reserved.
0	1h RO	<b>Space Type (STYPE):</b> Always 1 to indicate I/O space.


### 5.1.8 ACPI Control (ACTL)—Offset 44h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h RW	<b>PWRM Enable (PWRM_EN):</b> When set, decode of the memory range pointed by PWRMBASE is enabled. This bit is reset by PLTRST# assertion.



Bit Range	Default and Access	Field Name (ID): Description
7	0h RW	<b>ACPI Enable (EN):</b> When set, decode of the I/O range pointed to by the ACPI base register is enabled and the ACPI power management function is enabled. This bit is reset by PLTRST# assertion.
6:3	0h RO	Reserved.
2:0	0h RW	<b>SCI IRQ Select (SCIS):</b> Specifies on which IRQ the SCI will internally appear. If not using the APIC, the SCI must be routed to IRQ[9-11], and that interrupt is not sharable with the SERIRQ stream, but is shareable with other PCI interrupts. If using the APIC, the SCI can also be mapped to IRQ20-23, and can be shared with other interrupts. Bits - SCI Map ----- 000 - IRQ9 001 - IRQ10 010 - IRQ11 011 - Reserved 100 - IRQ20 (only if APIC is enabled) 101 - IRQ21 (only if APIC is enabled) 110 - IRQ22 (only if APIC is enabled) 111 - IRQ23 (only if APIC is enabled) When the interrupt is mapped to APIC interrupts 9, 10 or 11, the APIC should be programmed for active-high reception. When the interrupt is mapped to APIC interrupts 20 through 23, the APIC should be programmed for active-low reception. This field is reset by PLTRST# assertion.


### 5.1.9 PM Base Address (PWRMBASE)—Offset 48h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>Base Address (BA):</b> Provides the 4K bytes of memory space for Power Management registers. This field is reset by PLTRST# assertion.
11:1	0h RO	Reserved.
0	0h RO	<b>Space Type (STYPE):</b> Always 0 to indicate memory space.

### 5.1.10 General PM Configuration A (GEN\_PMCON\_A)—Offset A0h

Usage ACPI, Legacy. Available Desktop, Mobile.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** A000000h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
1	0	1	0	0	0	0	0	0
	DC_PP_DIS	DSX_PP_DIS	AG3_PP_EN	SX_PP_EN	RSVD	DISB	RSVD	MEM_SR
					RSVD	MS4V	RSVD	RSVD
						GBL_RST_STS	ALLOW_ICLK_PLL_SD_INCO	MPHY_CRICK_GATE_OVR
							ALLOW_OPI_PLL_SD_INCO	ALLOW_SPXG_CG_INCO
						RSVD	BIOS_PCI_EXP_EN	PWRBTN_LVL
							RSVD	ALLOW_L1LOW_CO
								ALLOW_L1LOW_OPI_ON
								ALLOW_L1LOW_BCLKREQ_ON
								SMT_LOCK
								RSVD
								PER_SMT_SEL

Bit Range	Default and Access	Field Name (ID): Description
31	1h RW	: Reserved
30	0h RW	<b>DC PHY Power Disable (DC_PP_DIS):</b> This bit determines the Host software contribution to whether the LAN PHY remains powered in Sx/MOFF or Deep Sx while on battery. This bit is reset by RTCRST# assertion.
29	1h RW	<b>Deep Sx PHY Power Disable (DSX_PP_DIS):</b> This bit determines the Host software contribution to whether the LAN PHY remains powered in Deep Sx. If this bit is cleared, for the PHY to be powered in Deep Sx state, SX_PP_EN must be set to '1'. This bit is reset by RTCRST# assertion.



Bit Range	Default and Access	Field Name (ID): Description
28	0h RW	<b>After G3 PHY Power Enable (AG3_PP_EN):</b> This bit determines the Host software contribution to whether the LAN PHY is powered up after exiting G3 (to either Sx/MOFF or Deep Sx). This bit is reset by RTCRST# assertion.
27	0h RW	<b>Sx PHY Power Enable (SX_PP_EN):</b> This bit determines the Host software contribution to whether the LAN PHY remains powered in an Sx/MOFF state that was entered from S0 (rather than from G3). This bit is reset by DSW_PWROK de-assertion.
26:24	0h RO	Reserved.
23	0h RW	<b>DRAM Initialization Scratchpad Bit (DISB):</b> This bit does not effect hardware functionality in any way. It is provided as a scratchpad bit that is maintained through main power well resets and CF9h-initiated resets. BIOS is expected to set this bit prior to starting the DRAM initialization sequence and to clear this bit after completing the DRAM initialization sequence. BIOS can detect that a DRAM initialization sequence was interrupted by a reset by reading this bit during the boot sequence. If the bit is 1, then the DRAM initialization was interrupted. This bit is reset by RSMRST# assertion.
22	0h RO	Reserved.
21	0h RO/V	<b>Memory Placed in Self-Refresh (MEM_SR):</b> This bit will be set to '1' if DRAM should have remained powered and held in Self-Refresh through the last power state transition (i.e. the last time the system left S0). The scenarios where this should be the case are: <ul style="list-style-type: none"> <li>- successful S3 entry / exit</li> <li>- successful Host partition reset without power cycle</li> </ul> These scenarios both involve a handshake between the PCH and the Processor. The acknowledge from the Processor back to the PCH is assumed to imply that memory was successfully placed into Self-Refresh (the PCH has no way to verify whether that actually occurred). This bit will be cleared whenever the PCH begins a transition out of S0.
20:19	0h RO	Reserved.




Bit Range	Default and Access	Field Name (ID): Description
18	0h RW/1C/V	<p><b>Minimum SLP_S4# Assertion Width Violation Status (MS4V):</b> Hardware sets this bit when the SLP_S4# assertion width is less than the time programmed in the SLP_S4# Minimum Assertion Width field (D31.F0.A4h.5:4). The PCH begins the timer when SLP_S4# pin (including ME override logic) is asserted during S4/S5 entry, or when the RSMRST# input is deasserted during Primary well power-up.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>1) The status bit is cleared by software writing a 1 to the bit.</li> <li>2) This bit is functional regardless of the value in the "SLP_S4# Assertion Stretch Enable" and the "Disable SLP_X Stretching After SUS Power Failure" bits.</li> <li>3) This bit is reset by the assertion of the RSMRST# pin, but can be set in some cases before the default value is readable.</li> </ol>
17	0h RO	Reserved.
16	0h RW/1C/V	<p><b>Global Reset Status (GBL_RST_STS):</b> This bit is set after a global reset (not G3 or Deep Sx) occurs. See the GEN_PMC_CON_B.HOST_RST_STS bit for potential usage models. The status bit is cleared by software writing a 1 to the bit.</p>
15	0h RW	<p><b>Allow iCLK PLL Shutdown in C0 (ALLOW_ICLK_PLL_SD_INCO):</b> 0 = PMC allows iCLK PLL Shutdown only when the CPU is in a non-C0 (Cx) state. (Default) 1 = iCLK PLL can be shut down when the CPU is in C0 or Cx state assuming all other gating conditions are satisfied. This bit is reset by PLTRST# assertion.</p>
14	0h RW	<p><b>Dynamic mPHY CRI Clock Gate Override (MPHY_CRICLK_GATE_OVR):</b> 0 = Enable CRI clock gating in the modPHY. (Default) 1 = Disable CRI clock gating in the modPHY This bit is reset by PLTRST# assertion.</p>
13	0h RW	<p><b>Allow OPI PLL Shutdown in C0 (ALLOW_OPI_PLL_SD_INCO):</b> 0 = PMC allows OPI PLL Shutdown only when the CPU is in a non-C0 (Cx) state. (Default) 1 = OPI PLL can be shut down when the CPU is in C0 or Cx state assuming all other gating conditions are satisfied. Note: The signal driven by this configuration bit is connected to both OPI and USB3/PXP PLLs to support PLL shutdown when backbone clock is sourced from the USB3/PXP PLL (a backup mode). This bit is reset by PLTRST# assertion.</p>
12	0h RW	<p><b>Allow SPXB Clock Gating in C0 (ALLOW_SPXB_CG_INCO):</b> 0 = PMC allows SBXB backbone clock gating only when the CPU is in a non-C0 state (Cx). (Default) 1 = SPXB backbone clock can be gated when the CPU is in C0 or Cx state assuming all other gating conditions are satisfied. This bit is reset by PLTRST# assertion.</p>





Bit Range	Default and Access	Field Name (ID): Description
11	0h RO	Reserved.
10	0h RW	<b>BIOS PCI Express Enable (BIOS_PCI_EXP_EN):</b> This bit acts as a global enable for the SCI associated with the PCI express ports. 0 = The various PCI Express* ports and processor CANNOT cause PCI_EXP_STS bit to go active. (Default) 1 = The various PCI Express* ports and processor CAN cause PCI_EXP_STS bit to go active. This bit is reset by PLTRST# assertion.
9	0h RO/V	<b>Power Button Level (PWRBTN_LVL):</b> This read-only bit indicates the current state of the PWRBTN# signal. 1= High, 0 = Low. The value reflected in this bit is dependent upon PM_CFG1.PB_DB_MODE. The PB_DB_MODE bit's value causes the following behavior: - '0': PWRBTN_LVL is taken from the debounced PWRBTN# pin value that is seen at the output of a 16ms debouncer. - '1': PWRBTN_LVL is taken from the raw PWRBTN# pin (before the debouncer).
8	0h RO	Reserved.
7	0h RW	<b>Allow L1.LOW Entry During C0 (ALLOW_L1LOW_C0):</b> 0 = PMC only allows L1.LOW entry if the CPU is in a non-C0 state (Cx). (Default) 1 = PMC allows L1.LOW entry in C0 or Cx state. This bit is reset by PLTRST# assertion.
6	0h RW	<b>Allow L1.LOW Entry with OPI Voltage On (ALLOW_L1LOW_OPI_ON):</b> 0 = PMC only allows L1.LOW entry if the OPI voltage is off. (Default) 1 = PMC allows L1.LOW entry regardless of whether the OPI voltage is on/off. This bit is reset by PLTRST# assertion.
5	0h RW	<b>Allow L1.LOW Entry with CPU BCLK REQ Asserted (ALLOW_L1LOW_BCLKREQ_ON):</b> 0 = PMC only allows L1.LOW entry if the CPU's BCLK request is de-asserted.(Default) 1 = PMC allows L1.LOW entry regardless of whether the CPU's BCLK request is asserted/de-asserted. This bit is reset by PLTRST# assertion.



Bit Range	Default and Access	Field Name (ID): Description
4	0h RW/L	<b>SMI Lock (SMI_LOCK):</b> When this bit is set, writes to the GLB_SMI_EN bit will have no effect. Once the SMI_LOCK bit is set, writes of '0' to SMI_LOCK bit will have no effect (i.e. once set, this bit can only be cleared by PLTRST# assertion).
3:2	0h RO	Reserved.
1:0	0h RW	<b>Period SMI Select (PER_SMI_SEL):</b> Software sets these bits to control the rate at which the periodic SMI# is generated: 00 = 64 seconds (Default), 01 = 32 seconds, 10 = 16 seconds, 11 = 8 seconds Tolerance for the timer is +/- 1 second. This field is reset by PLTRST# assertion.

### 5.1.11 General PM Configuration B (GEN\_PMCON\_B)—Offset A4h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 4006h

3	2	2	2	1	1	8	4	0											
1	8	4	0	6	2														
0	0	0	0	0	0	0	0	0											
		RSVD		SLPSX_STR_POL_LOCK	ACPI_BASE_LOCK	PM_DATA_BAR_DIS	PME_B0_S5_DIS	SUS_PWR_FLR	WOL_EN_OVRD	DIS_SLP_X_STRCH_SUS_UP	SLP_S3_MIN_ASST_WDTH	HOST_RST_STS	RSVD	SWSMI_RATESEL	S4MAW	S4ASE	RTC_PWR_STS	PWR_FLR	AG3E



Bit Range	Default and Access	Field Name (ID): Description																									
31:19	0h RO	Reserved.																									
18	0h RW/L	<p><b>SLP_Sx# Stretching Policy Lock-Down (SLPSX_STR_POL_LOCK):</b> When set to 1, this bit locks down the following fields: (Those bits become read-only.)</p> <ul style="list-style-type: none"> <li>- GEN_PMCON_3.DIS_SLP_X_STRCH_SUSPF</li> <li>- GEN_PMCON_3.SLP_S3_MIN_ASST_WDTH</li> <li>- GEN_PMCON_3.S4MAW</li> <li>- GEN_PMCON_3.S4ASE</li> <li>- PM_CFG.SLP_A_MIN_ASST_WDTH</li> <li>- PM_CFG.SLP_LAN_MIN_ASST_WDTH</li> <li>- PM_CFG.PWR_CYC_DUR</li> </ul> <p>Writes of '0' to this bit are always ignored. This bit becomes locked when a value of '1' is written to it. Once locked, the only way to clear this bit is to perform a platform reset (PLTRST# assertion).</p>																									
17	0h RW/L	<p><b>ACPI Base Lock (ACPI_BASE_LOCK):</b> When set to 1, this bit locks down the ACPI Base Address Register (ABASE) at offset 40h. The Base Address Field becomes read-only.</p> <p>Writes of '0' to this bit are always ignored. This bit becomes locked when a value of '1' is written to it. Once locked, the only way to clear this bit is to perform a platform reset (PLTRST# assertion).</p>																									
16	0h RW/L	<p><b>Power Management Data BAR Disable (PM_DATA_BAR_DIS):</b> When set to 1, this bit disables all accesses to the MMIO range pointed to by PM_DATA_BAR. This does not affect the BAR value itself, which can still be changed after this bit is set. But once the bit is set to '1', the PMC will drop writes to the data region pointed to by PM_DATA_BAR. And reads will return 0.</p> <p>Writes of '0' to this bit are always ignored. This bit becomes locked when a value of '1' is written to it. Once locked, the only way to clear this bit is to perform a platform reset (PLTRST# assertion).</p>																									
15	0h RW	<p><b>PME B0 S5 Disable (PME_B0_S5_DIS):</b> When set to '1', this bit blocks wake events from PME_B0_STS in S5, regardless of the state of PME_B0_EN. When cleared (default), wake events from PME_B0_STS are allowed in S5 if PME_B0_EN = '1'.</p> <p>Wakes from power states other than S5 are not affected by this policy bit.</p> <p>The net effect of setting PME_B0_S5_DIS = '1' is described by the truth table below:</p> <p>Y = Wake; N = Don't wake; B0 = PME_B0_EN; OV = WOL Enable Override</p> <table style="border-collapse: collapse; margin-left: 20px;"> <tr> <td style="padding-right: 10px;">B0/OV</td> <td style="padding-right: 10px;"> </td> <td style="padding-right: 10px;">S3/S4</td> <td style="padding-right: 10px;"> </td> <td style="padding-right: 10px;">S5</td> </tr> <tr> <td>00</td> <td> </td> <td>N</td> <td> </td> <td>N</td> </tr> <tr> <td>01</td> <td> </td> <td>N</td> <td> </td> <td>Y (LAN only)</td> </tr> <tr> <td>11</td> <td> </td> <td>Y (all PME B0 sources)</td> <td> </td> <td>Y (LAN only)</td> </tr> <tr> <td>10</td> <td> </td> <td>Y (all PME B0 sources)</td> <td> </td> <td>N</td> </tr> </table> <p>This bit is cleared by the RTCRST# assertion.</p>	B0/OV		S3/S4		S5	00		N		N	01		N		Y (LAN only)	11		Y (all PME B0 sources)		Y (LAN only)	10		Y (all PME B0 sources)		N
B0/OV		S3/S4		S5																							
00		N		N																							
01		N		Y (LAN only)																							
11		Y (all PME B0 sources)		Y (LAN only)																							
10		Y (all PME B0 sources)		N																							



Bit Range	Default and Access	Field Name (ID): Description
14	1h RW/1C	<p><b>SUS Well Power Failure (SUS_PWR_FLR):</b> This bit is set to '1' whenever Primary well power is lost, as indicated by RSMRST# assertion.</p> <p>Software writes a 1 to this bit to clear it. This bit is in the Primary well, and defaults to '1' based on RSMRST# assertion (not cleared by any type of reset).</p>
13	0h RW	<p><b>WOL Enable Override (WOL_EN_OVRD):</b> 0 = WoL polices are determined by OS-visible bits. 1 = WoL is enabled enabled to wake the system from S5 regardless of the value in the PME_B0_EN bit in the GPE0_EN register. This allows the system BIOS to enable WoL regardless of the policies selected through the OS.</p> <p>This bit is maintained in the RTC power well, therefore permitting WOL following a surprise power failure even in cases in which the system may have been running in S0 without the PME Enables set. (Note that the LAN NVRAM configuration must support WOL after SUS power loss.)</p> <p>This bit has no effect on wakes from S1, S3, or S4. This bit is cleared by the RTCRST# assertion.</p>
12	0h RW/L	<p><b>Disable SLP_X Stretching After SUS Well Power Up (DIS_SLP_X_STRCH_SUS_UP):</b> 0 = SLP_* stretching will be performed after SUS power failure as enabled in various other fields. SLP_* stretch timers start on SUS well power up (the PCH has no ability to count stretch time while the SUS well is powered down). 1 = All SLP_* pin stretching is disabled when powering up after a SUS well power loss.</p> <p>Note: This policy bit has a different effect on SLP_SUS# stretching than on the other SLP_* pins, since SLP_SUS# is the control signal for one of the scenarios where SUS well power is lost (Deep Sx). The effect of setting this bit to '1' on:</p> <ul style="list-style-type: none"> <li>- SLP_S3#, SLP_S4#, SLP_A# and SLP_LAN# stretching: disabled after any SUS power loss</li> <li>- SLP_SUS# stretching: disabled after G3, but no impact on Deep Sx</li> </ul> <p>This field is not writable when the SLP_Sx# Stretching Policy Lock-Down bit is set. This bit is cleared by the RTCRST# assertion.</p>



Bit Range	Default and Access	Field Name (ID): Description
11:10	0h RW/L	<p><b>SLP_S3# Minimum Assertion Width (SLP_S3_MIN_ASST_WDTH):</b> This 2-bit value indicates the minimum assertion width of the SLP_S3# signal to guarantee that the Main power supplies have been fully power-cycled. This value may be modified per platform depending on power supply capacitance, board capacitance, power failure detection circuits, etc.</p> <p>Settings are:            00: 60 usec            01: 1 ms            10: 50 ms            11: 2 sec</p> <p>This field is not writable when the SLP_Sx# Stretching Policy Lock-Down bit is set.            This bit is cleared by the RSMRST# pin.</p>
9	0h RW/1C/V	<p><b>Host Reset Status (HOST_RST_STS):</b> This bit is set by hardware when a host partition reset (not a global reset, Deep Sx, or G3) occurs.</p> <p>This bit is an optional tool to help BIOS determine when a host partition reset might have collided with a wake from a valid sleep state. A possible usage model would be to consult and then write a '1' to clear this bit during the boot flow before determining what action to take based on reading PM1_STS.WAK_STS = '1'. If HOST_RST_STS = '1' and/or GEN_PMCON_A.GBL_RST_STS = '1', the cold reset boot path could be followed rather than the resume path, regardless of the setting of WAK_STS.</p> <p>This bit does not affect PCH operation in any way, and can therefore be left set if BIOS chooses not to use it.</p>
8	0h RO	Reserved.
7:6	0h RW	<p><b>SWSMI Rate Select (SWSMI_RATESEL):</b> This 2-bit value indicates when the SWSMI timer will time out. Valid values are:            00 [=] 1.5ms +/- 0.6ms            01 [=] 16ms +/- 4ms            10 [=] 32ms +/- 4ms            11 [=] 64ms +/- 4ms</p> <p>These bits are not cleared by any type of reset except RTCRST# assertion.</p>



Bit Range	Default and Access	Field Name (ID): Description
5:4	0h RW/L	<p><b>SLP_S4# Minimum Assertion Width (S4MAW):</b> This 2-bit value indicates the minimum assertion width of the SLP_S4# signal to guarantee that the DRAMs have been safely power-cycled. This value may be modified per platform depending on DRAM types, power supply capacitance, etc. Valid values are:                      11: 1 second                      10: 2 seconds                      01: 3 seconds                      00: 4 seconds</p> <p>This value is used in two ways:</p> <ol style="list-style-type: none"> <li>1. If the SLP_S4# assertion width is ever shorter than this time, a status bit (D31.F0.A2h.2) is set for BIOS to read when S0 is entered</li> <li>2. If enabled by bit 3 in this register, the hardware will prevent the SLP_S4# signal from deasserting within this minimum time period after asserting.</li> </ol> <p>Note that the logic that measures this time is in the Primary well. Therefore, when leaving a G3 or Deep Sx state, the minimum time is measured from the deassertion of the internal Primary well reset (unless the "Disable_SLP_X Stretching After SUS Power Failure" bit is set).</p> <p>This field is not writable when the SLP_Sx# Stretching Policy Lock-Down bit is set.</p> <p>RTCRST# forces this field to the conservative default state (00b).</p>
3	0h RW/L	<p><b>SLP_S4# Assertion Stretch Enable (S4ASE):</b> 0 = The minimum assertion time for SLP_S4# is the same as the timing defined in the Platform Design Guide, Power Sequencing Specification Chapter.                      1 = The SLP_S4# pin (which includes the ME override logic) will minimally assert for the time specified in bits 5:4 of this register. This bit is not writable when the SLP_Sx# Stretching Policy Lock-Down bit is set.</p> <p>This bit is cleared by RTCRST# assertion.</p>



Bit Range	Default and Access	Field Name (ID): Description
2	1h RW	<b>RTC Power Status (RTC_PWR_STS):</b> Intel PCH will set this bit to '1' when RTCRST# indicates a weak or missing battery. The bit will remain set until the software clears it by writing a '0' back to this bit position. This bit is not cleared by any type of reset.
1	1h RW/1C	<b>Power Failure (PWR_FLR):</b> This bit is in the DSW well and defaults to '1' based on DSW_PWROK assertion (not cleared by any type of reset). 0 = Indicates that the trickle current has not failed since the last time the bit was cleared. 1 = Indicates that the trickle current (from the main battery or trickle supply) was removed or failed. Software writes a '1' to this bit to clear it.
0	0h RW	<b>AFTERG3_EN (AG3E):</b> Determines what state to go to when power is reapplied after a power failure (G3 state). 0 = System will return to an S0 state (boot) after power is re-applied. 1 = System will return to the S5 state (except if it was in S4, in which case it will return to S4-like state). In the S5 state, the only enabled wake-up event is the Power Button or any enabled wake event that was preserved through the power failure. This bit is in the RTC well and is only cleared by RTCRST# assertion.

### 5.1.12 BM\_BREAK\_EN and Cx State Configuration Register (BM\_CX\_CNF)—Offset A8h

Usage ACPI, Legacy. Power well Primary. Available: Desktop and Mobile. This register is used to enable BM break events and C-state related modes. Note that these C-state settings have no effect if the C-states are not entered

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 200h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
STORAGE_BREAK_EN	PCIE_BREAK_EN	RSVD	HDA_BREAK_EN	RSVD	XHCI_BREAK_EN	SATA3_BREAK_EN	RSVD	BM_STS_ZERO_EN



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>Storage Break Enable (STORAGE_BREAK_EN):</b> When this bit is a 1, Serial ATA traffic will cause BM_STS to be set, even if the BM_STS_ZERO_EN bit is set. This bit is reset by PLTRST# assertion.
30	0h RW	<b>PCI Express Break Enable (PCIE_BREAK_EN):</b> When this bit is a 1, PCI Express traffic will cause BM_STS to be set, even if the BM_STS_ZERO_EN bit is set. This bit is reset by PLTRST# assertion.
29:25	0h RO	Reserved.
24	0h RW	<b>HD Audio Break Enable (HDA_BREAK_EN):</b> When this bit is a 1, HD Audio traffic will cause BM_STS to be set, even if the BM_STS_ZERO_EN bit is set. This bit is reset by PLTRST# assertion.
23:18	0h RO	Reserved.
17	0h RW	<b>XHCI Break Enable (XHCI_BREAK_EN):</b> When this bit is a 1, XHCI traffic will cause BM_STS to be set, even if the BM_STS_ZERO_EN bit is set. This bit is reset by PLTRST# assertion.
16	0h RW	<b>SATA3 Break Enable (SATA3_BREAK_EN):</b> When this bit is a 1, SATA3 traffic will cause BM_STS to be set, even if the BM_STS_ZERO_EN bit is set. This bit is reset by PLTRST# assertion.
15:11	0h RO	Reserved.
10	0h RW	<b>Bus Master Status Zero Enable (BM_STS_ZERO_EN):</b> When this bit is a 1, PCH will not set the BM_STS if there is bus master activity from PCI, PCI Express and internal bus masters. Note: If the BM_STS bit is already set when the BM_STS_ZERO_EN bit is set, the BM_STS bit will remain set. Software will still need to clear the BM_STS bit. Note: BM_STS_ZERO_EN does not apply to PHOLD (LPC DMA or LPC bus master activity). A separate policy bit (PHOLD_BM_STS_BLOCK) determines whether PHOLD will set BM_STS. This bit is reset by PLTRST# assertion.
9	1h RW	: Reserved
8:0	0h RO	Reserved.

### 5.1.13 Extended Test Mode Register 3 (ETR3)—Offset ACh

This register resides in the primary well. All bits except bit[23:16] are reset by host\_deep\_rst\_b. Bit[23:16] are reset by pri\_pwrgood\_rst\_b only.

#### Access Method





**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
CF9LOCK	RSVD	PB_DIS_LOCK	RSVD	CF9GR	RSVD			

Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/V/L	<b>CF9h Lockdown (CF9LOCK):</b> 0 = CF9h Global Reset bit R/W. 1 = CF9h Global Reset bit RO. When set, this bit becomes RO and is reset by a CF9h reset or RSMRST# assertion (other reset types are not applicable). In manufacturing/debug environments this bit should be left as default '0'. In all other environments, BIOS must program this bit to '1'.
30:25	0h RO	Reserved.
24	0h RW/L	<b>Power Button Disable Lock (PB_DIS_LOCK):</b> Once set, this bit cannot be changed until the next global reset. When this bit is set to 1, the PM_CFG*.PB_DIS bit can no longer be changed.
23:21	0h RO	Reserved.
20	0h RW/L	<b>CF9h Global Reset (CF9GR):</b> 0 = A CF9h write of 6h or Eh will only reset the Host partition. 1 = A CF9h write of 6h or Eh will cause a Global Reset of both the Host and the ME partitions. It is recommended that BIOS should set this bit early on in the boot sequence, and then clear it and set the CF9LOCK bit prior to loading the OS in both an ME Enabled and a ME Disabled system. This register is locked by the CF9 Lockdown (CF9LOCK) bit. This register is not reset by a CF9h reset. It is reset by RSMRST# assertion.
19:0	0h RO	Reserved.

## 5.2 PMC I/O Based Registers Summary

The below table shows registers associated with ACPI and Legacy power management support. These register locations are all offsets from ACPI base address defined in PCI Device 31: Function 2 (ABASE), and can be moved to any 256-byte aligned I/O location. In order to access these registers, the ACPI Enable bit in ACPI Control Register (B0:D31:F2 offset 44h) must be set. The registers are defined to support the ACPI 4.0a



specification and generally use the same bit names.  
 Note: All reserved bits and registers will always return 0 when read and will have no effect when written.

**Table 5-2. Summary of PMC I/O Based Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Power Management 1 Enables and Status (PM1_EN_STS)—Offset 0h	0h
4h	7h	Power Management 1 Control (PM1_CNT)—Offset 4h	0h
8h	Bh	Power Management 1 Timer (PM1_TMR)—Offset 8h	0h
30h	33h	SMI Control and Enable (SMI_EN)—Offset 30h	2h
34h	37h	SMI Status Register (SMI_STS)—Offset 34h	0h
40h	43h	General Purpose Event Control (GPE_CTRL)—Offset 40h	0h
44h	47h	Device Activity Status Register (DEVACT_STS)—Offset 44h	0h
50h	53h	PM2a Control Block (PM2A_CNT_BLK)—Offset 50h	0h
54h	57h	Over-Clocking WDT Control (OC_WDT_CTL)—Offset 54h	2000h
80h	83h	General Purpose Event 0 Status [31:0] (GPE0_STS_31_0)—Offset 80h	0h
84h	87h	General Purpose Event 0 Status [63:32] (GPE0_STS_63_32)—Offset 84h	0h
88h	8Bh	General Purpose Event 0 Status [95:64] (GPE0_STS_95_64)—Offset 88h	0h
8Ch	8Fh	General Purpose Event 0 Status [127:96] (GPE0_STS[127:96])—Offset 8Ch	0h
90h	93h	General Purpose Event 0 Enable [31:0] (GPE0_EN_31_0)—Offset 90h	0h
94h	97h	General Purpose Event 0 Enable [63:32] (GPE0_EN_63_32)—Offset 94h	0h
98h	9Bh	General Purpose Event 0 Enable [95:64] (GPE0_EN_95_64)—Offset 98h	0h
9Ch	9Fh	General Purpose Event 0 Enable [127:96] (GPE0_EN[127:96])—Offset 9Ch	0h

### 5.2.1 Power Management 1 Enables and Status (PM1\_EN\_STS)—Offset 0h

#### Access Method

**Type:** IO Register  
 (Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD	RSVD	RTC_EN	RSVD	PWRBTN_EN	RSVD	GBL_EN	RSVD	RSVD
PCIEXP_WAKE_DIS					TMROF_EN			
					WAK_STS			
					PCIEXP_WAKE_STS			
					RSVD			
					PWRBTNOR_STS			
					RTC_STS			
					RSVD			
					PWRBTN_STS			
					RSVD			
					GBL_STS			
					BM_STS			
					RSVD			
					TMROF_STS			




Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	Reserved.
30	0h RW	<b>PCI Express Wake Disable (PCIEXP_WAKE_DIS):</b> This bit disables the inputs to the PCIEXP_WAKE_STS bit in the PM1 Status register from waking the system. Modification of this bit has no impact on the value of the PCIEXP_WAKE_STS bit. This bit is reset by DSW_PWROK de-assertion.
29:27	0h RO	Reserved.
26	0h RW/V	<b>RTC Alarm Enable (RTC_EN):</b> This is the RTC alarm enable bit. It works in conjunction with the SCI_EN bit: RTC_EN SCI_EN Effect when RTC_STS is set 0 X No SMI# or SCI. If system was in S3-S5, no wake even occurs. 1 0 SMI#. If system was in S3-S5, then a wake event occurs before the SMI#. 1 1 SCI. If system was in S3-S5, then a wake event occurs before the SCI. Note: This bit is in the RTC well and is reset by RTCRST# assertion, to allow an RTC event to wake after a power failure.
25	0h RO	Reserved.
24	0h RW/V	<b>Power Button Enable (PWRBTN_EN):</b> This bit is the power button enable. It works in conjunction with the SCI_EN bit: PWRBTN_EN SCI_EN Effect when PWRBTN_STS is set 0 X No SMI# or SCI. 1 0 SMI#. 1 1 SCI. NOTE: PWRBTN_EN has no effect on the PWRBTN_STS bit being set by the assertion of the power button. The Power Button is always enabled as a Wake event.
23:22	0h RO	Reserved.
21	0h RW	<b>Global Enable (GBL_EN):</b> Global enable bit. When both the GBL_EN and the GBL_STS are set, PCH generates an SCI. This bit is reset by PLTRST# assertion.
20:17	0h RO	Reserved.
16	0h RW	<b>Timer Overflow Interrupt Enable (TMROF_EN):</b> This is the timer overflow interrupt enable bit. It works in conjunction with the SCI_EN bit: TMROF_EN SCI_EN Effect when TMROF_STS is set 0 X No SMI# or SCI. 1 0 SMI#. 1 1 SCI. This bit is reset by PLTRST# assertion.



Bit Range	Default and Access	Field Name (ID): Description
15	0h RW/1C/V	<p><b>Wake Status (WAK_STS):</b> This bit is set when the system is in one of the Sleep states (via the SLP_EN bit) and an enabled Intel PCH Wake event occurs. Upon setting this bit, the Intel PCH will transition the system to the ON state. This bit can only be set by hardware and can only be cleared by writing a one to this bit position. This bit is not affected by hard resets caused by a CF9 write, but is reset by RSMRST#.</p> <p>If a power failure occurs (such as removed batteries) without the SLP_EN bit set, the WAK_STS bit will not be set when the power returns if the AFTER_G3 bit is 0. If the AFTER_G3 bit is 1, then the WAK_STS bit will be set after waking from a power failure. If necessary, the BIOS can clear the WAK_STS bit in this case.</p>
14	0h RW/1C/V	<p><b>PCI Express Wake Status (PCIEXP_WAKE_STS):</b> This bit is set by hardware to indicate that the system woke due to a PCI Express wakeup event. This event can be caused by the PCI Express WAKE# pin being active, or one or more of the PCI Express ports being in beacon state, or receipt of a PCI Express PME message at root port. This bit should only be set when one of these events causes the system to transition from a non-S0 system power state to the S0 system power state. This bit is set independent of the PCIEXP_WAKE_DIS bit.</p> <p>Software writes a 1 to clear this bit. If WAKE# pin is still active during the write or one or more PCI Express ports is in the beacon state or PME message received indication is not cleared in the root port, then the bit will remain active (i.e. all inputs to this bit are level sensitive)</p> <p>Note: This bit does not itself cause a wake event or prevent entry to a sleeping state. Thus if the bit is 1 and the system is put into a sleeping state, the system will not automatically wake.</p>
13:12	0h RO	Reserved.
11	0h RW/1C/V	<p><b>Power Button Override (PWRBTNOR_STS):</b> This bit is set any time a Power Button Override Event occurs (i.e. the power button is pressed for at least 4 consecutive seconds), the corresponding bit is received in the SMBus slave message, the ME-Initiated Power Button Override bit is set, the ME-Initiated Host Reset with Power Down is set, or due to an internal thermal sensor catastrophic condition. These events cause an unconditional transition to the S5 state. The BIOS or SCI handler clears this bit by writing a 1 to it. This bit is not affected by hard resets via CF9h writes, and is not reset by RSMRST#. Thus, this bit is on RTC well and is preserved through power failures (reset by RTCRST#). Note that this bit is still asserted when the global SCI_EN is set to '1' then an SCI will be generated.</p>



Bit Range	Default and Access	Field Name (ID): Description
10	0h RW/1C/V	<p><b>RTC Status (RTC_STS):</b> This bit is set when the RTC generates an alarm (assertion of the IRQ8# signal), and is not affected by any other enable bit. See RTC_EN for the effect when RTC_STS goes active. This bit is only set by hardware and can only be reset by writing a one to this bit position. This bit is not affected by hard resets caused by a CF9 write, but is reset by DSW_PWROK de-assertion.</p>
9	0h RO	Reserved.
8	0h RW/1C/V	<p><b>Power Button Status (PWRBTN_STS):</b> This bit is set when the PWRBTN# signal is asserted (low), independent of any other enable bit. See PWRBTN_EN for the effect when PWRBTN_STS goes active. PWRBTN_STS is always a wake event. This bit is only set by hardware and can be cleared by software writing a one to this bit position. This bit is not affected by hard resets caused by a CF9 write, but is reset by DSW_PWROK de-assertion.</p> <p>If the PWRBTN# signal is held low for more than 4 seconds, the Intel PCH clears the PWRBTN_STS bit, sets the PWRBTNOR_STS bit, the system transitions to the S5 state, and only PWRBTN# is enabled as a wake event.</p> <p>If PWRBTN_STS bit is cleared by software while the PWRBTN# pin is still held low, this will not cause the PWRBTN_STS bit to be set. The PWRBTN# signal must go inactive and active again to set the PWRBTN_STS bit.</p> <p>Note that the SMBus Unconditional Powerdown message, the CPU Thermal Trip and the Internal Thermal Sensors' Catastrophic Condition result in behavior matching the Powerbutton Override, which includes clearing this bit.</p>
7:6	0h RO	Reserved.
5	0h RW/1C/V	<p><b>GBL Status (GBL_STS):</b> This bit is set when an SCI is generated due to the BIOS wanting the attention of the SCI handler. BIOS has a corresponding bit, BIOS_RLS, which will cause an SCI and set this bit. The SCI handler should then clear this bit by writing a 1 to it. This bit will not cause wake events or SMI#. This bit is not effected by SCI_EN.</p> <p>Note: GBL_STS being set will cause an SCI, even if the SCI_EN bit is not set. Software must take great care not to set the BIOS_RLS bit (which causes GBL_STS to be set) if the SCI handler is not in place.</p> <p>This bit is reset by PLTRST# assertion.</p>



Bit Range	Default and Access	Field Name (ID): Description
4	0h RW/1C/V	<b>Bus Master Status (BM_STS):</b> This bit is set to 1 by the Intel PCH when a PCH-visible bus master requests access to memory or the BM_BUSY# signal is active. This bit is cleared by the Processor writing a 1 to this bit position. This bit will not cause a wake event, SCI, or SMI. This bit is reset by PLTRST# assertion.
3:1	0h RO	Reserved.
0	0h RW/1C/V	<b>Timer Overflow Status (TMROF_STS):</b> This is the timer overflow status bit. This bit gets set anytime bit 22 of the 24 bit timer goes low (bits are counted from 0 to 23). This will occur every 2.3435 seconds. See TMROF_EN for the effect when TMROF_STS goes active. Software clears this bit by writing a 1 to it. This bit is reset by PLTRST# assertion.

### 5.2.2 Power Management 1 Control (PM1\_CNT)—Offset 4h

Lockable: No Usage: ACPI or Legacy Power Well: Bits 0-9, 13-31: Primary, Bits 10-12: RTC Available: Desktop, Mobile

#### Access Method

**Type:** IO Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
					SLP_EN	SLP_TYP		
							RSVD	
								GBL_RLS
								SCI_EN



Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RO	Reserved.
13	0h WO	<b>Sleep Enable (SLP_EN):</b> This is a write-only bit and reads to it always return a zero. Setting this bit causes the system to sequence into the Sleep state defined by the SLP_TYP field. This bit is reset by PLTRST# assertion.
12:10	0h RW	<b>Sleep Type (SLP_TYP):</b> This 3-bit field defines the type of Sleep the system should enter when the SLP_EN bit is set to 1. Bits    Mode            Typical Mapping 000    ON                    S0 001    Reserved 010    Reserved 011    Reserved 100    Reserved 101    Suspend-To-RAM    S3 110    Suspend-To-Disk    S4 111    Soft Off             S5 These bits are reset by RTCRST# only.
9:3	0h RO	Reserved.
2	0h WO	<b>Global Release (GBL_RLS):</b> This bit always reads as 0. ACPI software writes a '1' to this bit to raise an event to the BIOS. BIOS software has corresponding enable and status bits to control its ability to receive ACPI events.
1	0h RW	<b>Scratchpad</b>
0	0h RW	<b>SCI Enable (SCI_EN):</b> Selects the SCI interrupt or the SMI# for various events. 0 = These events will generate an SMI#. 1 = These events will generate an SCI. This bit is reset by PLTRST# assertion.

### 5.2.3 Power Management 1 Timer (PM1\_TMR)—Offset 8h

Lockable: No Usage: ACPI Power Well: Primary Available: Desktop, Mobile

#### Access Method

**Type:** IO Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD				TMR_VAL				

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:0	0h RO/V	<b>Timer Value (TMR_VAL):</b> This read-only field returns the running count of the PM timer. This counter runs off a 3.579545 MHz clock (derived from 14.31818 MHz divided by 4). It is reset (to 0) during a PCI reset, and then continues counting as long as the system is in the S0 state. Anytime bit 22 of the timer goes HIGH to LOW (bits referenced from 0 to 23), the TMROF_STS bit is set. The High-to-Low transition will occur every 2.3435 seconds. Writes to this register have no effect.

### 5.2.4 SMI Control and Enable (SMI\_EN)—Offset 30h

Lockable: No  
 Usage: ACPI or Legacy  
 Power Well: Primary Available: Desktop, Mobile  
 Note: This register is symmetrical to the SMI Status Register.

#### Access Method

**Type:** IO Register  
 (Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 2h

3	2	2	2	1	1	8	4	0															
1	8	4	0	6	2																		
0	0	0	0	0	0	0	0	0															
0	0	0	0	0	0	0	0	0															
XHCI_SMI_EN	ME_SMI_EN	SERIAL_IO_SMI_EN	ESPI_SMI_EN	GPIO_UNLOCK_SMI_EN	RSVD	SCC_SMI_EN	RSVD	LEGACY_USB2_EN	RSVD	PERIODIC_EN	TCO_EN	RSVD	MCSMI_EN	RSVD	RSVD	BIOS_RLS	SWSMI_TMR_EN	APMC_EN	SMI_ON_SLP_EN	LEGACY_USB_EN	BIOS_EN	EOS	GBL_SMI_EN





Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>XHCI SMI Enable (XHCI_SMI_EN):</b> Software sets this bit to enable XHCI SMI events. This bit is reset by PLTRST# assertion.
30	0h RW	<b>ME SMI Enable (ME_SMI_EN):</b> Software sets this bit to enable ME SMI# events. This bit is reset by PLTRST# assertion.
29	0h RW	<b>Intel Serial I/O SMI Enable (SERIAL_IO_SMI_EN):</b> Software sets this bit to enable Intel Serial I/O SMI events. This bit is reset by PLTRST# assertion.
28	0h RW/L	<b>eSPI SMI Enable (ESPI_SMI_EN):</b> Software sets this bit to enable eSPI SMI events. This bit is reset by PLTRST# assertion.
27	0h RW/1S	<b>GPIO Unlock SMI Enable (GPIO_UNLOCK_SMI_EN):</b> Setting this bit will cause the Intel PCH to generate an SMI# when the GPIO_UNLOCK_SMI_STS bit is set in the SMI_STS register. Once written to '1', this bit can only be cleared by PLTRST# assertion.
26	0h RO	Reserved.
25	0h RW	<b>SCC SMI Enable (SCC_SMI_EN):</b> Software sets this bit to enable SCC SMI events. This bit is reset by PLTRST# assertion.
24:18	0h RO	Reserved.
17	0h RW	<b>Legacy USB 2 SMI# Enable (LEGACY_USB2_EN):</b> Enables legacy USB2 logic to cause SMI#.
16:15	0h RO	Reserved.
14	0h RW	<b>Periodic Enable (PERIODIC_EN):</b> Setting this bit will cause the Intel PCH to generate an SMI# when the PERIODIC_STS bit is set in the SMI_STS register. This bit is reset by PLTRST# assertion.
13	0h RW/L	<b>TCO Enable (TCO_EN):</b> 1 = Enables the TCO logic to generate SMI#. 0 = Disables TCO logic from generating an SMI#. If the NMI2SMI_EN bit is set, then SMI's that are caused by NMI's (i.e. rerouted) will not be gated by the TCO_EN bit . Even if the TCO_EN bit is 0, the NMI's will still be routed to cause the SMI#. NOTE: This bit can not be written once the TCO_LOCK bit (at offset 08h of TCO I/O Space) is set. This prevents unauthorized software from disabling the generation of TCO-based SMI's. This bit is reset by PLTRST# assertion.
12	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
11	0h RW	<b>Microcontroller SMI Enable (MCSMI_EN):</b> Software sets this bit to 1 to enables Intel PCH to trap access to the microcontroller range (62h or 66h). A 'trapped' cycles will be claimed by Intel PCH, but not forwarded to LPC. An SMI# will also be generated. This bit is reset by PLTRST# assertion.
10:8	0h RO	Reserved.
7	0h WO	<b>BIOS Release (BIOS_RLS):</b> Enables the generation of an SCI interrupt for ACPI software when a '1' is written to this bit position by BIOS software. This bit always reads a '0'. NOTE: GBL_STS being set will cause an SCI, even if the SCI_EN bit is not set. Software must take great care not to set the BIOS_RLS bit (which causes GBL_STS to be set) if the SCI handler is not in place. This bit is reset by PLTRST# assertion.
6	0h RW	<b>Software SMI Timer Enable (SWSMI_TMR_EN):</b> Software sets this bit to a '1' to start the Software SMI# Timer. When the timer expires (depending on the SWSMI_RATE_SEL bits), it will generate an SMI# and set the SWSMI_TMR_STS bit. The SWSMI_TMR_EN bit will remain at 1 until software sets it back to 0. Clearing the SWSMI_TMR_EN bit before the timer expires will reset the timer and the SMI# will not be generated. The default for this bit is 0. This bit is reset by PLTRST# assertion.
5	0h RW	<b>APMC Enable (APMC_EN):</b> If set, this enables writes to the APM_CNT register to cause an SMI#. This bit is reset by PLTRST# assertion.
4	0h RW	<b>SMI On Sleep Enable (SMI_ON_SLP_EN):</b> If this bit is set, the Intel PCH will generate an SMI# when a write access attempts to set the SLP_EN bit (in the PM1_CNT register). Furthermore, the Intel PCH will not put the system to a sleep state. It is expected that the SMI# handler will turn off the SMI_ON_SLP_EN bit before actually setting the SLP_EN bit. This bit is reset by PLTRST# assertion.
3	0h RW	<b>Legacy USB Enable (LEGACY_USB_EN):</b> Enables legacy USB circuit to cause SMI#. This bit is reset by PLTRST# assertion.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>BIOS Enable (BIOS_EN):</b> Enables the generation of SMI# when ACPI software writes a 1 to the GBL_RLS bit. Note that if the BIOS_STS bit, which gets set when software writes a 1 to GBL_RLS bit, is already a 1 at the time that BIOS_EN becomes 1, an SMI# will be generated when BIOS_EN gets set. This bit is reset by PLTRST# assertion.
1	1h RW/1S/V	<b>End of SMI (EOS):</b> This bit controls the arbitration of the SMI signal to the processor. This bit must be set in order for Intel PCH to assert SMI# low to the processor after SMI# has been asserted previously. Once Intel ICH asserts SMI# low, the EOS bit is automatically cleared. In the SMI handler, the CPU should clear all pending SMIs (by servicing them and then clearing their respective status bits), set the EOS bit, and exit SMM. This will allow the SMI arbiter to reassert SMI upon detection of an SMI event and the setting of a SMI status bit. The SMI# signal will go inactive for 4 PCI clocks. This bit is reset by PLTRST# assertion.
0	0h RW/L	<b>Global SMI Enable (GBL_SMI_EN):</b> 0 = No SMI# will be generated by PCH. 1 = Enables the generation of SMI# in the system upon any enabled SMI event. NOTE: When the SMI_LOCK bit is set, this bit cannot be changed. This bit is reset by PLTRST# assertion.

### 5.2.5 SMI Status Register (SMI\_STS)—Offset 34h

Lockable: No

Usage: ACPI or Legacy

Power Well: Primary

Note: If the corresponding \_EN bit is set when the \_STS bit is set, the Intel PCH will cause an SMI# (except bits 8-10, which don't cause SMI#)

#### Access Method

**Type:** IO Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
16	0h RW/1C/V	<p><b>SMBus SMI Status (SMBUS_SMI_STS):</b> 0 = This bit is set from the 64 KHz clock domain used by the SMBus. Software must wait at least 15.63 microseconds after initial assertion of this bit before clearing it. This bit is sticky and is cleared by writing a 1 to this bit position.</p> <p>1 = Indicates that the SMI# was caused by:</p> <ol style="list-style-type: none"> <li>1.The SMBus Slave receiving a message that an SMI# should be caused, or</li> <li>2. The SMBALERT# signal goes active and the SMB_SMI_EN bit is set and the SMBALERT_DIS bit is cleared, or</li> <li>3. The SMBus Slave receiving a HOST_NOTIFY message and the HOST_NOTIFY_INTREN and the SMB_SMI_EN bits are set, or</li> <li>4. The SMBus Slave receiving a "SMI in S0" message.</li> </ol> <p>This bit is reset by PLTRST# assertion.</p>
15	0h RO/V	<p><b>SERIRQ_SMI Status (SERIRQ_SMI_STS):</b> 1 = Indicates the SMI# was caused by the SERIRQ decoder.</p> <p>0 = SMI# not caused by SERIRQ decoder.</p> <p>NOTE: this bit is not sticky. Writes to this bit will have no effect.</p>
14	0h RW/1C/V	<p><b>Periodic Status (PERIODIC_STS):</b> This bit will be set at the rate determined by the PER_SMI_SEL bits. If the PERIODIC_EN bit is also set, the Intel PCH will generate an SMI#.</p> <p>This bit is cleared by writing a 1 to this bit position.</p> <p>This bit is reset by PLTRST# assertion.</p>
13	0h RW/1C/V	<p><b>TCO Status (TCO_STS):</b> 0 = SMI not caused by TCO logic.</p> <p>1 = Indicates SMI was caused by the TCO logic.</p> <p>NOTE: Will not cause wake event. This bit is cleared by writing a 1 to this bit position.</p> <p>This bit is reset by PLTRST# assertion.</p>
12	0h RO/V	<p><b>DEVMON Status (DEVMON_STS):</b> This read-only bit is set when bit 0 in the DEVTRAP_STS register is set. It is not sticky, so writes to this bit will have no effect.</p>
11	0h RW/1C/V	<p><b>Microcontroller SMI Status (MCSMI_STS):</b> This bit is set if there is an access to the power management microcontroller range (62h or 66h). If this bit is set, and the MCSMI_EN bit is also set, the Intel PCH will generate an SMI#. This bit is set by hardware and cleared by software writing a 1 to its bit position.</p> <p>This bit is reset by PLTRST# assertion.</p>
10	0h RO/V	<p><b>GPIO SMI Status (GPIO_SMI_STS):</b> This bit will be a 1 if any GPIO that is enabled to trigger SMI is asserted. GPIOs that are not routed to cause an SMI will have no effect on this bit. This bit is NOT sticky. Writes to this bit will have no effect.</p> <p>Note: See the GPIO chapter for the individual GPIO SMI status, enable, and routing bit definitions.</p>



Bit Range	Default and Access	Field Name (ID): Description
9	0h RO/V	<b>GPE0 Status (GPE0_STS):</b> There are several status/enable bit pairs in GPE0_STS/EN_127_96 that are capable of triggering SMI#s. This bit is a logical OR of all of those pairs (i.e. this bit is asserted whenever at least one of those pairs has both the status and enable bit asserted). This bit is NOT sticky. Writes to this bit will have no effect. Note: The setting of this bit does not cause the SMI#. The following bit pairs are included in this logical OR: - GPE0_STS/EN_127_96 [18, 17, 16, 13, 11, 10, 8, 2]
8	0h RO/V	<b>PM1 Status Register (PM1_STS_REG):</b> This is an OR of the bits (except for bits 5 and 4) in the ACPI PM1 Status Reg. Not sticky. Writes to this bit have no effect. Note: The setting of this bit does not cause the SMI#.
7	0h RO	Reserved.
6	0h RW/1C/V	<b>Software SMI Timer Status (SWSMI_TMR_STS):</b> This bit will be set to 1 by the hardware when the Software SMI# Timer expires. This bit will remain 1 until the software writes a 1 to this bit. This bit is reset by PLTRST# assertion.
5	0h RW/1C/V	<b>APM Status (APM_STS):</b> SMI# was generated by a write access to the APM control register and if the APMC_EN bit is set. This bit is cleared by writing a one to its bit position. This bit is reset by PLTRST# assertion.
4	0h RW/1C/V	<b>SMI_ON_SLP_EN Status (SMI_ON_SLP_EN_STS):</b> This bit will be set by the Intel PCH when a write access attempts to set the SLP_EN bit. This bit is cleared by writing a 1 to this bit position. This bit is reset by PLTRST# assertion.
3	0h RO/V	<b>Legacy USB Status (LEGACY_USB_STS):</b> This non-sticky read-only bit is a logical OR of each of the SMI status bits in the USB Legacy Keybd Register ANDed with the corresponding enable bits. This bit will not be active if the enable bits are not set. Writes to this bit will have no effect.
2	0h RW/1C/V	<b>BIOS Status (BIOS_STS):</b> This bit gets set by hardware when a 1 is written by software to the GBL_RLS bit. When both BIOS_EN and the BIOS_STS bit are set, an SMI# will be generated. The BIOS_STS bit is cleared when software writes a 1 to this bit position. This bit is reset by PLTRST# assertion.
1:0	0h RO	Reserved.

### 5.2.6 General Purpose Event Control (GPE\_CTRL)—Offset 40h

Lockable: No Usage: ACPI or Legacy Power Well: Primary Available: Desktop, Mobile


#### Access Method



**Type:** IO Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17	0h RW/V	<b>Software GPE Control (SWGPE_CTRL):</b> This bit allows software to control the assertion of SWGPE_STS bit. This bit is used by hardware as the level input signal for the SWGPE_STS bit in the GPE0_STS register. When SWGPE_CTRL is 1, SWGPE_STS will be set to 1, and writes to SWGPE_STS with a value of 1 to clear SWGPE_STS will result in SWGPE_STS being set back to 1 by hardware. When SWGPE_CTRL is 0, writes to SWGPE_STS with a value of 1 will clear SWGPE_STS to 0. This bit is reset by RSMRST# assertion.
16:0	0h RO	Reserved.

### 5.2.7 Device Activity Status Register (DEVACT\_STS)—Offset 44h

Each bit indicates if an access has occurred to the corresponding device's trap range, or for bits 6:9, if the corresponding PCI interrupt is active. This register is used in conjunction with the Periodic SMI# timer to detect any system activity for legacy power management. The periodic SMI# timer indicates if it is the right time to read the DEVACT\_STS register.


Note, software clears bits that are set in this register by writing a 1 to the bit position.

#### Access Method

**Type:** IO Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:13	0h RO	Reserved.
12	0h RW/1C/V	<b>Keyboard Controller Device Activity (KBC_ACT_STS):</b> KBC (60/64h). 0 = Indicates that there has been no access to this device I/O range. 1 = This device I/O range has been accessed. Clear this bit by writing a 1 to the bit location. This bit is reset by PLTRST# assertion.
11:10	0h RO	Reserved.
9	0h RW/1C/V	<b>PIRQDH Activity Status (PIRQDH_ACT_STS):</b> PIRQ[D or H] 0 = The corresponding PCI interrupts have not been active. 1 = At least one of the corresponding PCI interrupts have been active. Clear this bit by writing a 1 to the bit location. This bit is cleared by PLTRST# assertion.
8	0h RW/1C/V	<b>PIRQCG Activity Status (PIRQCG_ACT_STS):</b> PIRQ[C or G] 0 = The corresponding PCI interrupts have not been active. 1 = At least one of the corresponding PCI interrupts have been active. Clear this bit by writing a 1 to the bit location. This bit is cleared by PLTRST# assertion.
7	0h RW/1C/V	<b>PIRQBF Activity Status (PIRQBF_ACT_STS):</b> PIRQ[B or F] 0 = The corresponding PCI interrupts have not been active. 1 = At least one of the corresponding PCI interrupts have been active. Clear this bit by writing a 1 to the bit location. This bit is cleared by PLTRST# assertion.





Bit Range	Default and Access	Field Name (ID): Description
6	0h RW/1C/V	<b>PIRQAE Activity Status (PIRQAE_ACT_STS):</b> PIRQ[A or E] 0 = The corresponding PCI interrupts have not been active. 1 = At least one of the corresponding PCI interrupts have been active. Clear this bit by writing a 1 to the bit location. This bit is cleared by PLTRST# assertion.
5	0h RW/1C/V	<b>D5 Trap Status (D5_TRP_STS):</b> 0 = The corresponding I/O have not been accessed. 1 = The following are accessed (as determined by the I/O ranges in the LPC decoder and even if the LPC forwarding is not enabled): SP1, SP2, PP, FDC. Clear this bit by writing a 1 to the bit location. This bit is cleared by PLTRST# assertion.
4:0	0h RO	Reserved.

### 5.2.8 PM2a Control Block (PM2A\_CNT\_BLK)—Offset 50h


Lockable: No Usage: ACPI or Legacy Power Well: Primary Available: Desktop, Mobile  
Note: BIOS must describe this register as 1 byte wide to the OS

#### Access Method

**Type:** IO Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW	<b>Arbiter Disable (ARB_DIS):</b> This bit is a scratchpad bit for legacy software compatibility. This bit is reset by PLTRST# assertion.

### 5.2.9 Over-Clocking WDT Control (OC\_WDT\_CTL)—Offset 54h

This register controls the operation of the PCH Over-Clocking Watchdog Timer.

#### Access Method



**Type:** IO Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 2000h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 1 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0
OC_WDT_RLD	RSVD	OC_WDT_ICCSURV_STS OC_WDT_NO_ICCSURV_STS	OC_WDT_SCRATCH	OC_WDT_FORCE_ALL OC_WDT_EN OC_WDT_ICCSURV OC_WDT_CTL_LCK	RSVD	OC_WDT_TOV		

Bit Range	Default and Access	Field Name (ID): Description
31	0h WO	<p><b>Over-Clocking WDT Reload (OC_WDT_RLD):</b> Software can write a '1' to this bit to reload ("ping") the PCH over-clocking watchdog timer while it is running. A write of '0' to this bit has no effect.</p> <p>A write of '1' to this bit while OC_WDT_EN=0, or with the clearing of OC_WDT_EN, does not start or reload the WDT (i.e. OC_WDT_EN takes precedence).</p> <p>The value in OC_WDT_TOV may be changed by software along with its setting of this bit. On a WDT reload, the current (potentially new) value in OC_WDT_TOV is loaded into the WDT as the new timeout value.</p>
30:26	0h RO	Reserved.
25	0h RW/1C/V	<p><b>Over-Clocking WDT ICC Survivability Mode Timeout Status (OC_WDT_ICCSURV_STS):</b> This bit is set to '1' if the over-clocking WDT has timed out and triggered a global reset while running in a mode that has ICC survivability impact (OC_WDT_ICCSURV=1). It is cleared by a software write of '1' or by RSMRST# assertion.</p>
24	0h RW/1C/V	<p><b>Over-Clocking WDT Non-ICC Survivability Mode Timeout Status (OC_WDT_NO_ICCSURV_STS):</b> This bit is set to '1' if the over-clocking WDT has timed out and triggered a global reset while running in a mode that does not have ICC survivability impact (OC_WDT_ICCSURV=0). It is cleared by a software write of '1' or by RSMRST# assertion.</p>
23:16	0h RW	<p><b>Over-Clocking WDT Scratchpad (OC_WDT_SCRATCH):</b> This field is available as scratchpad space for software and has no effect on PCH HW operation.</p> <p>This bit is reset by RSMRST# assertion.</p>



Bit Range	Default and Access	Field Name (ID): Description
15	0h RW/L	<p><b>Over-Clocking WDT Force All (OC_WDT_FORCE_ALL):</b>            GATE_BIT:OC_WDT_CTL.OC_WDT_CTL_LCK.HIGH            When this bit is set to '1' and the OC_WDT is running, any included global reset source will behave as though the OC_WDT expired.            This bit is reset by RSMRST# assertion or CF9 reset.</p>
14	0h RW/V/L	<p><b>Over-Clocking WDT Enable (OC_WDT_EN):</b> Software sets this bit to '1' to enable the PCH over-clocking watchdog timer. While the counter is running, if it expires before being reloaded by software via the OC_WDT_RLD bit or halted by software clearing this bit, then one of the status bits will be set (which one depends on the WDT operating mode at the time - see the OC_WDT_ICCSURV bit description), and a global reset will be triggered.            This bit is also set by the hardware when conditions allow the OC_WDT to self-start at power cycle reboot (effectively changes the default of this bit as seen by software).</p>
13	1h RW/L	<p><b>Over-Clocking WDT ICC Survivability Impact (OC_WDT_ICCSURV):</b> This bit determines whether OC_WDT expiration will have an impact on ICC (Integrated Clock Controller) bootstrap survivability.            OC_WDT_ICCSURV=1 (default)            An OC_WDT timeout while operating in this mode causes certain ICC hardware auto-recovery actions to take place. A timeout in this mode will set OC_WDT_ICCSURV_STS.OC_WDT_ICCSURV=0            Software should configure the OC_WDT to this mode if no ICC hardware auto-recovery actions are desired in the event of a timeout. A timeout in this mode will set OC_WDT_NO_ICCSURV_STS</p>



Bit Range	Default and Access	Field Name (ID): Description
12	0h RW/L	<b>OC_WDT_CTL Register Lock (OC_WDT_CTL_LCK):</b> This bit controls write-ability to this register. Encodings: 0: All fields of register OC_WDT_CTL operate as normal and can be updated by software. Reads to the register operate as normal. 1: All RW/L fields of register OC_WDT_CTL, including this lock control bit, are locked. Writes to these register fields have no effect and the register fields retain their current states. Reads to the register operate as normal. Once this bit is set, it can only be cleared by Primary well power loss (via RSMRST# assertion).
11:10	0h RO	Reserved.
9:0	0h RW/V/L	<b>Over-Clocking WDT Timeout Value (OC_WDT_TOV):</b> Software programs the desired over-clocking WDT timeout value into this register. This timer is zero-based and has a granularity of 1 second. Example timeout values: 000h: 1 second 001h: 2 seconds ... 3FFh: ~17 minutes (1024 seconds) The value of OC_WDT_TOV may be changed by software along with its setting of the OC_WDT_RLD bit. On a WDT reload, the current (potentially new) value in OC_WDT_TOV is loaded into the WDT as the new timeout value. This field is also updated by the hardware when conditions allow the OC_WDT to self-start at power cycle reboot (effectively changes the default of this field as seen by software).


### 5.2.10 General Purpose Event 0 Status [31:0] (GPE0\_STS\_31\_0)—Offset 80h

**Access Method**

**Type:** IO Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/1C/V	<p><b>General Purpose Event 0 Status [31:0] (GPE0_STS_31_0):</b>            These bits are set any time the corresponding GPIO is setup as an input and the corresponding GPIO signal is high (or low if the corresponding RXINV bit is set). If the corresponding enable bit is set in the GPE0_EN_31_0 register, then when the GPE0_STS_31_0 bit is set:</p> <ul style="list-style-type: none"> <li>- If system is in an S3-S5 state, the event will also wake the system.</li> <li>- If system is in an S0 state (or upon waking back to S0), an SCI will be caused, depending on the GPIROUTSCI bit for the corresponding GPI. These bits are sticky bits and are cleared by writing a 1 back to this bit position.</li> </ul> <p>Note: The GPP/GPD group mapped to this GPE0_STS_31_0 is configured via GPIO_CFG.DW0 and MISCCFG.DW0. Both GPIO_CFG.DW0 and MISCCFG.DW0 must be programmed to the same value.</p>


### 5.2.11 General Purpose Event 0 Status [63:32] (GPE0\_STS\_63\_32)—Offset 84h

**Access Method**

**Type:** IO Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/1C/V	<p><b>General Purpose Event 0 Status [63:32] (GPE0_STS_63_32):</b> These bits are set any time the corresponding GPIO is setup as an input and the corresponding GPIO signal is high (or low if the corresponding RXINV bit is set). If the corresponding enable bit is set in the GPE0_EN_63_32 register, then when the GPE0_STS_63_32 bit is set:</p> <ul style="list-style-type: none"> <li>- If system is in an S3-S5 state, the event will also wake the system.</li> <li>- If system is in an S0 state (or upon waking back to S0), an SCI will be caused, depending on the GPIROUTSCI bit for the corresponding GPI. These bits are sticky bits and are cleared by writing a 1 back to this bit position.</li> </ul> <p>Note: The GPP/GPD group mapped to this GPE0_STS_63_32 is configured via GPIO_CFG.DW1 and MISCCFG.DW1. Both GPIO_CFG.DW1 and MISCCFG.DW1 must be programmed to the same value.</p>


### 5.2.12 General Purpose Event 0 Status [95:64] (GPE0\_STS\_95\_64)—Offset 88h


**Access Method**

**Type:** IO Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/1C/V	<p><b>General Purpose Event 0 Status [95:64] (GPE0_STS_95_64):</b> These bits are set any time the corresponding GPIO is setup as an input and the corresponding GPIO signal is high (or low if the corresponding RXINV bit is set). If the corresponding enable bit is set in the GPE0_EN_95_64 register, then when the GPE0_STS_95_64 bit is set:</p> <ul style="list-style-type: none"> <li>- If system is in an S3-S5 state, the event will also wake the system.</li> <li>- If system is in an S0 state (or upon waking back to S0), an SCI will be caused, depending on the GPIROUTSCI bit for the corresponding GPI. These bits are sticky bits and are cleared by writing a 1 back to this bit position.</li> </ul> <p>Note: The GPP/GPD group mapped to this GPE0_STS_95_64 is configured via GPIO_CFG.DW2 and MISCCFG.DW2. Both GPIO_CFG.DW2 and MISCCFG.DW2 must be programmed to the same value.</p>

### 5.2.13 General Purpose Event 0 Status [127:96] (GPE0\_STS[127:96])—Offset 8Ch

Note: This register is symmetrical to the General Purpose Event 0 Enable [127:96] Register. Unless indicated otherwise below, if the corresponding \_EN bit is set, then when the STS bit get set, the Intel PCH will generate a Wake Event. Once back in an S0 state (or if already in an S0 state when the event occurs), the Intel PCH will also generate an SCI if the SCI\_EN bit is set, or an SMI# if the SCI\_EN bit is not set and GBL\_SMI\_EN is set.

Note that GPE0\_STS bits 95:0 are claimed by the GPIO register block.

#### Access Method

**Type:** IO Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h

3	2	2	2	1	1	8	4	0												
1	8	4	0	6	2															
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0												
RSVD				WADT_STS	RSVD	LAN_WAKE_STS	GPIO_TIER2_SCI_STS	ESPI_SCI_STS	PME_B0_STS	ME_SCI_STS	PME_STS	BATLOW_STS	PCI_EXP_STS	RSVD	SMB_WAK_STS	TCOSCI_STS	RSVD	SWGPE_STS	HOT_PLUG_STS	RSVD



Bit Range	Default and Access	Field Name (ID): Description
31:19	0h RO	Reserved.
18	0h RW/1C/V	<b>Wake Alarm Device Timer Status (WADT_STS):</b> This bit is set whenever the any of the wake alarm device timers signal a timer expiration. This bit is reset by RSMRST# assertion.
17	0h RO	Reserved.
16	0h RW/1C/V	<b>LAN_WAKE# Pin Status (LAN_WAKE_STS):</b> This bit is set whenever LAN_WAKE# pin is seen asserted low. Note that unlike the GPI[n]_STS bits, LAN_WAKE# is always monitored as an input for the purpose of setting this bit, regardless of the actual GPIO configuration.
15	0h RW/1C/V	<b>GPIO Tier2 SCI Status (GPIO_TIER2_SCI_STS):</b> This bit is a logical OR of sci_wake from tier 2 GPIO's.
14	0h RW/1C/V	<b>eSPI SCI Status (ESPI_SCI_STS):</b> This bit will be set when an agent attached to eSPI is requesting an SCI. Note: This source is not able to cause a wake event. This bit is reset by RSMRST# assertion.
13	0h RW/1C/V	<b>Power Management Event Bus 0 Status (PME_B0_STS):</b> This bit will be set to 1 by the Intel PCH when any internal device with PCI Power Management capabilities on bus 0 asserts the equivalent of the PME# signal. Additionally, if the PME_B0_EN and SCI_EN bits are set, and the system is in an S0 state, then the setting of the PME_B0_STS bit will generate an SCI (or SMI# if SCI_EN is not set). If the PME_B0_EN bit is set, and the system is in an S3-S4 state (or S5 state due to SLP_TYP and SLP_EN), then the setting of the PME_B0_STS bit will generate a wake event. If the system is in an S5 state due to power button override, then the PME_B0_STS bit will not cause a wake event or SCI. This bit is cleared by a software write of '1'. Internal devices which can set this bit: <ul style="list-style-type: none"> <li>- Integrated LAN</li> <li>- HD Audio/Audio DSP</li> <li>- SATA</li> <li>- EHCI ('USB2')</li> <li>- XHCI ('USB3')</li> <li>- ME Maskable Host Wake</li> </ul> This bit is reset by RSMRST# assertion.
12	0h RW/1C/V	<b>ME SCI Status (ME_SCI_STS):</b> This bit will be set when ME is requesting an SCI. Software must clear the ME source of the SCI before clearing this bit. Note: This source is not able to cause a wake event. This bit is reset by RSMRST# assertion.





Bit Range	Default and Access	Field Name (ID): Description
11	0h RW/1C/V	<p><b>Power Management Event Status (PME_STS):</b> This bit will be set to 1 by hardware when the PME# signal goes active. Additionally, if the PME_EN and SCI_EN bits are set, and system is in an S0 state, then the setting of the PME_STS bit will generate an SCI (or SMI# if SCI_EN is not set). If the PME_EN bit is set, and the system is in an S3-S4 state (or S5 state due to SLP_TYP and SLP_EN), then the setting of the PME_STS bit will generate a wake event. If the system is in an S5 state due to power button override, then PME_STS will not cause a wake event or SCI. This bit is cleared by writing a 1 to this bit position or RSMRST# assertion.</p>
10	0h RW/1C/V	<p><b>Battery Low Status (BATLOW_STS):</b> In Mobile Mode this bit will be set to 1 by hardware when the BATLOW# signal goes low. Software clears the bit by writing a 1 to the bit position. In Desktop Mode, this bit will be treated as Reserved. This bit is reset by RSMRST# assertion.</p>
9	0h RW/1C/V	<p><b>PCI Express Status (PCI_EXP_STS):</b> This bit will be set to 1 by hardware to indicate that:</p> <ul style="list-style-type: none"> <li>- The PME event message was received on one or more of the PCI-Express Ports</li> <li>- An Assert PMEGPE message received from the MCH via DMI</li> </ul> <p>Note: The PCI WAKE# pin and the PCI-Express Beacons have no impact on this bit.</p> <p>Software attempts to clear this bit by writing a 1 to this bit position. If the PCI_EXP_STS bit went active due to an Assert PMEGPE message, then a Deassert PMEGPE message must be received prior to the software write in order for the bit to be cleared.</p> <p>If the bit is not cleared and the corresponding PCI_EXP_EN bit is set, the leveltriggered SCI will remain active.</p> <p>Note that a race condition exists where the PCI Express device sends another PME message because the PCI Express device was not serviced within the time when it must resend the message. This may result in a spurious interrupt, and this is comprehended and approved by the PCI Express specification. The window for this race condition is approximately 95-105 milliseconds.</p> <p>This bit is reset by RSMRST# assertion.</p>
8	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
7	0h RW/1C/V	<p><b>SMBus Wake Status (SMB_WAK_STS):</b> This bit is set to 1 by the hardware to indicate that the wake event was caused by the PCH's SMBus logic. This could be due to either the SM Bus slave unit receiving a message or the SMBALERT# signal going active.</p> <p>NOTES:</p> <ol style="list-style-type: none"> <li>1. The SMBus controller will independently cause an SMI# so this bit does not need to do so (unlike the other bits in this register).</li> <li>2. This bit is set by the SMBus slave command 01h (Wake/SMI#) even when the system is in the S0 state. Therefore, to avoid an instant wake on subsequent transitions to sleep states, software must clear this bit after each reception of the Wake/SMI# command or just prior to entering the sleep state.</li> <li>3. The SMBALERT_STS bit (D31:F3:I/O Offset 00h:bit 5) should be cleared by software before clearing this bit.</li> </ol> <p>This bit is reset by RSMRST# assertion.</p>
6	0h RW/1C/V	<p><b>TCOSCI Status (TCOSCI_STS):</b> This bit will be set to 1 by hardware when the TCO logic or Thermal Sensor logic causes an SCI. This bit can be reset by writing a one to this bit position or by RSMRST# assertion.</p>
5:3	0h RO	Reserved.
2	0h RW/1C/V	<p><b>Software GPE Status (SWGPE_STS):</b> The SWGPE_CTRL bit (bit 1 of GPE_CTRL reg) acts as a level input to this bit. This bit is reset by RSMRST# assertion.</p>
1	0h RW/1C/V	<p><b>Hot Plug Status (HOT_PLUG_STS):</b> Enables PCH to cause an SCI when the HOT_PLUG_STS bit is set. This is used to allow the PCI Express ports to cause an SCI due to hot-plug events. The following events cause HOT_PLUG_STS bit to set</p> <ul style="list-style-type: none"> <li>- Assert GPE message received from any of the PCIE ports in PCH</li> <li>- Assert HPGPE message received from any of the PCIE ports in PCH</li> <li>- Assert GPE message received downstream from MCH</li> <li>- Assert HPGPE message received downstream from MCH.</li> </ul> <p>This bit is reset by RSMRST# assertion.</p>
0	0h RO	Reserved.


### 5.2.14 General Purpose Event 0 Enable [31:0] (GPE0\_EN\_31\_0) – Offset 90h

**Access Method**

**Type:** IO Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>General Purpose Event 0 Enable [31:0] (GPE0_EN_31_0):</b> These bits enable the corresponding GPE0_STS[31:0] bits being set to cause an SCI and/or wake event. Note: The GPP/GPD group mapped to this GPE0_EN_31_0 is configured via GPIO_CFG.DW0 and MISCCFG.DW0. Both GPIO_CFG.DW0 and MISCCFG.DW0 must be programmed to the same value.


### 5.2.15 General Purpose Event 0 Enable [63:32] (GPE0\_EN\_63\_32)—Offset 94h

**Access Method**

**Type:** IO Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>General Purpose Event 0 Enable [63:32] (GPE0_EN_63_32):</b> These bits enable the corresponding GPE0_STS[63:32] bits being set to cause an SCI and/or wake event. Note: The GPP/GPD group mapped to this GPE0_EN_63_32 is configured via GPIO_CFG.DW1 and MISCCFG.DW1. Both GPIO_CFG.DW1 and MISCCFG.DW1 must be programmed to the same value.



### 5.2.16 General Purpose Event 0 Enable [95:64] (GPE0\_EN\_95\_64)—Offset 98h


GPE0\_EN bits 95:64 are claimed by the PMC on IOSF primary and forwarded to the GPIO unit via IOSF sideband. See the GPE0 register mapping between GPIO and PMC table in this specification for details on the GPIO to bit mapping and register format.

**Access Method**

**Type:** IO Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>General Purpose Event 0 Enable [95:64] (GPE0_EN_95_64):</b> These bits enable the corresponding GPE0_STS[95:64] bits being set to cause an SCI and/or wake event.</p> <p>Note: The GPP/GPD group mapped to this GPE0_EN_95_64 is configured via GPIO_CFG.DW2 and MISCCFG.DW2. Both GPIO_CFG.DW2 and MISCCFG.DW2 must be programmed to the same value.</p>

### 5.2.17 General Purpose Event 0 Enable [127:96] (GPE0\_EN[127:96])—Offset 9Ch

Note: This register is symmetrical to the General Purpose Event 0 Status [127:96] Register.

Note that GPE0\_STS bits 95:0 are claimed by the GPIO register block.

**Access Method**

**Type:** IO Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



3	2	2	2	1	1	8	4	0										
1	8	4	0	6	2													
0	0	0	0	0	0	0	0	0										
0	0	0	0	0	0	0	0	0										
RSVD			WADT_EN	RSVD	LAN_WAKE_EN	GPIO_TIER2_SCI_EN	ESPI_SCI_EN	PME_B0_EN	ME_SCI_EN	PME_EN	BATLOW_EN	PCI_EXP_EN	RSVD	TCOSCI_EN	RSVD	SWGPE_EN	HOT_PLUG_EN	RSVD

Bit Range	Default and Access	Field Name (ID): Description
31:19	0h RO	Reserved.
18	0h RW	<b>Wake Alarm Device Timer Enable (WADT_EN):</b> Used to enable the setting of the WADT_STS bit to generate Wake/SMI#/SCI. This bit is reset by DSW_PWROK de-assertion.
17	0h RO	Reserved.
16	0h RW	<b>LAN_WAKE# Pin Enable (LAN_WAKE_EN):</b> Used to enable the setting of the LAN_WAKE_STS bit to generate wake/SMI#/SCI. Host wake events from the PHY through LAN_WAKE# cannot be disabled by clearing this bit. Note that LAN_WAKE# pin is a valid host wake event from Deep-Sx (when configured as native function). But the wake enable configuration must persist even after a G3. So this bit is in the RTC well.
15	0h RW/V	<b>GPIO Tier2 SCI EN (GPIO_TIER2_SCI_EN):</b> Used to enable the setting of GPIO_TIER2_SCI_STS to generate wake/SCI#.
14	0h RW/V	<b>eSPI SCI Enable (ESPI_SCI_EN):</b> Used to enable the setting of the ESPI_SCI_STS bit to generate a SCI.
13	0h RW/V	<b>PME_B0 Enable (PME_B0_EN):</b> Enables the setting of the PME_B0_STS bit to generate a wake event and/or an SCI or SMI#. This bit is reset by RTCRST# assertion.
12	0h RW/V	<b>ME SCI Enable (ME_SCI_EN):</b> Used to enable the setting of the ME_SCI_STS bit to generate a SCI.
11	0h RW/V	<b>Power Management Event Enable (PME_EN):</b> Enables the setting of the PME_STS to generate a wake event and/or an SCI. This bit is reset by RTCRST# assertion.
10	0h RW/V	<b>Low Battery Enable (BATLOW_EN):</b> In Mobile Mode, this bit enables the BATLOW# signal to cause an SMI# or SCI (depending on the SCI_EN bit) when it goes low. This bit does not prevent the BATLOW# signal from inhibiting the wake event. In Desktop Mode this bit will be treated as Reserved. This bit is reset by RTCRST# assertion.



Bit Range	Default and Access	Field Name (ID): Description
9	0h RW/V	<b>PCI Express Enable (PCI_EXP_EN):</b> Enables PCH to cause an SCI when PCI_EXP_STS bit is set. This is used to allow the PCI Express ports, including the link to the MCH, to cause an SCI due to wake/PME events.
8:7	0h RO	Reserved.
6	0h RW/V	<b>TCOSCI Enable (TCOSCI_EN):</b> When TCOSCI_EN and TCOSCI_STS are both set, an SCI will be generated. This bit is reset by RSMRST# assertion.
5:3	0h RO	Reserved.
2	0h RW/V	<b>Software GPE Enable (SWGPE_EN):</b> This bit, when set to 1, enables the SW GPE function. If SWGPE_CTRL is written to a 1, hardware will set SWGPE_STS (acts as a level input) If SWGPE_STS, SWGPE_EN, and SCI_EN are all 1's, an SCI will be generated. If SWGPE_STS = 1, SWGPE_EN = 1, SCI_EN = 0, and GBL_SMI_EN = 1 then an SMI# will be generated.
1	0h RW/V	<b>Hot Plug Enable (HOT_PLUG_EN):</b> Enables PCH to cause an SCI when the HOT_PLUG_STS bit is set. This is used to allow the PCI Express ports to cause an SCI due to hot-plug events. The following events cause HOT_PLUG_STS bit to set - Assert GPE message received from any of the PCIE ports in PCH - Assert HPGPE message received from any of the PCIE ports in PCH - Assert GPE message received downstream from MCH - Assert HPGPE message received downstream from MCH
0	0h RO	Reserved.

### 5.3 PMC Memory Mapped Registers Summary

The PMC memory mapped registers are accessed based upon offsets from PM Base Address (PWRMBASE) defined in PCI Device 31: Function 2, offset 48h.

**Table 5-3. Summary of PMC Memory Mapped Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Wake Alarm Device Timer: AC (WADT_AC)—Offset 0h	FFFFFFFFh
4h	7h	Wake Alarm Device Timer: DC (WADT_DC)—Offset 4h	FFFFFFFFh
8h	Bh	Wake Alarm Device Expired Timer: AC (WADT_EXP_AC)—Offset 8h	FFFFFFFFh
Ch	Fh	Wake Alarm Device Expired Timer: DC (WADT_EXP_DC)—Offset Ch	FFFFFFFFh
10h	13h	Power and Reset Status (PRSTS)—Offset 10h	0h
14h	17h	Chipset Initialization Register 14 (CIR14)—Offset 14h	0h
18h	1Bh	Power Management Configuration Reg 1 (PM_CFG)—Offset 18h	20h
20h	23h	Message to PMC (MTPMC)—Offset 20h	0h
24h	27h	PCH Power Management Status (PCH_PM_STS2)—Offset 24h	0h



**Table 5-3. Summary of PMC Memory Mapped Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
28h	2Bh	S3 Power Gating Policies (S3_PWRGATE_POL)—Offset 28h	0h
2Ch	2Fh	S4 Power Gating Policies (S4_PWRGATE_POL)—Offset 2Ch	0h
30h	33h	S5 Power Gating Policies (S5_PWRGATE_POL)—Offset 30h	0h
34h	37h	DeepSx Configuration (DSX_CFG)—Offset 34h	0h
3Ch	3Fh	Power Management Configuration Reg 2 (PM_CFG2)—Offset 3Ch	0h
40h	43h	Chipset Initialization Register 40 (CIR40)—Offset 40h	0h
44h	47h	Chipset Initialization Register 44 (CIR44)—Offset 44h	0h
48h	4Bh	Chipset Initialization Register 48 (CIR48)—Offset 48h	0h
4Ch	4Fh	Chipset Initialization Register 4C (CIR4C)—Offset 4Ch	0h
50h	53h	Chipset Initialization Register 50 (CIR50)—Offset 50h	0h
54h	57h	Chipset Initialization Register 54 (CIR54)—Offset 54h	0h
58h	5Bh	Chipset Initialization Register 58 (CIR58)—Offset 58h	0h
60h	63h	Chipset Initialization Register 60 (CIR60)—Offset 60h	0h
68h	6Bh	Chipset Initialization Register 68 (CIR68)—Offset 68h	0h
78h	7Bh	Chipset Initialization Register 78 (CIR78)—Offset 78h	0h
7Ch	7Fh	Chipset Initialization Register 7C (CIR7C)—Offset 7Ch	0h
80h	83h	Chipset Initialization Register 80 (CIR80)—Offset 80h	0h
84h	87h	Chipset Initialization Register 84 (CIR84)—Offset 84h	0h
88h	8Bh	Chipset Initialization Register 88 (CIR88)—Offset 88h	0h
8Ch	8Fh	Chipset Initialization Register 8C (CIR8C)—Offset 8Ch	0h
90h	93h	Chipset Initialization Register 90 (CIR90)—Offset 90h	0h
98h	9Bh	Chipset Initialization Register 98 (CIR98)—Offset 98h	0h
A0h	A3h	Chipset Initialization Register A0 (CIRA0)—Offset A0h	0h
A4h	A7h	Chipset Initialization Register A4 (CIRA4)—Offset A4h	0h
A8h	ABh	Chipset Initialization Register A8 (CIRA8)—Offset A8h	0h
ACh	AFh	Chipset Initialization Register AC (CIRAC)—Offset ACh	0h
B0h	B3h	Chipset Initialization Register B0 (CIRB0)—Offset B0h	0h
B4h	B7h	Chipset Initialization Register B4 (CIRB4)—Offset B4h	0h
C0h	C3h	Chipset Initialization Register C0 (CIRC0)—Offset C0h	0h
C4h	C7h	PMSYNC Thermal Power Reporting Configuration (PMSYNC_TPR_CFG)—Offset C4h	0h
C8h	CBh	PM_SYNC Miscellaneous Configuration (PM_SYNC_MISC_CFG)—Offset C8h	0h
D0h	D3h	Chipset Initialization Register D0 (CIRD0)—Offset D0h	0h
D4h	D7h	Chipset Initialization Register D4 (CIRD4)—Offset D4h	0h
DCh	DFh	Chipset Initialization Register DC (CIRDC)—Offset DCh	0h
E0h	E3h	Chipset Initialization Register E0 (CIRE0)—Offset E0h	0h
E4h	E7h	Chipset Initialization Register E4 (CIRE4)—Offset E4h	0h
E8h	EBh	Chipset Initialization Register E8 (CIRE8)—Offset E8h	8000h
FCh	FFh	ACPI Timer Control (ACPI_TMR_CTL)—Offset FCh	0h
110h	113h	Last TSC Alarm Value[31:0] (TSC_ALARM_LO)—Offset 110h	0h



**Table 5-3. Summary of PMC Memory Mapped Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
114h	117h	Last TSC Alarm Value[63:32] (TSC_ALARM_HI)—Offset 114h	0h
120h	123h	GPIO Configuration (GPIO_CFG)—Offset 120h	432h
124h	127h	Global Reset Causes (GBLRST_CAUSE0)—Offset 124h	0h
128h	12Bh	Global Reset Causes Register 1 (GBLRST_CAUSE1)—Offset 128h	0h
13Ch	13Fh	SLP S0 RESIDENCY (SLP_S0_RES)—Offset 13Ch	0h
200h	203h	ModPhy Power Management Configuration 1 (MODPHY_PM_CFG1)—Offset 200h	FFFFh
204h	207h	MODPHY Power Management Configuration 2 (MODPHY_PM_CFG2)—Offset 204h	0h
208h	20Bh	MODPHY Power Management Configuration 3 (MODPHY_PM_CFG3)—Offset 208h	0h
20Ch	20Fh	MODPHY Power Management Configuration 4 (MODPHY_PM_CFG4)—Offset 20Ch	0h
31Ch	31Fh	Chipset Initialization Register 31C (CIR31C)—Offset 31Ch	0h
324h	327h	Chipset Initialization Register 324 (CIR324)—Offset 324h	0h
328h	32Bh	Chipset Initialization Register 328 (CIR328)—Offset 328h	0h
32Ch	32Fh	Chipset Initialization Register 32C (CIR32C)—Offset 32Ch	0h
3ECh	3EFh	Clock Source Shutdown Control Reg 2 (CS_SD_CTL2)—Offset 3ECh	0h
590h	593h	PFET Enable Ack Register 0 (PPFEAR0)—Offset 590h	0h
594h	597h	PFET Enable Ack Register 1 (PPFEAR1)—Offset 594h	0h
5D0h	5D3h	Host SW PG Control Register 1 (HSWPGCR1)—Offset 5D0h	0h
620h	623h	Static PG Function Disable 1 (ST_PG_FDIS1)—Offset 620h	0h
628h	62Bh	Chipset Initialization Register (NST_PG_FDIS_1)—Offset 628h	0h
644h	647h	Capability Disable Read Register (FUSE_DIS_RD_2)—Offset 644h	8h


### 5.3.1 Wake Alarm Device Timer: AC (WADT\_AC)—Offset 0h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** FFFFFFFFh







Bit Range	Default and Access	Field Name (ID): Description
31:0	FFFFFFFFh RW/V	<p><b>Wake Alarm Device Timer Value for AC Mode (WADT_AC_VAL):</b> This field contains the 32-bit wake alarm device timer value (granularity 1s) for AC power. The timer begins decrementing when written to a value other than FFFFFFFFh (regardless of the power source when the write occurs). Upon counting down to 0:</p> <ul style="list-style-type: none"> <li>- If on AC power, GPE0b_STS.WADT_STS will be set. This status bit being set will generate host wake if GPE0b_EN.WADT_EN is 1.</li> <li>- If the power source is DC at this time, the status bit is not set. However, if AC power subsequently returns to the platform, the AC Expired Timer begins running. See the WADT_EXP_AC register for details.</li> <li>- The timer returns to its default value of FFFFFFFFh.</li> </ul> <p>This bit is reset by DSW_PWROK de-assertion.</p>


### 5.3.2 Wake Alarm Device Timer: DC (WADT\_DC)—Offset 4h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** FFFFFFFFh





Bit Range	Default and Access	Field Name (ID): Description
31:0	FFFFFFFFh RW/V	<p><b>Wake Alarm Device Timer Value for DC Mode (WADT_DC_VAL):</b> This field contains the 32-bit wake alarm device timer value (granularity 1s) for DC power. The timer begins decrementing when written to a value other than FFFFFFFFh (regardless of the power source when the write occurs). Upon counting down to 0:</p> <ul style="list-style-type: none"> <li>- If on DC power, GPE0b_STS.WADT_STS will be set. This status bit being set will generate a host wake if GPE0b_EN.WADT_EN is 1.</li> <li>- If the power source is AC at this time, the status bit is not set. However, if DC power subsequently returns to the platform, the DC Expired Timer begins running. See the WADT_EXP_DC register for details.</li> <li>- The timer returns to its default value of FFFFFFFFh.</li> </ul> <p>This bit is reset by DSW_PWROK de-assertion.</p>


### 5.3.3 Wake Alarm Device Expired Timer: AC (WADT\_EXP\_AC)—Offset 8h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** FFFFFFFFh





Bit Range	Default and Access	Field Name (ID): Description
31:0	FFFFFFFFh RW/V	<p><b>Wake Alarm Device Expired Timer Value for AC Mode (WADT_EXP_AC_VAL):</b> This field contains the 32-bit wake alarm device "Expired Timer" value (granularity 1s) for AC power. The timer begins decrementing after switching from DC to AC power. In the case where the WADT_AC timer has already expired while the platform was on DC power, this timer only decrements while operating on AC power. So if the power source switches back to DC power, the timer will stop (but not reset). When AC power returns, the timer will again begin decrementing.</p> <p>Note: This timer will only begin decrementing under the conditions described above if this field has been configured for something other than its default value of FFFFFFFFh (i.e. FFFFFFFFh = disabled).</p> <p>Upon expiration of this timer:</p> <ul style="list-style-type: none"> <li>- If on AC power, GPE0b_STS.WADT_STS will be set. This status bit being set will generate host wake if GPE0b_EN.WADT_EN is 1.</li> <li>- BOTH the AC and DC Expired Timers return to their defaults value of FFFFFFFFh.</li> </ul> <p>This bit is reset by DSW_PWROK de-assertion.</p>


### 5.3.4 Wake Alarm Device Expired Timer: DC (WADT\_EXP\_DC)—Offset Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** FFFFFFFFh





Bit Range	Default and Access	Field Name (ID): Description
31:0	FFFFFFFFh RW/V	<p><b>Wake Alarm Device Expired Timer Value for DC Mode (WADT_EXP_DC_VAL):</b> This field contains the 32-bit wake alarm device "Expired Timer" value (granularity 1s) for DC power. The timer begins decrementing after switching from AC to DC power. In the case where the WADT_DC timer has already expired while the platform was on AC power, this timer only decrements while operating on DC power. So if the power source switches back to AC power, the timer will stop (but not reset). When DC power returns, the timer will again begin decrementing. Note: This timer will only begin decrementing under the conditions described above if this field has been configured for something other than its default value of FFFFFFFFh (i.e. FFFFFFFFh = disabled).</p> <p>Upon expiration of this timer:</p> <ul style="list-style-type: none"> <li>- If on DC power, GPE0b_STS.WADT_STS will be set. This status bit being set will generate host wake if GPE0b_EN.WADT_EN is 1.</li> <li>- BOTH the AC and DC Expired Timers return to their defaults value of FFFFFFFFh.</li> </ul> <p>This bit is reset by DSW_PWROK de-assertion.</p>

### 5.3.5 Power and Reset Status (PRSTS)—Offset 10h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0	
RSVD							WOL_OVR_WK_STS	RSVD	ME_HOST_WAKE_STS



Bit Range	Default and Access	Field Name (ID): Description
31:6	0h RO	Reserved.
5	0h RW/1C/V	<b>Wake On LAN Override Wake Status (WOL_OVR_WK_STS):</b> This bit gets set when integrated LAN Signals a Power Management Event AND the system is in S5. BIOS can read this status bit to determine this wake source. Software clears this bit by writing a 1 to it.
4:1	0h RO	Reserved.
0	0h RW/1C/V	<b>ME_HOST_WAKE_STS (ME_HOST_WAKE_STS):</b> This bit is set when the ME generates a non-maskable wake event and is not affected by any other enable bit. When this bit is set, the host power management logic wakes to S0.

### 5.3.6 Chipset Initialization Register 14 (CIR14)—Offset 14h

BIOS may write to the register

### 5.3.7 Power Management Configuration Reg 1 (PM\_CFG)—Offset 18h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 20h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	0
	RSVD		RSVD	RTC_DSX_WAKE_DIS	RSVD	SLP_SUS_MIN_ASST_WDTH	SLP_A_MIN_ASST_WDTH	SLP_LAN_MIN_ASST_WDTH
						AG3_LS_EN	AGR_LS_EN	RSVD
						PB_DB_MODE	PWR_CYC_DUR	RSVD
								COCS
								RSVD
								TIMING_tPCH25



Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	Reserved.
27	0h RW/L	: BIOS may program this register bit.
26:23	0h RO	Reserved.
22	0h RW/L	: BIOS may need to program this bit.
21	0h RW	<b>RTC Wake from DeepSx Disable (RTC_DSX_WAKE_DIS):</b> When set, this bit disables RTC wakes from waking the system from DeepSx. This bit is reset by RTCRST# assertion.
20	0h RO	Reserved.
19:18	0h RW/L	<b>SLP_SUS# Minimum Assertion Width (SLP_SUS_MIN_ASST_WDTH):</b> This 2-bit value indicates the minimum assertion width of the SLP_SUS# signal to guarantee that the SUS well power supplies have been fully power-cycled. This value may be modified per platform depending on power supply capacitance, board capacitance, power failure detection circuits, etc. Settings are: 00 = 0 ms (i.e. stretching disabled - default) 01 = 500ms 10 = 1s 11 = 4s This field is not writable when the SLP_Sx# Stretching Policy Lock- Down bit is set. This field is ignored when exiting a G3 state if the "Disable SLP_X Stretching After SUS Power Failure" bit is set. Note that unlike with all other SLP_* pin stretching, this disable bit only impacts SLP_SUS# stretching during G3 exit rather than both G3 and DeepSx exit. SLP_SUS# stretching always applies to DeepSx regardless of the disable bit. Programming Note: For platforms that enable DeepSx, BIOS must program SLP_SUS# stretching to be greater than or equal to the largest stretching value on any other SLP_* pin (SLP_S3#, SLP_S4#, SLP_LAN#, or SLP_A#). This bit is cleared by the RTCRST# pin.
17:16	0h RW/L	<b>SLP_A# Minimum Assertion Width (SLP_A_MIN_ASST_WDTH):</b> This 2-bit value indicates the minimum assertion width of SLP_A# signal to guarantee that the ASW power supplies have been fully power-cycled. This value may be modified per platform depending on power supply capacitance, board capacitance, power failure detection circuits, etc. Settings are: 00 = 0 ms (i.e. stretching disabled - default) 01 = 4 s 10 = 98 ms 11 = 2 s This field is not writable when the SLP_Sx# Stretching Policy Lock- Down bit is set. This field is ignored when exiting a G3 or Deep Sx state if the "Disable SLP_X Stretching After SUS Power Failure" bit is set. This bit is cleared by the RTCRST# pin.
15:14	0h RW/L	<b>SLP_LAN# Minimum Assertion Width (SLP_LAN_MIN_ASST_WDTH):</b> This 2-bit value indicates the minimum assertion width of the SLP_LAN# signal to guarantee that the power to the PHY has been fully power-cycled. This value may be modified per platform depending on power supply, capacitance, board capacitance, power failure detection circuits, etc. This field is not writable when the SLP_Sx# Stretching Policy Lock Down bit is set to 1. This bit is reset by RTCRST# assertion.



Bit Range	Default and Access	Field Name (ID): Description
13	0h RW	<p><b>After G3 Last State Enable (AG3_LS_EN):</b> When PM_CFG.AG3E is '0', AG3_LS_EN determines whether the PCH will consider the platform's previous state when determining whether to power-up after G3.</p> <p>Encodings:            0: PCH power-up policies after G3 do not depend on the platform's state when the G3 occurred. (default)            1: PCH power-up policies after G3 depend on the platform's state when the G3 occurred.</p> <p>- If the power failure occurred while the platform was in S0 or while in the process of going to S0, the platform will power-up to S0 upon exiting G3.            - If the power failure occurred while the platform was in Sx or while in the process of going to Sx, the platform will stay in S4/S5 upon exiting G3.</p> <p>Note: This bit applies only when GEN_PMCON_3.AG3E is '0'. If AG3E is '1', the platform will always stay in S4/S5 after G3 regardless of the value of AG3_LS_EN.</p>
12	0h RW	<p><b>After Type 8 Global Reset Last State Enable (AGR_LS_EN):</b> AGR_LS_EN determines whether the PCH will consider the platform's previous state when determining whether to power-up after non-thermal and non-explicitly requested global resets.</p> <p>Encodings:            0 (default): PCH power-up policies after a global reset do not depend on the platform's state when the reset occurred.            1: PCH power-up policies after a global reset depend on the platform's state when the reset occurred.</p> <p>If the global reset occurred while the platform was in S0 or while in the process of going to S0, the platform will power-up to S0 after the reset.            If the global reset occurred while the platform was in Sx or while in the process of going to Sx, the platform will stay in S5 upon exiting G3.</p>
11	0h RO	Reserved.
10	0h RW	<p><b>Power Button Debounce Mode (PB_DB_MODE):</b> This bit controls when interrupts (SMI#, SCI) are generated in response to assertion of the PWRBTN# pin. This bit's values cause the following behavior:</p> <p>- '0': The 16ms debounce period applies to all usages of the PWRBTN# pin (legacy behavior).            - '1': When a falling edge occurs on the PWRBTN# pin, an interrupt is generated and the 16ms debounce timer starts. Subsequent interrupts are masked while the debounce timer is running.</p> <p>Note: Power button override logic always samples the post-debounce version of the pin.            This bit is reset by RTCRST# assertion.</p>
9:8	0h RW/L	<p><b>Reset Power Cycle Duration (PWR_CYC_DUR):</b> The value in this register determines the minimum time a platform will stay in reset (SLP_S3#, SLP_S4#, SLP_S5# asserted and also SLP_A# and SLP_LAN# asserted if applicable) during a host partition reset with power cycle or a global reset. The duration programmed in this register takes precedence over the applicable SLP_# stretch timers in these reset scenarios. This field is not writable when the SLP_Sx# Stretching Policy Lock-Down bit is set.</p> <p>Note that the duration programmed in this register should never be smaller than the stretch duration programmed in the following registers -</p> <ul style="list-style-type: none"> <li>- GEN_PMCON_3.SLP_S3_MIN_ASST_WDTH</li> <li>- GEN_PMCON_3.S4MAW</li> <li>- PM_CFG.SLP_A_MIN_ASST_WDTH</li> <li>- PM_CFG.SLP_LAN_MIN_ASST_WDTH</li> </ul> <p>This bit is reset by RTCRST# assertion.</p> <p>00 = 4 - 5 seconds            01 = 3 - 4 seconds            10 = 2 - 3 seconds            11 = 1 - 2 seconds</p>
7:6	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
5	1h RW/V	<b>CPU OC Strap (COCS):</b> SW programs this pin with the value that should be reflected to the GPIO8_OCS pin, when the pin is in native mode. Hardware also sets this bit when the over-clocking watchdog timer expires. This bit is reset by RSMRST# assertion.
4:2	0h RO	Reserved.
1:0	0h RW/V	<b>Timing tPCH25 (TIMING_tPCH25):</b> This field configures the tPCH25 timing involved in the power down flow (PROCPWRGD de-assertion to CLKOUT_BCLK turning OFF). Encodings (all min timings): 00: 10 us (default) 01: 100 us 10: 1 ms 11: 10 ms

### 5.3.8 Message to PMC (MTPMC)—Offset 20h

BIOS may need to program this register.

### 5.3.9 PCH Power Management Status (PCH\_PM\_STS2)—Offset 24h

This register contains misc. fields used to record events pertaining to PCH power management. Unless otherwise indicated, all RWC bits are cleared with a write of '1' by software.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
		RSVD			CRD			
					ME_HBPD			
					PINSTOP_ACK			
					RSVD			
					SMT_RST_ACK			
					RSVD			
					SPI_HRHS			
					XCK_HRHS			
					CPU_S345RW_ACK			
					RSVD			
					DMI_L23			
					SMB_SRHS			
					SP_L23			
					XHCI_HRHS			
					RSVD			





Bit Range	Default and Access	Field Name (ID): Description
31:15	0h RO	Reserved.
14	0h RW/1C/V	<b>CPU Reset Done Failure (CRD)</b> : CPU Reset Done message did not arrive from the CPU.
13	0h RW/1C/V	<b>ME Host Boot Prep Done Failure (ME_HBPD)</b> : ME Host Boot Preparation did not complete.
12	0h RW/1C/V	<b>PINSTOP Acknowledge Failure (PINSTOP_ACK)</b> : The GbE PHY did not respond to the PINSTOP message.
11	0h RO	Reserved.
10	0h RW/1C/V	<b>SMT Reset Acknowledge Failure (SMT_RST_ACK)</b> : One or more SMT controllers did not respond to the CSME bus reset warning.
9	0h RO	Reserved.
8	0h RW/1C/V	<b>SPI Common Prep Handshake Failure (SPI_HRHS)</b> : The SPI controller did not complete the host partition reset/Sx entry handshake.
7	0h RW/1C/V	<b>XCK Common Prep Handshake Failure (XCK_HRHS)</b> : The integrated clocking unit did not complete the host partition reset/Sx entry handshake.
6	0h RW/1C/V	<b>CPU S345/Reset Warn Acknowledge Failure (CPU_S345RW_ACK)</b> : The CPU did not respond to the GO_S345 or RESET_WARN message.
5	0h RO	Reserved.
4	0h RW/1C/V	<b>DMI L23 Entry Failure (DMI_L23)</b> : The DMI interface did not respond to the request to entry L23.
3	0h RW/1C/V	<b>SMBus Host Reset Handshaking Failure (SMB_SRHS)</b> : The host SMBus controller did not complete the host partition reset handshake.
2	0h RW/1C/V	<b>South Port L23 Entry Failure (SP_L23)</b> : The PCH PCI Express ports did not complete the host partition reset/Sx entry handshake.
1	0h RW/1C/V	<b>XHCI Common Prep Handshake Failure (XHCI_HRHS)</b> : The XHCI controller did not complete the host partition reset/Sx entry handshake.
0	0h RO	Reserved.

### 5.3.10 S3 Power Gating Policies (S3\_PWRGATE\_POL)—Offset 28h

This register contains policy bits to configure various power gating options while the system is in S3. Note that setting any of these policies to "enabled" may not directly result in power gating - in some cases other HW qualifications may be dynamically applied.

This register is in the RTC power well and is reset by RTCRST# assertion.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
RSVD								S3DC_GATE_SUS	S3AC_GATE_SUS

Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	0h RW	<b>S3 Power Gate Enable in DC Mode: SUS Well (S3DC_GATE_SUS):</b> A '1' in this bit enables power gating of the SUS well in S3 while operating on DC power (based on the AC_PRESENT pin value).
0	0h RW	<b>S3 Power Gate Enable in AC Mode: SUS Well (S3AC_GATE_SUS):</b> A '1' in this bit enables power gating of the SUS well in S3 while operating on AC power (based on the AC_PRESENT pin value).

### 5.3.11 S4 Power Gating Policies (S4\_PWRGATE\_POL)—Offset 2Ch

This register contains policy bits to configure various power gating options while the system is in S4. Note that setting any of these policies to "enabled" may not directly result in power gating - in some cases other HW qualifications may be dynamically applied.

This register is in the RTC power well and is reset by RTCRST# assertion.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
RSVD								S4DC_GATE_SUS	S4AC_GATE_SUS



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	0h RW	<b>S4 Power Gate Enable in DC Mode: SUS Well (S4DC_GATE_SUS):</b> A '1' in this bit enables power gating of the SUS well in S4 while operating on DC power (based on the AC_PRESENT pin value).
0	0h RW	<b>S4 Power Gate Enable in AC Mode: SUS Well (S4AC_GATE_SUS):</b> A '1' in this bit enables power gating of the SUS well in S4 while operating on AC power (based on the AC_PRESENT pin value).

### 5.3.12 S5 Power Gating Policies (S5\_PWRGATE\_POL)—Offset 30h

This register contains policy bits to configure various power gating options while the system is in S5. Note that setting any of these policies to "enabled" may not directly result in power gating - in some cases other HW qualifications may be dynamically applied.


This register is in the RTC power well and is reset by RTCRST# assertion.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15	0h RW	<b>S5 Power Gate Enable in DC Mode: SUS Well (S5DC_GATE_SUS):</b> A '1' in this bit enables power gating of the SUS well in S5 while operating on DC power (based on the AC_PRESENT pin value).
14	0h RW	<b>S5 Power Gate Enable in AC Mode: SUS Well (S5AC_GATE_SUS):</b> A '1' in this bit enables power gating of the SUS well in S5 while operating on AC power (based on the AC_PRESENT pin value).
13:0	0h RO	Reserved.



### 5.3.13 DeepSx Configuration (DSX\_CFG)—Offset 34h

This register contains misc. fields used to configure the PCH's power management behavior.

This register is in the RTC power well and is reset by RTCRST# assertion.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0	
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	
RSVD							WAKE_PIN_DSX_EN	ACPRES_PD_DSX_DIS	LAN_WAKE_PIN_DSX_EN

Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RO	Reserved.
2	0h RW	<p><b>WAKE# Pin DeepSx Enable (WAKE_PIN_DSX_EN):</b> When this bit is 1, the PCI Express WAKE# pin is monitored while in Deep Sx, supporting waking from Deep Sx due to assertion of this pin. In this case, the platform must externally pull up the pin to the DSW (instead of pulling up to the SUS as has historically been the case). When this bit is 0:</p> <ul style="list-style-type: none"> <li>- DeepSx enabled configurations: The PCH internal pull-down on the WAKE# pin is enabled in Deep Sx and during G3 exit and the pin is not monitored during this time.</li> <li>- Deep Sx disabled configurations: The PCH internal pull-down on the WAKE# pin is never enabled</li> </ul> <p>Note: Deep Sx disabled configurations must leave this bit at 0.</p>
1	0h RW	<p><b>AC_PRESENT Pin Pulldown in DeepSx Disable (ACPRES_PD_DSX_DIS):</b> When this bit is 1, the internal pull-down on the ACPRESENT pin is disabled. However, the pulldown is not necessarily enabled if the bit is '0'. This bit must be left at '0' for Deep Sx disabled configurations, and the pulldown is disabled for those configurations even though the bit is '0'. To support ME wakes from Deep Sx, the pin is always monitored regardless of the value of this host policy bit. When this bit is '0':</p> <ul style="list-style-type: none"> <li>DeepSx enabled configurations: The PCH internal pull-down on ACPRESENT is enabled in Deep Sx and during G3 exit.</li> <li>Deep Sx disabled configurations: The PCH internal pull-down on ACPRESENT is always disabled.</li> </ul>



Bit Range	Default and Access	Field Name (ID): Description
0	0h RW	<b>LAN_WAKE# Pin DeepSx Enable (LAN_WAKE_PIN_DSX_EN):</b> When this bit is 1, the LAN_WAKE# pin is monitored while in DeepSx, supporting waking from DeepSx due to assertion of this pin. In this case, the platform must drive the pin to the correct value while in DeepSx. DeepSx disabled configurations must leave this bit at 0. When this bit is 0: DeepSx enabled configurations: The PCH internal pull-down on LAN_WAKE# pin is enabled in deep-Sx and during G3 exit and the pin is not monitored during this time. DeepSx disabled configurations: The PCH internal pull-down is never enabled


### 5.3.14 Power Management Configuration Reg 2 (PM\_CFG2)—Offset 3Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RW	<b>Power Button Override Period (PBOP):</b> This field determines, while the power button remains asserted, how long the PMC will wait before initiating a global reset. Encoding: 000b - 4 seconds 001b - 6 seconds 010b - 8 seconds 011b - 10 seconds 100b - 12 seconds 101b - 14 seconds Others - Reserved This bit is reset by DSW_PWROK de-assertion.
28	0h RW/L	<b>Power Button Native Mode Disable (PB_DIS):</b> When this bit is '0' (default), the PMC's power button logic will act upon the input value from the GPIO unit, as normal. When this bit is set to '1', the PMC must force its internal version of the power button pin to '1'. This will result in the PMC logic constantly seeing the pin as de-asserted. This bit is reset by RTCRST# assertion.



Bit Range	Default and Access	Field Name (ID): Description
27	0h RO	Reserved.
26	0h RW/V	<b>DRAM_RESET# Control (DRAM_RESET_CTL):</b> BIOS uses this bit to control the DRAM_RESET# pin from the PCH, which is routed to the reset pin on the DRAM. Encoding: 0 = DRAM_RESET# output is asserted (driven low) 1 = DRAM_RESET# output is tri-stated. Note: This bit is cleared to '0' by HW when SLP_S4# goes low. This bit is reset by DSW_PWROK de-assertion.
25:0	0h RO	Reserved.

**5.3.15 Chipset Initialization Register 40 (CIR40)—Offset 40h**

BIOS may program this register.

**5.3.16 Chipset Initialization Register 44 (CIR44)—Offset 44h**

BIOS may program this register.

**5.3.17 Chipset Initialization Register 48 (CIR48)—Offset 48h**

BIOS may program this register.

**5.3.18 Chipset Initialization Register 4C (CIR4C)—Offset 4Ch**

BIOS may program this register.

**5.3.19 Chipset Initialization Register 50 (CIR50)—Offset 50h**

BIOS may program this register.

**5.3.20 Chipset Initialization Register 54 (CIR54)—Offset 54h**

BIOS may program this register.

**5.3.21 Chipset Initialization Register 58 (CIR58)—Offset 58h**

BIOS may program this register.

**5.3.22 Chipset Initialization Register 60 (CIR60)—Offset 60h**

BIOS may program this register.

**5.3.23 Chipset Initialization Register 68 (CIR68)—Offset 68h**

BIOS may program this register.



**5.3.24 Chipset Initialization Register 78 (CIR78)—Offset 78h**

BIOS may program this register.

**5.3.25 Chipset Initialization Register 7C (CIR7C)—Offset 7Ch**

BIOS may program this register.

**5.3.26 Chipset Initialization Register 80 (CIR80)—Offset 80h**

BIOS may program this register.

**5.3.27 Chipset Initialization Register 84 (CIR84)—Offset 84h**

BIOS may program this register.

**5.3.28 Chipset Initialization Register 88 (CIR88)—Offset 88h**

BIOS may program this register.

**5.3.29 Chipset Initialization Register 8C (CIR8C)—Offset 8Ch**

BIOS may program this register.

**5.3.30 Chipset Initialization Register 90 (CIR90)—Offset 90h**

BIOS may program this register.

**5.3.31 Chipset Initialization Register 98 (CIR98)—Offset 98h**

BIOS may program this register.

**5.3.32 Chipset Initialization Register A0 (CIRA0)—Offset A0h**

BIOS may program this register.

**5.3.33 Chipset Initialization Register A4 (CIRA4)—Offset A4h**

BIOS may program this register.

**5.3.34 Chipset Initialization Register A8 (CIRA8)—Offset A8h**

BIOS may program this register.

**5.3.35 Chipset Initialization Register AC (CIRAC)—Offset ACh**

BIOS may program this register.

**5.3.36 Chipset Initialization Register B0 (CIRB0)—Offset B0h**

BIOS may program this register.



### 5.3.37 Chipset Initialization Register B4 (CIRB4)—Offset B4h

BIOS may program this register.

### 5.3.38 Chipset Initialization Register C0 (CIRC0)—Offset C0h

BIOS may program this register.

### 5.3.39 PMSYNC Thermal Power Reporting Configuration (PMSYNC\_TPR\_CFG)—Offset C4h

This register contains configuration bits that apply to PCH reporting of thermal and power status to the Processor.  
Power Well: Primary.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0	
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	
RSVD				RSVD					
PCH2CPU_TT_EN		PCH2CPU_TT_STATE							

Bit Range	Default and Access	Field Name (ID): Description
31:27	0h RO	Reserved.
26	0h RW/L	<b>PCH-to-CPU Thermal Throttle Enable (PCH2CPU_TT_EN):</b> When this bit is set to '1' the PCH is enabled to set the thermal throttle request to the PROC using the PMSYNC PCH_THERM_STATUS bit. When this bit is '0', the PCH-to-CPU Thermal Throttling request is disabled.
25:24	0h RW/L	<b>PCH-to-CPU Thermal Throttle State (PCH2CPU_TT_STATE):</b> This field specifies the PCH T-State level at which the PMC asserts the Thermal Throttle (PCH_THERM_STATUS) bit to the PROC. The PMC requests thermal throttling when the T-State, which is reported from the Thermal Sensor cluster, is greater than or equal to this state. Note: Refer to BIOS specification on the supported setting.
23:0	0h RO	Reserved.





### 5.3.40 PM\_SYNC Miscellaneous Configuration (PM\_SYNC\_MISC\_CFG)—Offset C8h

This register is used to configure miscellaneous aspects of the PM\_SYNC pin. This register is in the CORE power well and is reset by PLTRST#.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h

3	2	2	2	1	1	8	4	0											
1	8	4	0	6	2														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RSVD				PM_SYNC_LOCK	RSVD	GPIO_D_SEL	GPIO_C_SEL	GPIO_B_SEL	GPIO_A_SEL	RSVD									

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15	0h RW/L	<b>PM_SYNC Configuration Lock (PM_SYNC_LOCK):</b> The bit is used to lock down the settings of several PM_SYNC-related configuration bits. This bit is self-locking (i.e. once written to '1', it can only be cleared by PLTRST#).
14:12	0h RO	Reserved.
11	0h RW/L	<b>GPIO_D Pin Selection (GPIO_D_SEL):</b> There are two possible GPIOs that can be routed to the GPIO_D PM_SYNC state. This bit selects between them: 0: CPU_GP_3 (default) 1: CPU_GP_2 This field is not writeable when PM_SYNC_LOCK=1.
10	0h RW/L	<b>GPIO_C Pin Selection (GPIO_C_SEL):</b> There are two possible GPIOs that can be routed to the GPIO_C PM_SYNC state. This bit selects between them: 0: CPU_GP_0 (default) 1: CPU_GP_1 This field is not writeable when PM_SYNC_LOCK=1.
9	0h RW/L	<b>GPIO_B Pin Selection (GPIO_B_SEL):</b> There are two possible GPIOs that can be routed to the GPIO_B PM_SYNC state. This bit selects between them: 0: CPU_GP_2 (default) 1: CPU_GP_0 This field is not writeable when PM_SYNC_LOCK=1.
8	0h RW/L	<b>GPIO_A Pin Selection (GPIO_A_SEL):</b> There are two possible GPIOs that can be routed to the GPIO_A PM_SYNC state. This bit selects between them: 0: CPU_GP_1 (default) 1: CPU_GP_3 This field is not writeable when PM_SYNC_LOCK=1.
7:0	0h RO	Reserved.



### 5.3.41 Chipset Initialization Register D0 (CIRD0)—Offset D0h

BIOS may program this register.

### 5.3.42 Chipset Initialization Register D4 (CIRD4)—Offset D4h

BIOS may program this register.

### 5.3.43 Chipset Initialization Register DC (CIRDC)—Offset DCh

BIOS may program this register.

### 5.3.44 Chipset Initialization Register E0 (CIRE0)—Offset E0h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD				HOST_WLAN_PP_EN DSX_WLAN_PP_EN	RSVD			

Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17	0h RW	<b>Host Wireless LAN Phy Power Enable (HOST_WLAN_PP_EN):</b> This policy bit is set by Host software when it desires the wireless LAN PHY to be powered in Sx power states for wakes over wireless LAN (WoWLAN). This bit is reset by DSW_PWROK de-assertion.
16	0h RW	<b>Deep Sx WLAN Phy Power Enable (DSX_WLAN_PP_EN):</b> When set to '1, PMC will keep SLP_WLAN# high in deep-Sx to enable WoWLAN. Note: 1. This policy bit will be applied for Deep Sx entry from S3, S4 and S5. 2. This bit does not affect SLP_WLAN# behaviour in Sx after G3 or after a global reset 3. HOST_WLAN_PP_EN must be set when this bit is set. This bit is reset by DSW_PWROK de-assertion.
15:0	0h RO	Reserved.



### 5.3.45 Chipset Initialization Register E4 (CIRE4)—Offset E4h

BIOS may program this register.

### 5.3.46 Chipset Initializatin Register E8 (CIRE8)—Offset E8h

BIOS may program this register.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 8000h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD USB2_PHY_PG_EN	RSVD			VCCST_TMR	RSVD	CPU_IOVR_RAMP_DUR		

Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	Reserved.
30	0h RW	<b>USB2 PHY SUS Well Power Gating Enable (USB2_PHY_PG_EN):</b> If this bit is '1', dynamic power gating of the USB2 PHY SUS well is enabled. If this bit is '0', it prevents HW from initiating power gating entry. Note: the USB2 PHY SUS well is power gated by default while in Sx after global_rst_b assertion. So HW will not spontaneously exit power gating while in Sx just because this bit is 0.
29:16	0h RO	Reserved.
15:12	8h RW	<b>VccST Ramp Timer (VCCST_TMR):</b> This field determines the time from when SLP_S0# de-asserts until the CPU's VccST gated rail has ramped back up after being gated in C10. This timer starts when SLP_S0# asserts and has the effect of delaying any transactions on PM_SYNC until it expires. Encoding: 0h: 0us(disabled) 1h: 30us 2h: 35us 3h: 40us ... Fh: 100us Note: If the VccST bit in the CPU shutdown overrides virtual register is set to '1', the VccST gated domain will never be shut down (SLP_S0# will remain at '1' in C10). And so this timer will never start, allowing the PMC to send PM_SYNC traffic without waiting for this timer during C10 exit. This field is reset by PLTRST# assertion.
11:9	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
8:0	0h RW	<b>CPU I/O VR Ramp Duration (CPU_IOVR_RAMP_DUR):</b> This value is used in the CPU I/O VR ramp timer and has a 10us granularity. Encoding: 000h: reserved 001h: 10us 002h: 20us 003h: 30us ... 1FFh: 5.1ms This field is reset by PLTRST# assertion.

### 5.3.47 ACPI Timer Control (ACPI\_TMR\_CTL)—Offset FCh

This register allows software to disable the ACPI Timer, which could result in power savings for the PCH.


This register is in the CORE power well and is reset by PLTRST#

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	0h RW	<b>ACPI Timer Disable (ACPI_TIM_DIS):</b> This bit determines whether the ACPI Timer is enabled to run. - 0: ACPI Timer is enabled (default) - 1: ACPI Timer is disabled (halted at the current value)  Even when enabled, the timer only runs during S0. This bit must only be set to "1" if the operating system can tolerate disabling the 14.31818 MHz ACPI PM Timer. Note: 1. Some operating systems may only tolerate disabling the timer during entry into deep idle states. In such cases, the bit must be set to "1" during entry into those states and cleared to "0" during exit. This bit is reset by PLTRST# assertion.



Bit Range	Default and Access	Field Name (ID): Description
0	0h RW/1S/V	<b>ACPI Timer Clear (ACPI_TIM_CLR):</b> Writing a 1 to this bit will clear the ACPI Timer to all 0s. Hardware will automatically clear the bit back to 0 once the timer clear operation has completed. Writing a 0 to this bit has no effect. Implementation Note: The PCH must be capable of honoring this bit even while ACPI_TIM_DIS=1. This bit is reset by PLTRST# assertion.


### 5.3.48 Last TSC Alarm Value[31:0] (TSC\_ALARM\_LO)—Offset 110h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Last TSC Alarm Value [31:0] (TSC_ALARM_VAL_LO):</b> This field contains bits 31:0 of the last TSC alarm value received from the CPU. This field is reset by PLTRST# assertion.


### 5.3.49 Last TSC Alarm Value[63:32] (TSC\_ALARM\_HI)—Offset 114h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Last TSC Alarm Value [63:32] (TSC_ALARM_VAL_HI):</b> This field contains bits 63:32 of the last TSC alarm value received from the CPU. This field is reset by PLTRST# assertion.


### 5.3.50 GPIO Configuration (GPIO\_CFG)—Offset 120h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 432h





Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11:8	4h RW	<b>GPIO Group to GPE_DW2 assignment encoding (GPE0_DW2):</b> This register assigns a specific GPIO Group to the ACPI GPE0[95:64]. The selected GPIO group will be mapped to lower bits of the GPE register 0h = GPP_A[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 1h = GPP_B[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 2h = GPP_C[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 3h = GPP_D[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 4h = GPP_E[12:0] mapped to GPE[76:64]; GPE[95:77] not used. 5h = GPP_F[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 6h = GPP_G[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 7h = GPP_H[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 8h = GPP_I[10:0] mapped to GPE[74:64]; GPE[95:75] not used. 9h = GPD[11:0] mapped to GPE[75:64]; GPE[95:76] not used.
7:4	3h RW	<b>GPIO Group to GPE_DW1 assignment encoding (GPE0_DW1):</b> This register assigns a specific GPIO Group to the ACPI GPE0[63:32]. The selected GPIO group will be mapped to lower bits of the GPE register 0h = GPP_A[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 1h = GPP_B[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 2h = GPP_C[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 3h = GPP_D[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 4h = GPP_E[12:0] mapped to GPE[44:32]; GPE[63:45] not used. 5h = GPP_F[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 6h = GPP_G[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 7h = GPP_H[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 8h = GPP_I[10:0] mapped to GPE[42:32]; GPE[63:43] not used. 9h = GPD[11:0] mapped to GPE[43:32]; GPE[63:44] not used.
3:0	2h RW	<b>GPIO Group to GPE_DW0 assignment encoding (GPE0_DW0):</b> This register assigns a specific GPIO Group to the ACPI GPE0[31:0]. The selected GPIO group will be mapped to lower bits of the GPE register 0h = GPP_A[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 1h = GPP_B[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 2h = GPP_C[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 3h = GPP_D[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 4h = GPP_E[12:0] mapped to GPE[12:0]; GPE[31:13] not used. 5h = GPP_F[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 6h = GPP_G[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 7h = GPP_H[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 8h = GPP_I[10:0] mapped to GPE[10:0]; GPE[31:11] not used. 9h = GPD[11:0] mapped to GPE[11:0]; GPE[31:12] not used.

### 5.3.51 Global Reset Causes (GBLRST\_CAUSE0)—Offset 124h

This register logs causes of host partition resets.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



3	2	2	2	1	1	8	4	0													
1	8	4	0	6	2	8	4	0													
0	0	0	0	0	0	0	0	0													
RSVD			OC_WDT_EXP_ICCSURV	OC_WDT_EXP_NO_ICCSURV	RSVD	ME_UNCOR_ERR	PROC_THRM_WDT	RSVD	SYSPWR_FLR	PCHPWR_FLR	PMC_GRST	ME_WDT	PMC_WDT	RSVD	ME_GBL	PROC_TRIP	ME_PBO	PCH_CAT_TMP	PMC_UNC_ERR	PB_OVR	RSVD

Bit Range	Default and Access	Field Name (ID): Description
31:21	0h RO	<b>Reserved (RSVD)</b>
20	0h RW/1C/V	<b>Over-Clocking WDT Expiration In ICC Survivability Mode (OC_WDT_EXP_ICCSURV):</b> This bit is set to 1 by hardware when a global reset is triggered by the expiration of the over-clocking watchdog timer while running in a mode that has ICC survivability impact (OC_WDT_ICCSURV=1). This bit is reset by DSW_PWROK de-assertion.
19	0h RW/1C/V	<b>Over-Clocking WDT Expiration In Non-ICC Survivability Mode (OC_WDT_EXP_NO_ICCSURV):</b> This bit is set to 1 by hardware when a global reset is triggered by the expiration of the over-clocking watchdog timer while running in a mode that does not have ICC survivability impact (OC_WDT_ICCSURV=0). This bit is reset by DSW_PWROK de-assertion.
18	0h RO	Reserved.
17	0h RW/1C/V	<b>Intel ME HW Uncorrectable Error (ME_UNCOR_ERR):</b> This bit is set to '1' by hardware when a global reset is triggered by Intel ME hardware due to the detection of an uncorrectable ECC or parity error on a data read from one of its SRAMs. This bit is reset by DSW_PWROK de-assertion.
16	0h RW/1C/V	<b>Processor Thermal Runaway Watchdog Timer (PROC_THRM_WDT):</b> This bit is set to '1' by hardware when a global reset is triggered by the expiration of the Processor Thermal Runaway Watchdog Timer. This bit is reset by DSW_PWROK de-assertion.
15:13	0h RO	Reserved.
12	0h RW/1C/V	<b>SYS_PWROK Failure (SYSPWR_FLR):</b> This bit is set to '1' by hardware when a global reset is triggered by an unexpected loss of SYS_PWROK. This bit is reset by DSW_PWROK de-assertion.
11	0h RW/1C/V	<b>PCH_PWROK Failure (PCHPWR_FLR):</b> This bit is set to '1' by hardware when a global reset is triggered by an unexpected loss of PCH_PWROK. This bit is reset by DSW_PWROK de-assertion.
10	0h RW/1C/V	<b>Power Management Controller Global Reset (PMC_GRST):</b> This bit is set to '1' by hardware when a global reset is triggered by a request from power management controller. This bit is reset by DSW_PWROK de-assertion.
9	0h RW/1C/V	<b>Intel Management Engine Watchdog Timer (ME_WDT):</b> This bit is set to '1' by hardware when a global reset is triggered by the second expiration of the Intel® Management Engine watchdog timer. This bit is reset by DSW_PWROK de-assertion.





Bit Range	Default and Access	Field Name (ID): Description
8	0h RW/1C/V	<b>Power Management Controller Watchdog Timer (PMC_WDT):</b> This bit is set to '1' by hardware when a global reset is triggered by the second expiration of the PMC watchdog timer. This bit is reset by DSW_PWROK de-assertion.
7	0h RO	Reserved.
6	0h RW/1C/V	<b>ME-Initiated Global Reset (ME_GBL):</b> This bit is set to '1' by hardware when a global reset is triggered by Intel ME FW. This bit is reset by DSW_PWROK de-assertion.
5	0h RW/1C/V	<b>Processor Thermal Trip (PROC_TRIP):</b> This bit is set to '1' by hardware when a global reset is triggered by a processor thermal trip event (i.e. an assertion of the THRMTRIP# pin). This bit is reset by DSW_PWROK de-assertion.
4	0h RW/1C/V	<b>ME-Initiated Power Button Override (ME_PBO):</b> This bit is set to '1' by hardware when a global reset is triggered by ME-Initiated Power Button Override. This bit is reset by DSW_PWROK de-assertion.
3	0h RW/1C/V	<b>PCH Catastrophic Temperature Event (PCH_CAT_TMP):</b> This bit is set to '1' by hardware when a global reset is triggered by a catastrophic temperature event from the PCH internal thermal sensor. This bit is reset by DSW_PWROK de-assertion.
2	0h RW/1C/V	<b>PMC SUS RAM Uncorrectable Error (PMC_UNC_ERR):</b> This bit is set to '1' by hardware when a global reset is triggered due to an uncorrectable parity error on a data read from one of the PMC SUS well register files. This bit is reset by DSW_PWROK de-assertion.
1	0h RW/1C/V	<b>Power Button Override (PB_OVR):</b> This bit is set to '1' by hardware when a global reset is triggered by a power button override (i.e. an assertion of the PWRBTN# pin for 5 seconds). This bit is reset by DSW_PWROK de-assertion.
0	0h RO	Reserved.

### 5.3.52 Global Reset Causes Register 1 (GBLRST\_CAUSE1)—Offset 128h


This register logs causes of host partition resets.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:6	0h RO	Reserved.
5	0h RW/1C/V	<b>ME Set Power Button Status (ME_SET_PBO_STS):</b> If this bit is set, the cause of the previous global reset was ME FW setting the power button override status. This bit is reset by DSW_PWROK de-assertion.
4	0h RO	Reserved.
3	0h RW/1C/V	<b>Host SMBus Initiated Reset (HSMB_INIT_RST):</b> If this bit is set, the cause of the previous global reset was a global reset request received over the host SMBus interface. This bit is reset by DSW_PWROK de-assertion.
2	0h RW/1C/V	<b>Host Partition Reset Promotion (HOST_RST_PROM):</b> If this bit is set, the cause of the previous global reset was a host partition reset that was promoted to a global reset either due to ME or host policy. This bit is reset by DSW_PWROK de-assertion.
1	0h RW/1C/V	<b>Sx Entry Timeout (SX_ENTRY_TIMEOUT):</b> If this bit is set, the cause of the previous global reset was an expiration of the timer that runs during Sx entry. This bit is reset by DSW_PWROK de-assertion.
0	0h RW/1C/V	<b>Host Partition Reset Timeout (HOST_RESET_TIMEOUT):</b> If this bit is set, the cause of the previous global reset was an expiration of the timer that runs during host partition resets. This bit is reset by DSW_PWROK de-assertion.


### 5.3.53 SLP S0 RESIDENCY (SLP\_S0\_RES)—Offset 13Ch

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Residency In S0:</b> This field contains the amount of time that the SLP_S0 has been asserted before. Note that this counter can wrap and that should not be of any concern. It will also count in 100us granularity. This field is reset by PLTRST# assertion.


### 5.3.54 ModPhy Power Management Configuration 1 (MODPHY\_PM\_CFG1)—Offset 200h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** FFFFh



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW	<b>MODPHY Lane S0 SUS Well Power Gating Policy [15:0] (MLS0SWPGP):</b> This is a bit per lane that controls SUS Well Power Gating for a ModPHY lane to be used for S0 and S0ix use models. Bit 0: Corresponds to ModPHY Lane 0 Bit 1: Corresponds to ModPHY Lane 1 Bit 2: Corresponds to ModPHY Lane 2 : : Bit 15: Corresponds to ModPHY Lane 15 For each lane: 0: Lane power gating not permitted in S0. 1: Lane power gating is permitted in S0. Note that strap information/PCIe Lane reversal information will be factored by BIOS when programming these bits in the configuration registers. Note that it is illegal SW programming to have a bit location to be 1 in this field and the corresponding bit position to be 0 in MLSXSWPGP





### 5.3.56 MODPHY Power Management Configuration 3 (MODPHY\_PM\_CFG3)—Offset 208h


This register contains misc. fields used to configure the PCH's power management behavior with respect to the modPHY.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RO	Reserved.
19:0	0h RW	<p><b>Controller SPD RTD3 Request [19:0] (MSPDRTREQ):</b> This field represents ASL code trigger request for ModPHY SPD gating. If this bit is set (to 1) for a controller, it implies that ASL code provides consent for SPD to be gated for the corresponding controller's lanes.</p> <p>ASL code will exist for all controllers that are enabled. However, the controllers that are not enabled (Function Disabled), this field will be statically set by BIOS to activate ASL component in SPD gating equations.</p> <p>Bit 0: Corresponds to PCIe Controller A, Function 0            Bit 1: Corresponds to PCIe Controller A, Function 1            Bit 2: Corresponds to PCIe Controller A, Function 2            Bit 3: Corresponds to PCIe Controller A, Function 3            Bit 4: Corresponds to PCIe Controller B, Function 0            Bit 5: Corresponds to PCIe Controller B, Function 1            Bit 6: Corresponds to PCIe Controller B, Function 2            Bit 7: Corresponds to PCIe Controller B, Function 3            Bit 8: Corresponds to PCIe Controller C, Function 0            Bit 9: Corresponds to PCIe Controller C, Function 1            Bit 10: Corresponds to PCIe Controller C, Function 2            Bit 11: Corresponds to PCIe Controller C, Function 3            Bit 12: Corresponds to SATA Controller            Bit 13: Corresponds to Gbe Controller            Bit 14: Corresponds to xHCI Controller            Bit 15: Corresponds to xDCI Controller            Bits[19:16]: Reserved            This field is reset by PLTRST# assertion.</p>

### 5.3.57 MODPHY Power Management Configuration 4 (MODPHY\_PM\_CFG4)—Offset 20Ch


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RO	Reserved.
19:0	0h RO/V	<p><b>Controller SPD RTD3 Request Acknowledge [19:0] (MSPDRTRACK):</b> This field represents the acknowledge for ASL code trigger request for ModPHY SPD gating. PMC sets a bit in this field to 1 to acknowledge that it has registered the corresponding MSPDRTRREQ. Note that the action of setting this bit to 1 is immediate, no other gating conditions are involved in this. Actual SPD shutdown may happen later once other power gating conditions have been satisfied as well.</p> <p>PMC clears a bit to 0 in this field once the corresponding MSPDRTRREQ is cleared by the ASL code and SPD state has been fully restored.</p> <p>Bit 0: Corresponds to PCIe Controller A, Function 0                      Bit 1: Corresponds to PCIe Controller A, Function 1                      Bit 2: Corresponds to PCIe Controller A, Function 2                      Bit 3: Corresponds to PCIe Controller A, Function 3                      Bit 4: Corresponds to PCIe Controller B, Function 0                      Bit 5: Corresponds to PCIe Controller B, Function 1                      Bit 6: Corresponds to PCIe Controller B, Function 2                      Bit 7: Corresponds to PCIe Controller B, Function 3                      Bit 8: Corresponds to PCIe Controller C, Function 0                      Bit 9: Corresponds to PCIe Controller C, Function 1                      Bit 10: Corresponds to PCIe Controller C, Function 2                      Bit 11: Corresponds to PCIe Controller C, Function 3                      Bit 12: Corresponds to SATA Controller                      Bit 13: Corresponds to Gbe Controller                      Bit 14: Corresponds to xHCI Controller                      Bit 15: Corresponds to xDCI Controller                      Bits[19:16]: Reserved                      This field is reset by PLTRST# assertion.</p>

### 5.3.58 Chipset Initialization Register 31C (CIR31C)—Offset 31Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD			XTALSDQDIS	RSVD		SLP_S0_MIN_ASST_WDTH	SLP_S0_EXIT_LAT	

Bit Range	Default and Access	Field Name (ID): Description
31:23	0h RO	Reserved.
22	0h RW	<b>24MHz Crystal Shutdown Qualification Disable (XTALSDQDIS):</b> 0 = SLP_S0# assertion requires the 24MHz Crystal Oscillator to be shutdown. Once SLP_S0# is asserted, the Crystal oscillator should be kept off until PMC notifies it is allowed to be re-enabled. 1 = SLP_S0# assertion does not require the 24MHz Crystal to be shutdown.
21:12	0h RO	Reserved.
11:9	0h RW	<b>SLP_S0# Minimum Assertion Width (SLP_S0_MIN_ASST_WDTH):</b> 000 = 2us 001 = 4us 010 = 10us 011 = 26us 100 = 50us 101 = 100us 110 = 500us 111 = 1ms Implementation Note: These encodings are defined as even numbers in order to ease the HW operations that use them.
8:0	0h RW	<b>SLP_S0# De-assertion Exit Latency (SLP_S0_EXIT_LAT):</b> This value is used in the SLP_S0# exit timer and has a 10us granularity. 000h = 0us (reserved) 001h = 10us 002h = 20us 003h = 30us  1FFh = 5.1ms

### 5.3.59 Chipset Initialization Register 324 (CIR324)—Offset 324h

BIOS may program this register.

### 5.3.60 Chipset Initialization Register 328 (CIR328)—Offset 328h

BIOS may program this register.

### 5.3.61 Chipset Initialization Register 32C (CIR32C)—Offset 32Ch

BIOS may program this register.




### 5.3.62 Clock Source Shutdown Control Reg 2 (CS\_SD\_CTL2)—Offset 3ECh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:25	0h RO	Reserved.
24	0h RW	<b>Clock Source 1 Override Value (CS1_OVR_VAL):</b> When CS1_OVR_EN = 1, CS1_OVR_VAL will be driven on the PLLOFFOK signal for clock source 1. Note: Clock source 1 maps to Gen2 PLL which is used to generate the IOSF primary clock.
23:19	0h RO	Reserved.
18	0h RW	<b>Clock Source 3 Override Enable (CS3_OVR_EN):</b> When CS2_OVR_EN = 1, CS2_OVR_VAL will be driven on the PLLOFFOK signal for clock source 3.
17	0h RW	<b>Clock Source 2 Override Enable (CS2_OVR_EN):</b> When CS2_OVR_EN = 1, CS2_OVR_VAL will be driven on the PLLOFFOK signal for clock source 2.
16	0h RW	<b>Clock Source 1 Override Enable (CS1_OVR_EN):</b> When CS1_OVR_EN = 1, CS1_OVR_VAL will be driven on the PLLOFFOK signal for clock source 1.
15:0	0h RO	Reserved.

### 5.3.63 PFET Enable Ack Register 0 (PPFEAR0)—Offset 590h

Intel(R) IP is power gated when the corresponding bit in PPFEAR0 or PPFEAR1 is set to 1

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
17	0h RO/V	<b>ISH domain PFET Enable Acknowledge Status (AGT17_PFET_EN_ACK_STS):</b> When AGT17_PFET_EN_ACK_STS = 1, ISH domain is power gated.
16	0h RO/V	<b>SMB domain PFET Enable Acknowledge Status (AGT16_PFET_EN_ACK_STS):</b> When AGT16_PFET_EN_ACK_STS = 1, SMB domain is power gated.
15	0h RO/V	<b>LPC domain PFET Enable Acknowledge Status (AGT15_PFET_EN_ACK_STS):</b> When AGT15_PFET_EN_ACK_STS = 1, LPC domain is power gated.
14	0h RO/V	<b>Serial I/O domains PFET Enable Acknowledge Status (AGT14_PFET_EN_ACK_STS):</b> When AGT14_PFET_EN_ACK_STS = 1, Serial I/O domains are power gated.
13	0h RO/V	<b>PCIe Controller 4 Domain PFET Enable Acknowledge Status (AGT13_PFET_EN_ACK_STS):</b> When AGT13_PFET_EN_ACK_STS = 1, PCIe Controller 4 domain is power gated.
12	0h RO/V	<b>ADSP domain 3 PFET Enable Acknowledge Status (AGT12_PFET_EN_ACK_STS):</b> When AGT12_PFET_EN_ACK_STS = 1, ADSP domain 3 is power gated.
11	0h RO/V	<b>ADSP domain 2 PFET Enable Acknowledge Status (AGT11_PFET_EN_ACK_STS):</b> When AGT11_PFET_EN_ACK_STS = 1, ADSP domain 2 is power gated.
10	0h RO/V	<b>ADSP domain 1 PFET Enable Acknowledge Status (AGT10_PFET_EN_ACK_STS):</b> When AGT10_PFET_EN_ACK_STS = 1, ADSP domain 1 is power gated.
9	0h RO/V	<b>Legacy Audio Controller domain PFET Enable Acknowledge Status (AGT9_PFET_EN_ACK_STS):</b> When AGT9_PFET_EN_ACK_STS = 1, Legacy Audio Controller domain is power gated.
8	0h RO/V	<b>SATA domain PFET Enable Acknowledge Status (AGT8_PFET_EN_ACK_STS):</b> When AGT8_PFET_EN_ACK_STS = 1, SATA domain is power gated.
7	0h RO/V	<b>GbE domain PFET Enable Acknowledge Status (AGT7_PFET_EN_ACK_STS):</b> When AGT7_PFET_EN_ACK_STS = 1, GbE domain is power gated.
6	0h RO/V	<b>PCIe Controller 3 domain PFET Enable Acknowledge Status (AGT6_PFET_EN_ACK_STS):</b> When AGT6_PFET_EN_ACK_STS = 1, PCIe Controller 3 domain is power gated.
5	0h RO/V	<b>PCIe Controller 2 domain PFET Enable Acknowledge Status (AGT5_PFET_EN_ACK_STS):</b> When AGT5_PFET_EN_ACK_STS = 1, PCIe Controller 2 domain is power gated.
4	0h RO/V	<b>PCIe Controller 1 domain PFET Enable Acknowledge Status (AGT4_PFET_EN_ACK_STS):</b> When AGT4_PFET_EN_ACK_STS = 1, PCIe Controller 1 domain is power gated.
3	0h RO/V	<b>xHCI domain PFET Enable Acknowledge Status ( ):</b> When AGT3_PFET_EN_ACK_STS = 1, xHCI domain is power gated.
2:0	0h RO	Reserved.

### 5.3.64 PFET Enable Ack Register 1 (PPFEAR1)—Offset 594h

Intel(R) IP is power gated when the corresponding bit in PPFEAR0 or PPFEAR1 is set to 1

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2



Default: 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD						AGT39_PFET_EN_ACK_STS	AGT38_PFET_EN_ACK_STS	AGT37_PFET_EN_ACK_STS
RSVD						AGT36_PFET_EN_ACK_STS	AGT34_PFET_EN_ACK_STS	AGT33_PFET_EN_ACK_STS
RSVD						AGT32_PFET_EN_ACK_STS		

Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7	0h RO/V	<b>Intel(R) ME domain 12 PFET Enable Acknowledge Status (AGT39_PFET_EN_ACK_STS):</b> When AGT39_PFET_EN_ACK_STS = 1, Intel(R) ME domain 12 is power gated.
6	0h RO/V	<b>Intel(R) ME domain 11 PFET Enable Acknowledge Status (AGT38_PFET_EN_ACK_STS):</b> When AGT38_PFET_EN_ACK_STS = 1, Intel(R) ME domain 11 is power gated.
5	0h RO/V	<b>Intel(R) ME domain 10 PFET Enable Acknowledge Status (AGT37_PFET_EN_ACK_STS):</b> When AGT37_PFET_EN_ACK_STS = 1, Intel(R) ME domain 10 is power gated.
4	0h RO/V	<b>Intel(R) ME domain 9 PFET Enable Acknowledge Status (AGT36_PFET_EN_ACK_STS):</b> When AGT36_PFET_EN_ACK_STS = 1, Intel(R) ME domain 9 is power gated.
3	0h RO	Reserved.
2	0h RO/V	<b>Intel(R) ME domain 8 PFET Enable Acknowledge Status (AGT34_PFET_EN_ACK_STS):</b> When AGT34_PFET_EN_ACK_STS = 1, Intel(R) ME domain 8 is power gated.
1	0h RO/V	<b>Intel(R) ME domain 7 PFET Enable Acknowledge Status (AGT33_PFET_EN_ACK_STS):</b> When AGT33_PFET_EN_ACK_STS = 1, Intel(R) ME domain 7 is power gated.
0	0h RO/V	<b>Intel(R) ME domain 6 PFET Enable Acknowledge Status (AGT32_PFET_EN_ACK_STS):</b> When AGT32_PFET_EN_ACK_STS = 1, Intel(R) ME domain 6 is power gated.

### 5.3.65 Host SW PG Control Register 1 (HSWPGCR1)—Offset 5D0h

BIOS may program this register.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h



3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
SW_PG_CTRL_LOCK	RSVD						DFX_SW_PG_CTRL	

Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/L	<p><b>SW PG Req Control Lock (SW_PG_CTRL_LOCK):</b> 0: All other bits in this register are RW (can be set or cleared). 1: All bits in this register are locked (including this bit).</p> <p>Note: BIOS is expected to always write to this bit before handing off control to the OS, even if it has not changed any of the values in this register. This is because this Lock bit resets on platform reset, and needs to be set on every boot to S0 (to prevent any post-BIOS s/w from accessing or updating bits in this register).</p>
30:1	0h RO	Reserved.
0	0h RW/L	Reserved.

### 5.3.66 Static PG Function Disable 1 (ST\_PG\_FDIS1)—Offset 620h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0		
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0		
ST_FDIS_LK	RSVD						CAM_FDIS_PMC	ISH_FDIS_PMC	RSVD	GBE_FDIS_PMC



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/L	<b>Static Function Disable Lock (ST_FDIS_LK):</b> Lock control for all ST_PG_FDIS* and NST_PG_FDIS_* registers. Also self-locks when written to 1. This bit is reset by RSMRST# assertion.
30:7	0h RO	Reserved.
6	0h RW/L	<b>Camera Function Disable PMC Version (CAM_FDIS_PMC):</b> BIOS is required to set this bit when Camera function is configured to be function disabled. This bit is reset by RTCRST# assertion.
5	0h RW/L	<b>ISH Function Disable PMC Version (ISH_FDIS_PMC):</b> BIOS is required to set this bit when ISH function is configured to be function disabled. This bit is reset by RTCRST# assertion.
4:1	0h RO	Reserved.
0	0h RW/L	<b>GBE Function Disable PMC Version (GBE_FDIS_PMC):</b> BIOS is required to set this bit when GBE function is configured to be function disabled. This bit is reset by RTCRST#

### 5.3.67 Chipset Initialization Register (NST\_PG\_FDIS\_1)—Offset 628h

BIOS may need to program this register.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 0h

3	2	2	2	1	1	8	4	0																		
1	8	4	0	6	2																					
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0																		
RSVD		LPC_FDIS_PMC	ADSP_FDIS_PMC	ST_FDIS_PMC	PCIE_E3_FDIS_PMC	PCIE_E2_FDIS_PMC	PCIE_E1_FDIS_PMC	PCIE_E0_FDIS_PMC	PCIE_D3_FDIS_PMC	PCIE_D2_FDIS_PMC	PCIE_D1_FDIS_PMC	PCIE_D0_FDIS_PMC	PCIE_C3_FDIS_PMC	PCIE_C2_FDIS_PMC	PCIE_C1_FDIS_PMC	PCIE_C0_FDIS_PMC	PCIE_B3_FDIS_PMC	PCIE_B2_FDIS_PMC	PCIE_B1_FDIS_PMC	PCIE_B0_FDIS_PMC	PCIE_A3_FDIS_PMC	PCIE_A2_FDIS_PMC	PCIE_A1_FDIS_PMC	PCIE_A0_FDIS_PMC	RSVD	XHCI_FDIS_PMC

Bit Range	Default and Access	Field Name (ID): Description
31:25	0h RO	Reserved.
24	0h RW/L	<b>XDCI Function Disable (PMC Version) (LPC_FDIS_PMC):</b> BIOS is required to set this bit when this IP block (single function) is configured to be function disabled.
23	0h RW/L	<b>ADSP Function Disable (PMC Version) (ADSP_FDIS_PMC):</b> BIOS is required to set this bit when this IP block (single function) is configured to be function disabled.



Bit Range	Default and Access	Field Name (ID): Description
22	0h RW/L	<b>SATA Controller Function Disable (PMC Version) (ST_FDIS_PMC):</b> BIOS is required to set this bit when the SATA controller (single function) is configured to be function disabled.
21	0h RW/L	<b>PCIe Controller E Port 3 Function Disable [PMC Version] (PCIE_E3_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
20	0h RW/L	<b>PCIe Controller E Port 2 Function Disable [PMC Version] (PCIE_E2_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
19	0h RW/L	<b>PCIe Controller E Port 1 Function Disable [PMC Version] (PCIE_E1_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
18	0h RW/L	<b>PCIe Controller E Port 0 Function Disable [PMC Version] (PCIE_E0_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
17	0h RW/L	<b>PCIe Controller D Port 3 Function Disable [PMC Version] (PCIE_D3_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
16	0h RW/L	<b>PCIe Controller D Port 2 Function Disable [PMC Version] (PCIE_D2_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
15	0h RW/L	<b>PCIe Controller D Port 1 Function Disable [PMC Version] (PCIE_D1_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
14	0h RW/L	<b>PCIe Controller D Port 0 Function Disable [PMC Version] (PCIE_D0_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
13	0h RW/L	<b>PCIe Controller C Port 3 Function Disable (PMC Version) (PCIE_C3_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
12	0h RW/L	<b>PCIe Controller C Port 2 Function Disable (PMC Version) (PCIE_C2_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
11	0h RW/L	<b>PCIe Controller C Port 1 Function Disable (PMC Version) (PCIE_C1_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
10	0h RW/L	<b>PCIe Controller C Port 0 Function Disable (PMC Version) (PCIE_C0_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
9	0h RW/L	<b>PCIe Controller B Port 3 Function Disable (PMC Version) (PCIE_B3_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
8	0h RW/L	<b>PCIe Controller B Port 2 Function Disable (PMC Version) (PCIE_B2_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
7	0h RW/L	<b>PCIe Controller B Port 1 Function Disable (PMC Version) (PCIE_B1_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
6	0h RW/L	<b>PCIe Controller B Port 0 Function Disable (PMC Version) (PCIE_B0_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
5	0h RW/L	<b>PCIe Controller A Port 3 Function Disable (PMC Version) (PCIE_A3_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.
4	0h RW/L	<b>PCIe Controller A Port 2 Function Disable (PMC Version) (PCIE_A2_FDIS_PMC):</b> BIOS is required to set this bit when this PCIe port (single function) is configured to be function disabled.



Bit Range	Default and Access	Field Name (ID): Description
3	0h RW/L	<b>PCIe Controller A Port 1 Function Disable (PMC Version) (PCIE_A1_FDIS_PMC):</b> BIOS is required to set this bit when this PCIE port (single function) is configured to be function disabled.
2	0h RW/L	<b>PCIe Controller A Port 0 Function Disable (PMC Version) (PCIE_A0_FDIS_PMC):</b> BIOS is required to set this bit when this PCIE port (single function) is configured to be function disabled.
1	0h RO	Reserved.
0	0h RW/L	<b>XHCI Function Disable (PMC Version) (XHCI_FDIS_PMC):</b> BIOS is required to set this bit when this IP block (single logical function) is configured to be function disabled.


### 5.3.68 Capability Disable Read Register (FUSE\_DIS\_RD\_2)– Offset 644h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 2

**Default:** 8h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3	1h RO/V	<b>2D Disable (P2D_FUSE_DIS):</b> RO bit indicating if 2D function is disabled.
2	0h RO/V	<b>Camera Disable (CAM_FUSE_DIS):</b> RO bit indicating if Camera function is disabled.
1	0h RO/V	<b>ISH Disable (ISH_FUSE_DIS):</b> RO bit indicating if ISH function is disabled.
0	0h RO/V	<b>GBE Disable (GBE_FUSE_DIS):</b> RO bit indicating if GBE function is disabled.





# 6 Intel® High Definition Audio (Intel® HD Audio) Interface (D31:F3)

## 6.1 Intel® High Definition Audio (Intel® HD Audio) (D31:F3) PCI Configuration Registers Summary

**Table 6-1. Summary of Intel® High Definition Audio (D31:F3) PCI Configuration Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	1h	Vendor Identification (VID)—Offset 0h	8086h
2h	3h	Device ID (DID)—Offset 2h	See Register
4h	5h	Command (CMD)—Offset 4h	0h
6h	7h	Status (STS)—Offset 6h	10h
8h	8h	Revision Identification (RID)—Offset 8h	0h
9h	9h	Programming Interface (PI)—Offset 9h	0h
Ah	Ah	Sub Class Code (SCC)—Offset Ah	3h
Bh	Bh	Base Class Code (BCC)—Offset Bh	4h
Ch	Ch	Cache Line Size (CLS)—Offset Ch	0h
Dh	Dh	Latency Timer (LT)—Offset Dh	0h
Eh	Eh	Header Type (HTYPE)—Offset Eh	0h
10h	13h	Intel HD Audio Base Lower Address (HDA_LBA)—Offset 10h	4h
14h	17h	Intel HD Audio Base Upper Address (HDA_UBA)—Offset 14h	0h
18h	1Bh	Shadowed PCI Configuration Lower Base Address (SPCLBA)—Offset 18h	4h
1Ch	1Fh	Shadowed PCI Configuration Upper Base Address (SPCUBA)—Offset 1Ch	0h
20h	23h	Audio DSP Lower Base Address (ADSPLBA)—Offset 20h	4h
24h	27h	Audio DSP Upper Base Address (ADSPUBA)—Offset 24h	0h
2Ch	2Dh	Subsystem Vendor ID (SVID)—Offset 2Ch	0h
2Eh	2Fh	Subsystem ID (SID)—Offset 2Eh	0h
34h	34h	Capability Pointer (CAPPTR)—Offset 34h	50h
3Ch	3Ch	Interrupt Line (INTLN)—Offset 3Ch	0h
3Dh	3Dh	Interrupt Pin (INTPN)—Offset 3Dh	1h
44h	47h	Power Gating Control (PGCTL)—Offset 44h	0h
48h	4Bh	Clock Gating Control (CGCTL)—Offset 48h	803F01F9h
50h	51h	PCI Power Management Capability ID (PID)—Offset 50h	6001h
52h	53h	Power Management Capabilities (PC)—Offset 52h	C843h
54h	57h	Power Management Control And Status (PCS)—Offset 54h	8h
60h	61h	MSI Capability ID (MID)—Offset 60h	7005h





**Table 6-1. Summary of Intel® High Definition Audio (D31:F3) PCI Configuration Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
62h	63h	Message Signal Interrupt Message Control (MMC)—Offset 62h	80h
64h	67h	MSI Message Lower Address (MMLA)—Offset 64h	0h
68h	6Bh	MSI Message Upper Address (MMUA)—Offset 68h	0h
6Ch	6Dh	MSI Message Data (MMD)—Offset 6Ch	0h
70h	71h	PCI Express Capability ID (PXID)—Offset 70h	10h
72h	73h	PCI Express Capabilities (PXC)—Offset 72h	91h
74h	77h	Device Capabilities (DEVCAP)—Offset 74h	10000000h
78h	79h	Device Control (DEVC)—Offset 78h	2800h
7Ah	7Bh	Device Status (DEVS)—Offset 7Ah	10h
C8h	CBh	Extended Mode 3 (SEM3L)—Offset C8h	2800000h
D0h	D3h	Lower Extended Mode 4 (SEM4L)—Offset D0h	2800000h
100h	103h	Virtual Channel Enhanced Capability Header (VCCAP)—Offset 100h	0h
104h	107h	Port VC Capability Register 1 (PVCCAP1)—Offset 104h	1h
108h	10Bh	Port VC Capability Register 2 (PVCCAP2)—Offset 108h	0h
10Ch	10Dh	Port VC Control Register (PVCCTL)—Offset 10Ch	0h
10Eh	10Fh	Port VC Status Register (PVCSTS)—Offset 10Eh	0h
110h	113h	VC0 Resource Capability Register (VC0CAP)—Offset 110h	0h
114h	117h	VC0 Resource Control Register (VC0CTL)—Offset 114h	800000FFh
11Ah	11Bh	VC0 Resource Status Register (VC0STS)—Offset 11Ah	0h
11Ch	11Fh	VCi Resource Capability Register (VCiCAP)—Offset 11Ch	0h
120h	123h	VCi Resource Control Register (VCiCTL)—Offset 120h	0h
126h	127h	VCi Resource Status Register (VCiSTS)—Offset 126h	0h


### 6.1.1 Vendor Identification (VID)—Offset 0h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 8086h



Bit Range	Default and Access	Field Name (ID): Description
15:0	8086h RO	<b>Vendor ID (VID):</b> Indicates that Intel is the vendor.



### 6.1.2 Device ID (DID)—Offset 2h


This register is not affected by D3HOT to D0 reset or FLR.

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** See register



Bit Range	Default and Access	Field Name (ID): Description
15:0	-- RO/V	<b>Device ID (DID):</b> Indicates the device ID. See the Device and Version ID Table in Volume 1 for the default value.


### 6.1.3 Command (CMD)—Offset 4h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:11	0h RO	Reserved.
10	0h RW	<b>Interrupt Disable (ID):</b> Enables the device to assert an INTx#. When set, the Intel(r) HD Audio controller's INTx# signal will be de-asserted. When cleared, the INTx# signal may be asserted. Note that this bit does not affect the generation of MSI's.
9	0h RO	<b>Fast Back to Back Enable (FBE):</b> Not implemented. Hardwired to 0.
8	0h RW	<b>SERR Enable (SEN):</b> Functionality not implemented. This bit is R/W to pass PCIe compliance testing.



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	<b>Wait Cycle Control (WCC):</b> Not implemented. Hardwired to 0.
6	0h RW	<b>Parity Error Response (PER):</b> Functionality not implemented. This bit is R/W to pass PCIe compliance testing.
5	0h RO	<b>VGA Palette Snoop (VPS):</b> Not implemented. Hardwired to 0.
4	0h RO	<b>Memory Write and Invalidate Enable (MWI):</b> Not implemented. Hardwired to 0.
3	0h RO	<b>Special Cycle Enable (SCE):</b> Not implemented. Hardwired to 0.
2	0h RW	<b>Bus Master Enable (BME):</b> 1 = Enable, 0 = Disable. Controls standard PCI Express bus mastering capabilities for Memory and IO, reads and writes. Note that this also controls MSI generation since MSI are essentially Memory writes.
1	0h RW	<b>Memory Space Enable (MSE):</b> When set, enables memory space accesses to the Intel HD Audio controller.
0	0h RO	<b>I/O Space (IOS):</b> The Intel HD Audio controller does not implement IO Space, therefore this bit is hardwired to 0.

### 6.1.4 Status (STS)—Offset 6h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 10h

15		12		8		4		0
0	0	0	0	0	0	0	1	0
DPE	SERRS	RMA	RTA	STA	DEVT	MDPE	FBC	RSVD
								C66
								CLIST
								IS
								RSVD

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	<b>Detected Parity Error (DPE):</b> Not implemented. Hardwired to 0.
14	0h RO	<b>SERR# Status (SERRS):</b> Not implemented. Hardwired to 0.
13	0h RW/1C/V	<b>Received Master Abort (RMA):</b> If the completion status received from IOSF is UR, this bit is set. SW writes a 1 to this bit to clear it.
12	0h RW/1C/V	<b>Received Target Abort (RTA):</b> If the completion status received from IOSF is CA, this bit is set. SW writes a 1 to this bit to clear it.



Bit Range	Default and Access	Field Name (ID): Description
11	0h RO	<b>Signaled Target-Abort (STA):</b> Not implemented. Hardwired to 0.
10:9	0h RO	<b>DEVSEL# Timing Status (DEVT):</b> Does not apply. Hardwired to 0.
8	0h RO	<b>Master Data Parity Error (MDPE):</b> Not implemented. Hardwired to 0.
7	0h RO	<b>Fast Back to Back Capable (FBC):</b> Does not apply. Hardwired to 0.
6	0h RO	Reserved.
5	0h RO	<b>66 MHz Capable (C66):</b> Does not apply. Hardwired to 0.
4	1h RO	<b>Capabilities List Exists (CLIST):</b> Indicates that the controller contains a capabilities pointer list. The first item is pointed to by looking at configuration offset 34h.
3	0h RO/V	<b>Interrupt Status (IS):</b> Reflects the state of the INTx# signal at the input of the enable/disable circuit. This bit is a 1 when the INTx# is asserted. This bit is a 0 after the interrupt is cleared (independent of the state of the Interrupt Disable bit in the command register). Note that this bit is not set by an MSI.
2:0	0h RO	Reserved.

### 6.1.5 Revision Identification (RID)—Offset 8h


This register is not affected by D3HOT to D0 reset or FLR

#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO/V	<b>Revision ID (RID):</b> Indicates stepping of the host controller. Refer to Device and Revision ID table in Vol1 for specific value.



### 6.1.6 Programming Interface (PI)—Offset 9h

This register is not affected by D3HOT to D0 reset or FLR

#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

7				4				0
0	0	0	0	0	0	0	0	0
PI								

Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW/L	<b>Programming Interface (PI):</b> Value assigned to the Intel HD Audio subsystem. Locked when FNCFG.BCLD = 1.

### 6.1.7 Sub Class Code (SCC)—Offset Ah

This register is not affected by D3HOT to D0 reset or FLR

#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 3h


7				4				0
0	0	0	0	0	0	0	1	1
SCC								

Bit Range	Default and Access	Field Name (ID): Description
7:0	3h RW/L	<b>Sub Class Code (SCC):</b> This indicates the device is an Intel HD Audio audio device, in the context of a multimedia device. Locked when FNCFG.BCLD = 1.

### 6.1.8 Base Class Code (BCC)—Offset Bh

This register is not affected by D3HOT to D0 reset or FLR


#### Access Method



**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 4h



Bit Range	Default and Access	Field Name (ID): Description
7:0	4h RW/L	<b>Base Class Code (BCC):</b> This register indicates that the function implements a multimedia device. Locked when FNCFG.BCLD = 1.

### 6.1.9 Cache Line Size (CLS)—Offset Ch

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<b>Cache Line Size (CLS):</b> Doesn't apply to PCI Express. PCI Express spec requires this to be implemented as a R/W register but has no functional impact on the PCH.

### 6.1.10 Latency Timer (LT)—Offset Dh


RO. Hardwired to 00

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW/L	<b>Latency Timer (LT):</b> Doesn't apply to PCI Express. RO as 00h if PCI Express. If configured to appear as PCI device, maintain RW for Legacy PCI SW compliancy. Locked when FNCFG.HDASPCID = 0


### 6.1.11 Header Type (HTYPE)—Offset Eh

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7	0h RW/L	<b>Multi Function Device (MFD):</b> Value of 0 indicates a single function device. Value of 1 indicates a multi function device. Locked when FNCFG.BCLD = 1.
6:0	0h RO	<b>Header Type (HTYPE):</b> Implements Type 0 Configuration header.

### 6.1.12 Intel HD Audio Base Lower Address (HDALBA)—Offset 10h



This BAR creates a selected size of memory space to signify the base address of the Intel HD Audio memory mapped configuration registers depending on implementation.

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 4h



Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RW	<b>Lower Base Address (LBA):</b> Base address for the Intel HD Audio subsystem s memory mapped configuration registers. 16 Kbytes are requested by hardwiring bits 13:4 to 0 s.
13:4	0h RO	Reserved.
3	0h RO	<b>Prefetchable (PREF):</b> Indicates that this BAR is NOT pre-fetchable.
2:1	2h RO	<b>Address Range (ADDRNG):</b> Indicates that this BAR can be located anywhere in 64-bit address space.
0	0h RO	<b>Space Type (SPTYP):</b> Indicates that this BAR is located in memory space.


### 6.1.13 Intel HD Audio Base Upper Address (HDAUBA)—Offset 14h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Intel HD Audio Upper Base Address (UBA):</b> Upper 32 bits of the Base address for the Intel(r) HD Audio controller's memory mapped configuration registers.

### 6.1.14 Shadowed PCI Configuration Lower Base Address (SPCLBA)—Offset 18h

**Access Method**





**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 4h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
LBA						RSVD	PREF	ADDRNG	SPTYP

Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW/L	<b>Lower Base Address (LBA):</b> Base address for the PCI Configuration register shadowed to memory mapped. 4 KB is requested by hardwiring bits 11:4 to 0 s. Locked when PCICFGCTL0.SPCBAD = 1.
11:4	0h RO	Reserved.
3	0h RO	<b>Prefetchable (PREF):</b> Indicates that this BAR is NOT prefetchable.
2:1	2h RO/V	<b>Address Range (ADDRNG):</b> Indicates that this BAR can be located anywhere in 64-bit address space.
0	0h RO	<b>Space Type (SPTYP):</b> Indicates that this BAR is located in memory space.

### 6.1.15 Shadowed PCI Configuration Upper Base Address (SPCUBA)—Offset 1Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
UBA								



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>Upper Base Address (UBA):</b> Upper 32 bits of the Base address for the PCI Configuration register shadowed to memory mapped. Locked when PCICFGCTL0.SPCBAD = 1.

### 6.1.16 Audio DSP Lower Base Address (ADSPLBA)—Offset 20h


This BAR creates a selected size of memory space to signify the base address of the Audio DSP memory mapped configuration registers depending on implementation.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 4h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW	<b>Lower Base Address (LBA):</b> Base address for the Audio DSP memory mapped configuration registers.
15:4	0h RO	<b>Reserved (RSVD)</b>
3	0h RO	<b>Prefetchable (PREF):</b> Indicates that this BAR is NOT prefetchable.
2:1	2h RO	<b>Address Range (ADDRNG):</b> Indicates that this BAR can be located anywhere in 64-bit address space.
0	0h RO	<b>Space Type (SPTYP):</b> Indicates that this BAR is located in memory space.

### 6.1.17 Audio DSP Upper Base Address (ADSPUBA)—Offset 24h

Upper Base address for the Audio DSP memory mapped configuration registers.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



3	2	2	2	1	1	8	4	0																			
1	8	4	0	6	2																						
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
UBA																											

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Upper Base Address (UBA):</b> Upper 32 bits of the Base address for the Audio DSP memory mapped configuration registers.

### 6.1.18 Subsystem Vendor ID (SVID)—Offset 2Ch

This register should be implemented for any function that could be instantiated more than once in a given system, for example, a system with 2 audio subsystems, one down on the motherboard and the other plugged into a PCI expansion slot, should have the SVID register implemented. The SVID register, in combination with the Subsystem ID register, enables the operating environment to distinguish one audio subsystem from the other(s).

Software (BIOS) will write the value to this register. After that, the value can be read, but writes to the register will have no effect. The write to this register should be combined with the write to the SID to create one 32-bit write. This register is not affected by D3HOT to D0 reset or FLR

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15	12	8	4	0											
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SVID															

Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RW/L	<b>SVID (SVID):</b> These RW bits have no functionality. Locked when FNCFG.BCLD = 1.

### 6.1.19 Subsystem ID (SID)—Offset 2Eh

This register should be implemented for any function that could be instantiated more than once in a given system, for example, a system with 2 audio subsystems, one down on the motherboard and the other plugged into a PCI expansion slot. The SID register, in combination with the Subsystem Vendor ID register make it possible for the operating environment to distinguish one audio subsystem from the other(s). Software (BIOS) will write the value to this register. After that, the value can be read, but writes




to the register will have no effect. The write to this register should be combined with the write to the SVID to create one 32-bit write. This register is not affected by D3HOT to D0 reset or FLR.

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RW/L	<b>SID (SID):</b> These RW bits have no functionality. Locked when FNCFG.BCLD = 1.


**6.1.20 Capability Pointer (CAPPTR)—Offset 34h**

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 50h



Bit Range	Default and Access	Field Name (ID): Description
7:0	50h RO	<b>Capability Pointer (CAPPTR):</b> Indicates that the first capability pointer offset is offset 50h (Power Management Capability).

**6.1.21 Interrupt Line (INTLN)—Offset 3Ch**

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



7	4	0
0	0	0
INTLN		

Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<b>Interrupt Line (INTLN):</b> Hardware does not use this field directly. It is used to communicate to software the interrupt line that the interrupt pin is connected to.

### 6.1.22 Interrupt Pin (INTPN)—Offset 3Dh

This register is not affected by D3HOT to D0 reset or FLR.

#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 1h

7	4	0
0	0	1
RSVD		INTPN

Bit Range	Default and Access	Field Name (ID): Description
7:4	0h RO	Reserved.
3:0	1h RW/L	<b>Interrupt Pin (INTPN):</b> Identifies the interrupt pin the function uses. 0h: No interrupt pin 1h: INTA 2h: INTB 3h: INTC 4h: INTD 5h Fh: reserved Locked when FNCFG.BCLD = 1.

### 6.1.23 Power Gating Control (PGCTL)—Offset 44h

D3PGD are meant for the Intel HD Audio driver software to control whether the Intel HD Audio subsystem should be power gated or not in D3.


Note that the power gating will only be initiated when out of platform reset, if conditions are met.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0	0			
RSVD							LSRMD	HSRMD	RSVD	CTLPGD	LPAPGD

Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h RW	<b>LP SRAM Retention Module Disable (LSRMD):</b> Register is used to disable the LP SRAM retention mode capability of the L2 SRAMs.
3	0h RW	<b>HP SRAM Retention Module Disable (HSRMD):</b> Register is used to disable the HP SRAM retention mode capability of the L2 SRAMs.
2	0h RO	Reserved.
1	0h RW	<b>D3 Power Gating Disable (CTLPGD):</b> Register is used to disable the power gating capability during D3 state.
0	0h RW	<b>Low Power Audio Power Gating Disable (LPAPGD):</b> Register is used to disable the power gating capability of the Primary well (gated-controller) domain.

### 6.1.24 Clock Gating Control (CGCTL)—Offset 48h

The trunk clock gating enable and local clock gating enables are meant for BIOS or driver to enable or disable the HW capability to detect idle condition and clock gate accordingly. HW should treat these clock gate enable register bits as 0 if FNCFG.CGD = 1 or FUSVAL.CGD = 1. Note that the clock gating will only be initiated when out of platform reset, if conditions are met.


#### Access Method

**Type:** CFG Register  
(Size: 32 bits)


**Device:** 31  
**Function:** 3

**Default:** 803F01F9h

3	2	2	2	1	1	8	4	0											
1	8	4	0	6	2														
1	0	0	0	0	0	0	0	0											
1	0	0	0	0	0	0	0	1											
APLSE	RSVD			FROTCGE	IOSFSTCGE	IOSFBTCGE	SROTCGE	XOTCGE	APTGE	RSVD		IOSFSDCGE	IOSFBDCGE	MISCBDCGE	IDMABDCGE	ODMABDCGE	HDALDCGE	RSVD	MEMDCGE



Bit Range	Default and Access	Field Name (ID): Description
31	1h RW	<b>Audio PLL Shutdown Enable (APLLSE):</b> Set to 1 to enable PLL shutdown after trunk clock gating.
30:22	0h RO	Reserved.
21	1h RW	<b>Fast RING Oscillator Trunk Clock Gating Enable (FROTCGE):</b> Set to 1 to enable trunk clock gating. If enabled, HW will trunk clock gate when no logic are using this clock (i.e. all local clock gating condition is true).
20	1h RW	<b>IOSF Sideband Trunk Gate Enable (IOSFSTCGE):</b> Enable IOSF trunk clock gating functionality on IOSF interface. When set, IOSF Sideband interface clock request can de-assert to allow trunk clock gating.
19	1h RW	<b>IOSF Backbone Trunk Gate Enable (IOSFBTCGE):</b> Enable IOSF trunk clock gating functionality on IOSF interface. When set, IOSF Primary interface clock request can de-assert to allow trunk clock gating.
18	1h RW	<b>Slow RING Oscillator Trunk Clock Gating Enable (SROTCGE):</b> Set to 1 to enable trunk clock gating. If enabled, HW will trunk clock gate when no logic are using this clock (i.e. all local clock gating condition is true).
17	1h RW	<b>XTAL Oscillator Trunk Clock Gating Enable (XOTCGE):</b> Set to 1 to enable trunk clock gating. If enabled, HW will trunk clock gate when no logic are using this clock (i.e. all local clock gating condition is true).
16	1h RW	<b>Audio PLL Trunk Clock Gating Enable (APTCGE):</b> Set to 1 to enable trunk clock gating. If enabled, HW will trunk clock gate when no logic are using this clock (i.e. all local clock gating condition is true).
15:9	0h RO	Reserved.
8	1h RW	<b>IOSF Sideband Dynamic Clock Gate Enable (IOSFSDCGE):</b> Enable IOSF dynamic clock gating functionality inside IOSF interface. When set, IOSF Sideband clock gating functionality is enabled.
7	1h RW	<b>IOSF Backbone Dynamic Clock Gate Enable (IOSFBDCGE):</b> Enable IOSF dynamic clock gating functionality inside IOSF interface. When set, IOSF Primary clock gating functionality is enabled.
6	1h RW	<b>Miscellaneous Backbone Dynamic Clock Gating Enable (MISCBDCGE):</b> This controls dynamic clock gating of backbone (Command/data) clocks to the rest of the Intel HD Audio controller (i.e. other than the IOSF, Input DMA engine, and Output DMA engine). When this bit is asserted, dynamic clock gating logic is enabled for backbone clocks to the rest of the Intel HD Audio controller.



Bit Range	Default and Access	Field Name (ID): Description
5	1h RW	<b>IDMA Backbone Dynamic Clock Gating Enable (IDMABDCGE):</b> This controls dynamic clock gating of backbone (Command/data) clocks to each Input DMA engine. When this bit is asserted, dynamic clock gating logic is enabled for backbone clocks to each Input DMA engine.
4	1h RW	<b>ODMA Backbone Dynamic Clock Gating Enable (ODMABDCGE):</b> This controls dynamic clock gating of backbone (Command/data) clocks to each Output DMA engines. When this bit is asserted, dynamic clock gating logic is enabled for backbone clocks to each Output DMA engine.
3	1h RW	<b>HD Audio Link Dynamic Clock Gating Enable (HDALDCGE):</b> This controls dynamic clock gating of bitclk to Link Layer and each Input/Output DMA engine. When this bit is asserted, dynamic clock gating logic is enabled for bitclk.
2:1	0h RO	Reserved.
0	1h RW	<b>Memory Dynamic Clock Gating Enable (MEMDCGE):</b> When set to 1, it allows HW to automatically detect for idle condition and clock gate Memory block. When clear to 0, it disables this HW auto detect idle clock gating.


### 6.1.25 PCI Power Management Capability ID (PID)—Offset 50h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 6001h



Bit Range	Default and Access	Field Name (ID): Description
15:8	60h RW/L	<b>Next Capability (NEXT):</b> Points to the next capability structure (MSI). Locked when FNCFG.BCLD = 1.
7:0	1h RO	<b>Cap ID (CAP):</b> Indicates that this pointer is a PCI power management capability

### 6.1.26 Power Management Capabilities (PC)—Offset 52h

**Access Method**





**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** C843h

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	0	0	0	1	0	0	0	0	1	1
PMES				D2S	D1S	AC			DSI	RSVD	PMEC	VS			

Bit Range	Default and Access	Field Name (ID): Description
15:11	19h RW/L	<b>PME_Support (PMES):</b> Indicates PME# can be generated from D3 and D0 states. Programmable by BIOS for the option to declare SUS well wake is supported or not: 19h (SUS well wake supported) or 09h (SUS well wake not supported). Locked when FNCFG.BCLD = 1
10	0h RO	<b>D2_Support (D2S):</b> The D2 state is not supported.
9	0h RO	<b>D1_Support (D1S):</b> The D1 state is not supported.
8:6	1h RW/L	<b>Aux_Current (AC):</b> Reports 55 mA maximum Suspend well current required when in the D3cold state. Programmable by BIOS for the option to declare SUS well wake is supported or not: 001b (SUS well wake supported) or 000b (SUS well wake not supported). Locked when FNCFG.BCLD = 1.
5	0h RO	<b>Device Specific Initialization (DSI):</b> Indicates that no device-specific initialization is required.
4	0h RO	Reserved.
3	0h RO	<b>PME Clock (PMEC):</b> Does not apply. Hardwired to 0.
2:0	3h RW/L	<b>Version (VS):</b> Indicates support for Revision 1.2 of the PCI Power Management Specification. Programmable by BIOS to older revision if compatibility issue is found. Locked when FNCFG.BCLD = 1.

### 6.1.27 Power Management Control And Status (PCS)—Offset 54h

PMES and PMEE bits reside in Resume well, and reset by resume reset.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 8h



3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0	0			
DT		BPCCE	B23	RSVD	PMES	RSVD	PMEE	RSVD	NSR	RSVD	PS

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Data (DT):</b> Does not apply. Hardwired to 0's.
23	0h RO	<b>Bus Power/Clock Control Enable (BPCCE):</b> Does not apply. Hardwired to 0.
22	0h RO	<b>B2/B3 Support (B23):</b> Does not apply. Hardwired to 0.
21:16	0h RO	Reserved.
15	0h RW/1C/V	<b>PME Status (PMES):</b> This bit is set when the Intel HD Audio controller would normally assert the PME# signal independent of the state of the PME bit. This bit is cleared on a power-on reset. Software must not make assumptions about the reset state of this bit and must set it appropriately.
14:9	0h RO	Reserved.
8	0h RW	<b>PME Enable (PMEE):</b> When set, and if corresponding PMES is also set, the Intel HD Audio subsystem send PME to PMC. This bit is cleared on a power-on reset. Software must not make assumptions about the reset state of this bit and must set it appropriately.
7:4	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
3	1h RW/L	<p><b>No Soft Reset (NSR):</b> When set ( 1 ), this bit indicates that devices transitioning from D3hot to D0 because of PowerState commands do not perform an internal reset. Configuration Context is preserved. Upon transition from the D3hot to the D0 Initialized state, no additional operating system intervention is required to preserve Configuration Context beyond writing the PowerState bits.</p> <p>When clear ( 0 ), devices do perform an internal reset upon transitioning from D3hot to D0 via software control of the PowerState bits. Configuration Context is lost when performing the soft reset. Upon transition from the D3hot to the D0 state, full reinitialization sequence is needed to return the device to D0 Initialized.</p> <p>Regardless of this bit, devices that transition from D3hot to D0 by a system or bus segment reset will return to the device state D0 Uninitialized with only PME context preserved if PME is supported and enabled.</p> <p>Locked when FNCFG.BCLD = 1.</p>
2	0h RO	Reserved.
1:0	0h RW	<p><b>Power State (PS):</b> This field is used both to determine the current power state of the Intel HD Audio subsystem and to set a new power state. The values are: 00 D0 state 11 D3HOT state If software attempts to write a value of 10b or 01b in to this field, the write operation must complete normally, however, the data is discarded and no state change occurs.</p> <p>When in the D3HOT states, the Intel HD Audio subsystem s configuration space is available, but the I/O and memory spaces are not. Additionally, interrupts are blocked.</p> <p>When software changes this value from the D3HOT state to the D0 state, an internal warm (soft) reset is generated, and software must re-initialize the function.</p>

### 6.1.28 MSI Capability ID (MID)—Offset 60h

NEXT field is not affected by D3HOT to D0 reset or FLR

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 7005h

15	12	8	4	0
0	1 1 1	0 0 0 0	0 0 0 0	0 1 0 1
NEXT			CAP	



Bit Range	Default and Access	Field Name (ID): Description
15:8	70h RO/V	<b>Next Capability (NEXT):</b> Points to the PCI Express* capability structure. The value of this field depends on the FNCFG.HDASPCID bit. When FNCFG.HDASPCID is 0, this field has a value of 70h where it points to the PCI Express capability structure. When FNCFG.HDASPCID bit is 1, this field has a value of 00h to indicate that this is the last capability structure in the list.
7:0	5h RO	<b>Cap ID (CAP):</b> Indicates that this pointer is a MSI capability

### 6.1.29 Message Signal Interrupt Message Control (MMC)—Offset 62h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 80h

15	12	8	4	0
0	0	0	0	0
	RSVD	ADD64	MME	MMC
				ME

Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RO	Reserved.
7	1h RO	<b>64b Address Capability (ADD64):</b> RO. Hardwired to 1. Indicates the ability to generate a 64-bit message address
6:4	0h RO	<b>Multiple Message Enable (MME):</b> Normally this is a R/W register. However since only 1 message is supported, these bits are hardwired to 000 = 1 message.
3:1	0h RO	<b>Multiple Message Capable (MMC):</b> Hardwired to 0 indicating request for 1 message.
0	0h RW	<b>MSI Enable (ME):</b> R/W. 0 = An MSI may not be generated. 1 = an MSI will be generated instead of an INTx signal.

### 6.1.30 MSI Message Lower Address (MMLA)—Offset 64h


#### Access Method



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>MSI Message Lower Address (MMLA):</b> Lower Address used for MSI Message.
1:0	0h RO	Reserved.


### 6.1.31 MSI Message Upper Address (MMUA)—Offset 68h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>MSI Message Upper Address (MMUA):</b> Upper 32 bits of address used for MSIMessage.



### 6.1.32 MSI Message Data (MMD)—Offset 6Ch

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RW	<b>MSI Message Data (MMD):</b> Data used for MSI Message.


### 6.1.33 PCI Express Capability ID (PXID)—Offset 70h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 10h



Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RO	<b>Next Capability (NEXT):</b> Indicates that this is the last capability structure in the list.
7:0	10h RO	<b>Cap ID (CAP):</b> Indicates that this pointer is a PCI Express capability structure.


### 6.1.34 PCI Express Capabilities (PXC)—Offset 72h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 91h





Bit Range	Default and Access	Field Name (ID): Description
15:14	0h RO	Reserved.
13:9	0h RO	<b>Interrupt Message Number (IMN):</b> Hardwired to 0.
8	0h RO	<b>Slot Implemented (SI):</b> Hardwired to 0.
7:4	9h RO	<b>Device/Port Type (DPT):</b> Indicates that this is a Root Complex IntegratedEndpoint Device.
3:0	1h RO	<b>Capability Version (CV):</b> Indicates version #1 PCI Express capability

### 6.1.35 Device Capabilities (DEVCAP)—Offset 74h

This register is not affected by D3HOT to D0 reset or FLR.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 10000000h

3	2	2	2	1	1	8	4	0				
1	8	4	0	6	2							
0	0	0	1	0	0	0	0	0				
0	0	0	0	0	0	0	0	0				
0	0	0	0	0	0	0	0	0				
0	0	0	0	0	0	0	0	0				
RSVD	FLR	SPLS	SPLV	RSVD	PIP	AIP	ABB	L1CAP	LOSCAP	ETCAP	PFCAP	MPCAP

Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RO	Reserved.
28	1h RW/L	<b>Functional Level Reset (FLR):</b> A 1 indicates that the Intel HD Audio subsystem supports the Function Level Reset capability. Locked when FNCFG.BCLD = 1.
27:26	0h RO	<b>Captured Slot Power Limit Scale (SPLS):</b> Hardwired to 0.
25:18	0h RO	<b>Captured Slot Power Limit Value (SPLV):</b> Hardwired to 0.
17:15	0h RO	Reserved.
14	0h RO	<b>Power Indicator Present (PIP):</b> Hardwired to 0.
13	0h RO	<b>Attention Indicator Present (AIP):</b> Hardwired to 0.



Bit Range	Default and Access	Field Name (ID): Description
12	0h RO	<b>Attention Button Present (ABP):</b> Hardwired to 0.
11:9	0h RW/L	<b>Endpoint L1 Acceptable Latency (L1CAP):</b> This bit field is defined in the PCI Express spec as RO. At this time it is risky to assign a hardwired value to this bit field. Making it RW would cause a WHQL failure. By making it RW/L it will appear as RO to WHQL testing while allowing BIOS to write a value at boot that is determined by post silicon system testing. Locked when FNCFG.BCLD = 1.
8:6	0h RW/L	<b>Endpoint L0s Acceptable Latency (L0SCAP):</b> This bit field is defined in the PCI Express spec as RO. At this time it is risky to assign a hardwired value to this bit field. Making it RW would cause a WHQL failure. By making it RW/L it will appear as RO to WHQL testing while allowing BIOS to write a value at boot that is determined by post silicon system testing. Locked when FNCFG.BCLD = 1.
5	0h RO	<b>Extended Tag Field Support (ETCAP):</b> Indicates 5 bit tag supported.
4:3	0h RO	<b>Phantom Functions Supported (PFCAP):</b> Indicates phantom functions notsupported.
2:0	0h RO	<b>Max Payload Size Supported (MPCAP):</b> Indicates 128B maximum payloadsize capability.

### 6.1.36 Device Control (DEVC)—Offset 78h

NSNPEN bit is not affected by D3HOT to D0 reset or FLR.

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 2800h

15			12				8				4				0
0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0
IF		MRRS		NSNPEN	AUXPEN	PFEN	ETEN		MAXPAY		ROEN	URREN	FEREN	NFEREN	CEREN





Bit Range	Default and Access	Field Name (ID): Description
15	0h WO	<b>Initiate FLR (IF):</b> Used to initiate FLR transition. A write of 1 initiates FLR transition. Since hardware must not respond to any cycles until FLR completion, the read value by software from this bit is 0 .
14:12	2h RW	<b>Max Read Request Size (MRRS):</b> This field sets the maximum Read Request size for the Function as a Requester. The Function must not generate Read Requests with size exceeding the set value. Defined encodings for this field are: 000: 128 B 001: 256 B 010: 512 B 011: 1024 B 100: 2048 B 101: 4096 B 110 - 111: Reserved
11	1h RW	<b>Enable No Snoop (NSNPEN):</b> When set to 1 (or EM2.FNSNPEN = 1) the Intel HD Audio controller is permitted to set the No Snoop bit in the Requester Attributes of a bus master transaction. In this case VC0, VCp, or VC1 may be used for isochronous transfers. When set to 0 (and EM2.FNSNPEN = 0) the Intel HD Audio controller will not set the No Snoop bit. In the case isochronous transfers will not use VC1(VCi) even if it is enabled since VC1 is never snooped. Isochronous transfers will use either VCp or VC0. This bit is not affected by D3HOT to D0 reset or FLR.
10	0h RO	<b>Auxiliary (AUX) Power PM Enable (AUXPEN):</b> Hardwired to 0 indicating Intel HD Audio device does not draw AUX power.
9	0h RO	<b>Phantom Functions Enable (PFEN):</b> Hardwired to 0 disabling phantom functions.
8	0h RO	<b>Extended Tag Field Enable (ETEN):</b> Hardwired to 0 enabling 5-bit tag.
7:5	0h RO	<b>Max Payload Size (MAXPAY):</b> Hardwired to 000 indicating 128 B.
4	0h RO	<b>Enable Relaxed Ordering (ROEN):</b> Hardwired to 0 disabling relaxed ordering.
3	0h RW	<b>Unsupported Request Reporting Enable (URREN):</b> Functionality not implemented. This bit is R/W to pass PCIe compliance testing.
2	0h RW	<b>Fatal Error Reporting Enable (FEREN):</b> Functionality not implemented. This bit is R/W to pass PCIe compliance testing.
1	0h RW	<b>Non-Fatal Error Reporting Enable (NFEREN):</b> Functionality not implemented. This bit is R/W to pass PCIe compliance testing.
0	0h RW	<b>Correctable Error Reporting Enable (CEREN):</b> Functionality not implemented. This bit is R/W to pass PCIe compliance testing.



### 6.1.37 Device Status (DEVS)—Offset 7Ah

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 10h

15	12	8	4	0
0	0	0	0	0
0	0	0	1	0
RSVD			TXP	AUXDET
			URDET	FEDET
			NFEDET	CEDET

Bit Range	Default and Access	Field Name (ID): Description
15:6	0h RO	Reserved.
5	0h RO/V	<b>Transactions Pending (TXP):</b> A 1 indicates that the Intel HD Audio controller has issued Non-Posted requests which have not been completed. A 0 indicates that Completions for all Non-Posted Requests have been received.
4	1h RW/L	<b>AUX Power Detected (AUXDET):</b> Hardwired to 1 indicating the device is connected to Suspend power. Programmable by BIOS for the option to declare SUS well wake is supported or not: 1b (SUS well wake supported) or 0b (SUS well wake not supported). Locked when FNCFG.BCLD = 1.
3	0h RO	<b>Unsupported Request Detected (URDET):</b> Not implemented. Hardwired to 0.
2	0h RO	<b>Fatal Error Detected (FEDET):</b> Not implemented. Hardwired to 0.
1	0h RO	<b>Non-Fatal Error Detected (NFEDET):</b> Not implemented. Hardwired to 0.
0	0h RO	<b>Correctable Error Detected (CEDET):</b> Not implemented. Hardwired to 0.

### 6.1.38 Extended Mode 3 (SEM3L)—Offset C8h


This register resides in Primary well (always on).

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 2800000h



Bit Range	Default and Access	Field Name (ID): Description
31:27	0h RO	Reserved.
26:23	5h RW	<p><b>Input Stream L1 Exit Threshold (ISL1EXT):</b> This field determines the minimum amount of free space (no. of frames) available in which the PCH HD Audio controller will begin the signaling of DMI L1 exit event.</p> <p>If the value specified here is larger than the percentage L1 exit threshold specified in ISL1EXT2 field (or percentage L1 exit threshold is disabled), then the L1 exit threshold is equal to the value specified here. If the value specified here is smaller or equal to the percentage L1 exit threshold specified in the ISL1EXT2 field, then the L1 exit threshold is equal to the value specified in ISL1EXT2 field.</p> <p>This field only has effect when L1SEN bit is '1'.            Bits Free Space Available (no. of frames)            0000 Reserved            0001 1            0010 2            ... ..            1111 15</p>
22	0h RO	Reserved.
21:20	0h RW	<p><b>Input Stream L1 Exit Threshold 2 (ISL1EXT2):</b> This field determines the amount of free space (no. of frames) available in the input stream FIFO in which the PCH HD Audio controller will begin the signaling of percentage based DMI L1 exit event.</p> <p>If the value specified here is smaller or equal to the minimum L1 exit threshold specified in ISL1EXT field (or percentage L1 exit threshold is disabled), then the L1 exit threshold is equal to the value specified in ISL1EXT field. If the value specified here is larger than the minimum L1 exit threshold specified in the ISL1EXT field, then the L1 exit threshold is equal to the value specified in this field.</p> <p>00: percentage L1 exit threshold disabled.            01: Reserved            10: 1/8 of effective FIFO size.            11: 1/4 of effective FIFO size.</p>
19:0	0h RO	Reserved.



### 6.1.39 Lower Extended Mode 4 (SEM4L)—Offset D0h

This register resides in Primary well (always on).

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 2800000h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 1 0	1 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD	OSL1EXT	RSVD	OSL1EXT2	RSVD				

Bit Range	Default and Access	Field Name (ID): Description
31:27	0h RO	Reserved.
26:23	5h RW	<p><b>Output Stream L1 Exit Threshold (OSL1EXT):</b> This field determines the minimum amount of data (no. of frames) available in the output stream FIFO in which the Intel HD Audio controller will begin the signaling of DMI L1 exit event.</p> <p>If the value specified here is larger than the percentage L1 exit threshold specified in OSL1EXT2 field (or percentage L1 exit threshold is disabled), then the L1 exit threshold is equal to the value specified here. If the value specified here is smaller or equal to the percentage L1 exit threshold specified in the OSL1EXT2 field, then the L1 exit threshold is equal to the value specified in OSL1EXT2 field.</p> <p>This field only has effect when L1SEN bit is '1'.</p> <p>Bits Data Available (no. of frames)</p> <p>0000 Reserved</p> <p>0001 1</p> <p>0010 2</p> <p>... ..</p> <p>1111 15</p>



Bit Range	Default and Access	Field Name (ID): Description
22	0h RO	Reserved.
21:20	0h RW	<p><b>Output Stream L1 Exit Threshold 2 (OSL1EXT2):</b> This field determines the amount of data (no. of frames) available in the output stream FIFO in which the PCH HD Audio controller will begin the signaling of percentage based DMI L1 exit event. If the value specified here is smaller or equal to the minimum L1 exit threshold specified in OSL1EXT field (or percentage L1 exit threshold is disabled), then the L1 exit threshold is equal to the value specified in OSL1EXT field. If the value specified here is larger than the minimum L1 exit threshold specified in the OSL1EXT field, then the L1 exit threshold is equal to the value specified in this field.</p> <p>00: percentage L1 exit threshold disabled. 01: reserved 10: 1/8 of effective FIFO size. 11: 1/4 of effective FIFO size.</p>
19:0	0h RO	Reserved.

### 6.1.40 Virtual Channel Enhanced Capability Header (VCCAP)—Offset 100h

This register is not affected by D3HOT to D0 reset or FLR.


#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0	
NXTCAP				CV		PCIECID			



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RW/L	<b>Next Capability Offset (NXTCAP):</b> Points to the next capability header, which is the Root Complex Link Declaration Enhanced Capability Header. This register is RW/L to support removing the Root Complex Topology Capability from the PCI Express Extended Capability List. For systems which support the Root Complex Topology Capability Structure, boot BIOS should write a 130h to this register, otherwise boot BIOS should write a 000h to this register. Locked when FNCFG.BCLD = 1.
19:16	0h RW/L	<b>Capability Version (CV):</b> This register is RW/L to support removing the PCI Express Extended Capabilities from the Intel HD Audio subsystem. For systems which support the PCI Express Virtual Channel capability and the Root Complex Topology Capability Structure, boot BIOS should write a 1h to this register, otherwise boot BIOS should write a 0h to this register. Locked when FNCFG.BCLD = 1.
15:0	0h RW/L	<b>PCI Express Extended Capability ID (PCIECID):</b> This register is RW/L to support removing the PCI Express Extended Capabilities from the Intel HD Audio subsystem. For systems which support the PCI Express Virtual Channel capability and the Root Complex Topology Capability Structure, boot BIOS should write a 0002h to this register, otherwise boot BIOS should write a 0000h to this register. Locked when FNCFG.BCLD = 1.

### 6.1.41 Port VC Capability Register 1 (PVCCAP1)—Offset 104h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 1h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0		
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1		
RSVD					PARBTBLES	RC	RSVD	LPVCCNT	RSVD	VCCNT



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11:10	0h RO	<b>Port Arbitration Table Entry Size (PARBTBLES):</b> This is an endpoint device therefore this field is hardwired to 0 s.
9:8	0h RO	<b>Reference Clock (RC):</b> This is an endpoint device therefore this field is hardwired to 0 s.
7	0h RO	Reserved.
6:4	0h RO	<b>Low Priority Extended VC Count (LPVCCNT):</b> Indicates that only VC0 belongs to the low-priority VC group.
3	0h RO	Reserved.
2:0	1h RO	<b>Extended VC Count (VCCNT):</b> Indicates that one extended VC (in addition to VC0) is supported by the Intel(r) HD Audio controller.

### 6.1.42 Port VC Capability Register 2 (PVCCAP2)—Offset 108h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
VCARBTBL		RSVD				VCARBCAP		

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>VC Arbitration Table Offset (VCARBTBL):</b> Hardwired to 0 indicating that a VC Arbitration Table is not present.
23:8	0h RO	Reserved.
7:0	0h RO	<b>VC Arbitration Capability (VCARBCAP):</b> Hardwired to 0 s. These bits are not applicable since the Intel HD Audio controller reports a 0 in the Low Priority Extended VC Count field.




### 6.1.43 Port VC Control Register (PVCCTL)—Offset 10Ch

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:4	0h RO	Reserved.
3:1	0h RO	<b>VC Arbitration Select (VCARBSEL):</b> Hardwired to 0 s. Normally these bits are RW. But these bits are not applicable since the Intel HD Audio controller reports a 0 in the Low Priority Extended VC Count field.
0	0h RO	<b>Load VC Arbitration Table (LVCARBTBL):</b> Hardwired to 0 since an arbitration table is not present.


### 6.1.44 Port VC Status Register (PVCSTS)—Offset 10Eh

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
15:1	0h RO	Reserved.
0	0h RO	<b>VC Arbitration Table Status (VCARBTLSTS):</b> Hardwired to 0 since the VC Arbitration Table is not present.


### 6.1.45 VC0 Resource Capability Register (VC0CAP)—Offset 110h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h




Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Port Arbitration Table Offset (PARBTBL):</b> Hardwired to 0 since this field is not valid for endpoint devices.
23	0h RO	Reserved.
22:16	0h RO	<b>Maximum Time Slots (MTS):</b> Hardwired to 0 since this field is not valid for endpoint devices.
15	0h RO	<b>Reject Snoop Transactions (RST):</b> Hardwired to 0 since this field is not valid for endpoint devices.
14	0h RO	<b>Advanced Packet Switching (APS):</b> Hardwired to 0 since this field is not valid for endpoint devices.
13:8	0h RO	Reserved.
7:0	0h RO	<b>Port Arbitration Capability (PARBCAP):</b> Hardwired to 0 since this field is not valid for endpoint devices.

### 6.1.46 VC0 Resource Control Register (VC0CTL)—Offset 114h

VC0MAP(7:1) field is not affected by FLR.

Implementation Notes: Due to legacy implementation of the VC0MAP field being implemented as reset by D3HOT to D0 Reset but not FLR and already work well with existing SW (and there is no clear definition in the PCI and PCIe Specification whether it



should be reset by D3HOT to D0 Reset or not), this legacy implementation remains no change and documented here as reset by D3ONLY, which is a deviation from D3RST definition by excluding FLR.

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 800000FFh

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
1	0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0	1 1 1 1	1 1 1 1
VC0EN	RSVD	VC0ID	RSVD	PARBSEL	LPARBTBL	RSVD	VC0MAP	VC0MAP_0

Bit Range	Default and Access	Field Name (ID): Description
31	1h RO	<b>VC0 Enable (VC0EN):</b> Hardwired to 1 for VC0.
30:27	0h RO	Reserved.
26:24	0h RO	<b>VC0 ID (VC0ID):</b> Hardwired to 0 since the first VC is always assigned as VC0.
23:20	0h RO	Reserved.
19:17	0h RO	<b>Port Arbitration Select (PARBSEL):</b> Hardwired to 0 since this field is not valid for endpoint devices.
16	0h RO	<b>Load Port Arbitration Table (LPARBTBL):</b> Hardwired to 0 since this field is not valid for endpoint devices.
15:8	0h RO	Reserved.
7:1	7Fh RW	<b>TC/VC0 Map (VC0MAP):</b> Bits (7:1) are implemented as R/W bits. This field is not used by the hardware, but it is RW to avoid confusing software.
0	1h RO	<b>TC/VC0 Map (VC0MAP_0):</b> Bit 0 is hardwired to 1 since TC0 is always mapped to VC0

**6.1.47 VC0 Resource Status Register (VC0STS)—Offset 11Ah**

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



15	12	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD				VCNP
				PARBTBLSTS

Bit Range	Default and Access	Field Name (ID): Description
15:2	0h RO	Reserved.
1	0h RO	<b>VC0 Negotiation Pending (VCNP):</b> This bit does not apply to the integrated Intel HD Audio device and is therefore hardwired to 0.
0	0h RO	<b>Port Arbitration Table Status (PARBTBLSTS):</b> Hardwired to 0 since this field is not valid for endpoint devices.

### 6.1.48 VCI Resource Capability Register (VCiCAP)—Offset 11Ch

#### Access Method

Type: CFG Register  
(Size: 32 bits)

Device: 31  
Function: 3

Default: 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0
PARBTBL		RSVD	MTS		RST APS	RSVD	PARBCAP	

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Port Arbitration Table Offset (PARBTBL):</b> Hardwired to 0 since this field is not valid for endpoint devices.
23	0h RO	Reserved.
22:16	0h RO	<b>Maximum Time Slots (MTS):</b> Hardwired to 0 since this field is not valid for endpoint devices.
15	0h RO	<b>Reject Snoop Transactions (RST):</b> Hardwired to 0 since this field is not valid for endpoint devices.



Bit Range	Default and Access	Field Name (ID): Description
14	0h RO	<b>Advanced Packet Switching (APS):</b> Hardwired to 0 since this field is not valid for endpoint devices.
13:8	0h RO	Reserved.
7:0	0h RO	<b>Port Arbitration Capability (PARBCAP):</b> Hardwired to 0 since this field is not valid for endpoint devices.

### 6.1.49 VCI Resource Control Register (VCiCTL)—Offset 120h

VCiEN bit and VCiID field are not affected by D3HOT to D0 Reset or FLR.  
 VCiM(7:1) field is not affected by FLR.


Implementation Notes: Due to legacy implementation of the VCiM field being implemented as reset by D3HOT to D0 Reset but not FLR and already work well with existing SW (and there is no clear definition in the PCI and PCIe Specification whether it should be reset by D3HOT to D0 Reset or not), this legacy implementation remains no change and documented here as reset by D3ONLY, which is a deviation from D3RST definition by excluding FLR.

#### Access Method

**Type:** CFG Register  
 (Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>VCi Enable (VCiEN):</b> When set to 1, VCi is enabled. This bit is not affected by D3HOT to D0 reset.
30:27	0h RO	Reserved.
26:24	0h RW	<b>VCi ID (VCiID):</b> This fields assigns a VC ID to the VCi resource. This field is not used by the PCH hardware, but it is RW to avoid confusing software. These bits are not affected by D3HOT to D0 reset.
23:20	0h RO	Reserved.
19:17	0h RO	<b>Port Arbitration Select (PARBSEL):</b> Hardwired to 0 since this field is not valid for endpoint devices.



Bit Range	Default and Access	Field Name (ID): Description
16	0h RO	<b>Load Port Arbitration Table (LPARBTBL):</b> Hardwired to 0 since this field is not valid for endpoint devices.
15:8	0h RO	Reserved.
7:1	0h RW	<b>TC/VCi Map (VCiM):</b> This field indicates the TCs that are mapped to the VCi resource. Bits (7:1) are implemented as RW bits. This field is not used by the hardware, but it is RW to avoid confusing software.
0	0h RO	<b>TC/VCi Map (VCiM_0):</b> This field indicates the TCs that are mapped to the VCi resource. Bit 0 is hardwired to 0 indicating it can not be mapped to VCi. This field is not used by the hardware.

### 6.1.50 VCi Resource Status Register (VCiSTS)—Offset 126h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15	12	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD				VCNP
				PARBTBLSTS

Bit Range	Default and Access	Field Name (ID): Description
15:2	0h RO	Reserved.
1	0h RO	<b>VCi Negotiation Pending (VCNP):</b> This bit does not apply to the integrated Intel HD Audio subsystem and is therefore hardwired to 0.
0	0h RO	<b>Port Arbitration Table Status (PARBTBLSTS):</b> Hardwired to 0 since this field is not valid for endpoint devices.



## 6.2 Intel® High Definition Audio (Intel® HD Audio) (D31:F3) Memory Mapped I/O Registers Summary

**Table 6-2. Summary of Intel® High Definition Audio (D31:F3) Memory Mapped I/O Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	1h	Global Capabilities (GCAP)—Offset 0h	9701h
2h	2h	Minor Version (VMIN)—Offset 2h	0h
3h	3h	Major Version (VMAJ)—Offset 3h	1h
4h	5h	Output Payload Capability (OUTPAY)—Offset 4h	3Ch
6h	7h	Input Payload Capability (INPAY)—Offset 6h	1Dh
8h	Bh	Global Control (GCTL)—Offset 8h	0h
Ch	Dh	Wake Enable (WAKEEN)—Offset Ch	0h
Eh	Fh	Wake Status (WAKESTS)—Offset Eh	0h
10h	11h	Global Status (GSTS)—Offset 10h	0h
12h	13h	Global Capabilities 2 (GCAP2)—Offset 12h	1h
14h	15h	Linked List Capabilities Header (LLCH)—Offset 14h	C00h
18h	19h	Output Stream Payload Capability (OUTSTRMPAY)—Offset 18h	30h
1Ah	1Bh	Input Stream Payload Capability (INSTRMPAY)—Offset 1Ah	18h
20h	23h	Interrupt Control (INTCTL)—Offset 20h	0h
24h	27h	Interrupt Status (INTSTS)—Offset 24h	0h
30h	33h	Wall Clock Counter (WALCLK)—Offset 30h	0h
38h	3Bh	Stream Synchronization (SSYNC)—Offset 38h	0h
40h	43h	CORB Lower Base Address (CORBLBASE)—Offset 40h	0h
44h	47h	CORB Upper Base Address (CORBUBASE)—Offset 44h	0h
48h	49h	CORB Write Pointer (CORBWP)—Offset 48h	0h
4Ah	4Bh	CORB Read Pointer (CORBRP)—Offset 4Ah	0h
4Ch	4Ch	CORB Control (CORBCTL)—Offset 4Ch	0h
4Dh	4Dh	CORB Status (CORBSTS)—Offset 4Dh	0h
4Eh	4Eh	CORB Size (CORBSIZE)—Offset 4Eh	42h
50h	53h	RIRB Lower Base Address (RIRBLBASE)—Offset 50h	0h
54h	57h	RIRB Upper Base Address (RIRBUBASE)—Offset 54h	0h
58h	59h	RIRB Write Pointer (RIRBWP)—Offset 58h	0h
5Ah	5Bh	Response Interrupt Count (RINTCNT)—Offset 5Ah	0h
5Ch	5Ch	RIRB Control (RIRBCTL)—Offset 5Ch	0h
5Dh	5Dh	RIRB Status (RIRBSTS)—Offset 5Dh	0h
5Eh	5Eh	RIRB Size (RIRBSIZE)—Offset 5Eh	42h
60h	63h	Immediate Command (IC)—Offset 60h	0h
64h	67h	Immediate Response (IR)—Offset 64h	0h
70h	73h	DMA Position Lower Base Address (DPLBASE)—Offset 70h	0h
74h	77h	DMA Position Upper Base Address (DPUBASE)—Offset 74h	0h



**Table 6-2. Summary of Intel® High Definition Audio (D31:F3) Memory Mapped I/O Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
80h	83h	Input/Output Stream Descriptor x Control (ISD0CTL)—Offset 80h	40000h
83h	83h	Stream Descriptor Status (ISD0STS)—Offset 83h	0h
84h	87h	Input/Output Stream Descriptor x Link Position in Buffer (ISD0LPIB)—Offset 84h	0h
88h	8Bh	Input/Output Stream Descriptor x Cyclic Buffer Length (ISD0CBL)—Offset 88h	0h
8Ch	8Dh	Input/Output Stream Descriptor x Last Valid Index (ISD0LVI)—Offset 8Ch	0h
8Eh	8Fh	Input/Output Stream Descriptor x FIFO Eviction Watermark (ISD0FIFOW)—Offset 8Eh	4h
90h	91h	Input/Output Stream Descriptor x FIFO Size (ISD0FIFOS)—Offset 90h	0h
92h	93h	Input/Output Stream Descriptor x Format (ISD0FMT)—Offset 92h	0h
94h	95h	Input/Output Stream Descriptor x FIFO Limit (ISD0FIFOL)—Offset 94h	0h
98h	9Bh	Input/Output Stream Descriptor x Buffer Descriptor List Pointer Lower Base Address (ISD0BDLPLBA)—Offset 98h	0h
9Ch	9Fh	Input/Output Stream Descriptor x Buffer Descriptor List Pointer Upper Base Address (ISD0BDLPUBA)—Offset 9Ch	0h
164h	167h	Input/Output Stream Descriptor x Link Position in Buffer (OSD0LPIB)—Offset 164h	0h
168h	16Bh	Input/Output Stream Descriptor x Cyclic Buffer Length (OSD0CBL)—Offset 168h	0h
16Ch	16Dh	Input/Output Stream Descriptor x Last Valid Index (OSD0LVI)—Offset 16Ch	0h
16Eh	16Fh	Input/Output Stream Descriptor x FIFO Eviction Watermark (OSD0FIFOW)—Offset 16Eh	4h
170h	171h	Input/Output Stream Descriptor x FIFO Size (OSD0FIFOS)—Offset 170h	0h
172h	173h	Input/Output Stream Descriptor x Format (OSD0FMT)—Offset 172h	0h
174h	175h	Input/Output Stream Descriptor x FIFO Limit (OSD0FIFOL)—Offset 174h	0h
178h	17Bh	Input/Output Stream Descriptor x Buffer Descriptor List Pointer Lower Base Address (OSD0BDLPLBA)—Offset 178h	0h
17Ch	17Fh	Input/Output Stream Descriptor x Buffer Descriptor List Pointer Upper Base Address (OSD0BDLPUBA)—Offset 17Ch	0h
4DCh	4DFh	Global Time Synchronization Capture Control (GTSCC2)—Offset 4DCh	0h
4E0h	4E3h	Wall Frame Counter Captured (WALFCC2)—Offset 4E0h	0h
4E4h	4E7h	Time Stamp Counter Captured Lower (TSCCL2)—Offset 4E4h	0h
4E8h	4EBh	Time Stamp Counter Captured Upper (TSCCU2)—Offset 4E8h	0h
4ECh	4EFh	Linear Link Position Frame Offset Captured (LLPFOC2)—Offset 4ECh	0h
4F0h	4F3h	Linear Link Position Captured Lower (LLPCL2)—Offset 4F0h	0h
4F4h	4F7h	Linear Link Position Captured Upper (LLPCU2)—Offset 4F4h	0h
500h	503h	Global Time Synchronization Capability Header (GTSCH)—Offset 500h	11F00h
504h	507h	Global Time Synchronization Capability Declaration (GTSCD)—Offset 504h	0h
50Ch	50Fh	Global Time Synchronization Controller Adjust Control (GTCTLAC)—Offset 50Ch	0h
520h	523h	Global Time Synchronization Capture Control (GTSCC0)—Offset 520h	0h


**Table 6-2. Summary of Intel® High Definition Audio (D31:F3) Memory Mapped I/O Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
524h	527h	Wall Frame Counter Captured (WALFCC0)—Offset 524h	0h
528h	52Bh	Time Stamp Counter Captured Lower (TSCCL0)—Offset 528h	0h
52Ch	52Fh	Time Stamp Counter Captured Upper (TSCCU0)—Offset 52Ch	0h
534h	537h	Linear Link Position Frame Offset Captured (LLPFOC0)—Offset 534h	0h
538h	53Bh	Linear Link Position Captured Lower (LLPCL0)—Offset 538h	0h
53Ch	53Fh	Linear Link Position Captured Upper (LLPCU0)—Offset 53Ch	0h
540h	543h	Global Time Synchronization Capture Control (GTSCC1)—Offset 540h	0h
544h	547h	Wall Frame Counter Captured (WALFCC1)—Offset 544h	0h
548h	54Bh	Time Stamp Counter Captured Lower (TSCCL1)—Offset 548h	0h
54Ch	54Fh	Time Stamp Counter Captured Upper (TSCCU1)—Offset 54Ch	0h
554h	557h	Linear Link Position Frame Offset Captured (LLPFOC1)—Offset 554h	0h
558h	55Bh	Linear Link Position Captured Lower (LLPCL1)—Offset 558h	0h
55Ch	55Fh	Linear Link Position Captured Upper (LLPCU1)—Offset 55Ch	0h
700h	703h	Software Position Based FIFO Capability Header (SPBFCH)—Offset 700h	40000h
704h	707h	Software Position Based FIFO Control (SPBFCTL)—Offset 704h	0h
800h	803h	Processing Pipe Capability Header (PPCH)—Offset 800h	30500h
804h	807h	Processing Pipe Control (PPCTL)—Offset 804h	0h
810h	813h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC0LLPL)—Offset 810h	0h
814h	817h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC0LLPU)—Offset 814h	0h
818h	81Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC0LDPL)—Offset 818h	0h
81Ch	81Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC0LDPU)—Offset 81Ch	0h
820h	823h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC1LLPL)—Offset 820h	0h
824h	827h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC1LLPU)—Offset 824h	0h
828h	82Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC1LDPL)—Offset 828h	0h
82Ch	82Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC1LDPU)—Offset 82Ch	0h
830h	833h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC2LLPL)—Offset 830h	0h
834h	837h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC2LLPU)—Offset 834h	0h
838h	83Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC2LDPL)—Offset 838h	0h
83Ch	83Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC2LDPU)—Offset 83Ch	0h
840h	843h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC3LLPL)—Offset 840h	0h
844h	847h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC3LLPU)—Offset 844h	0h





**Table 6-2. Summary of Intel® High Definition Audio (D31:F3) Memory Mapped I/O Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
848h	84Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC3LDPL)—Offset 848h	0h
84Ch	84Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC3LDPU)—Offset 84Ch	0h
850h	853h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC4LLPL)—Offset 850h	0h
854h	857h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC4LLPU)—Offset 854h	0h
858h	85Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC4LDPL)—Offset 858h	0h
85Ch	85Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC4LDPU)—Offset 85Ch	0h
860h	863h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC5LLPL)—Offset 860h	0h
864h	867h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC5LLPU)—Offset 864h	0h
868h	86Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC5LDPL)—Offset 868h	0h
86Ch	86Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC5LDPU)—Offset 86Ch	0h
870h	873h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC6LLPL)—Offset 870h	0h
874h	877h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC6LLPU)—Offset 874h	0h
878h	87Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC6LDPL)—Offset 878h	0h
87Ch	87Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC6LDPU)—Offset 87Ch	0h
880h	883h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC0LLPL)—Offset 880h	0h
884h	887h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC0LLPU)—Offset 884h	0h
888h	88Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC0LDPL)—Offset 888h	0h
88Ch	88Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC0LDPU)—Offset 88Ch	0h
890h	893h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC1LLPL)—Offset 890h	0h
894h	897h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC1LLPU)—Offset 894h	0h
898h	89Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC1LDPL)—Offset 898h	0h
89Ch	89Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC1LDPU)—Offset 89Ch	0h
8A0h	8A3h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC2LLPL)—Offset 8A0h	0h
8A4h	8A7h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC2LLPU)—Offset 8A4h	0h
8A8h	8ABh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC2LDPL)—Offset 8A8h	0h


**Table 6-2. Summary of Intel® High Definition Audio (D31:F3) Memory Mapped I/O Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
8ACh	8AFh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC2LDPU)—Offset 8ACh	0h
8B0h	8B3h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC3LLPL)—Offset 8B0h	0h
8B4h	8B7h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC3LLPU)—Offset 8B4h	0h
8B8h	8BBh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC3LDPL)—Offset 8B8h	0h
8BCh	8BFh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC3LDPU)—Offset 8BCh	0h
8C0h	8C3h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC4LLPL)—Offset 8C0h	0h
8C4h	8C7h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC4LLPU)—Offset 8C4h	0h
8C8h	8CBh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC4LDPL)—Offset 8C8h	0h
8CCh	8CFh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC4LDPU)—Offset 8CCh	0h
8D0h	8D3h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC5LLPL)—Offset 8D0h	0h
8D4h	8D7h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC5LLPU)—Offset 8D4h	0h
8D8h	8DBh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC5LDPL)—Offset 8D8h	0h
8DCh	8DFh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC5LDPU)—Offset 8DCh	0h
8E0h	8E3h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC6LLPL)—Offset 8E0h	0h
8E0h	8E1h	Link 0 Output Payload Capability (LOUTPAY0)—Offset 8E0h	0h
8E2h	8E3h	Link 0 Input Payload Capability (LINPAY0)—Offset 8E2h	0h
8E4h	8E7h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC6LLPU)—Offset 8E4h	0h
8E8h	8EBh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC6LDPL)—Offset 8E8h	0h
8ECh	8EFh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC6LDPU)—Offset 8ECh	0h
8F0h	8F3h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC7LLPL)—Offset 8F0h	0h
8F4h	8F7h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC7LLPU)—Offset 8F4h	0h
8F8h	8FBh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC7LDPL)—Offset 8F8h	0h
8F8h	8F9h	Link 1 Output Payload Capability (LOUTPAY1)—Offset 8F8h	0h
8FAh	8FBh	Link 1 Input Payload Capability (LINPAY1)—Offset 8FAh	0h
8FCh	8FFh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC7LDPU)—Offset 8FCh	0h
900h	903h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC8LLPL)—Offset 900h	0h



**Table 6-2. Summary of Intel® High Definition Audio (D31:F3) Memory Mapped I/O Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
904h	907h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC8LLPU)—Offset 904h	0h
908h	90Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC8LDPL)—Offset 908h	0h
90Ch	90Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC8LDPU)—Offset 90Ch	0h
910h	913h	Input/Output Processing Pipe's Link Connection x Control (IPPLCOCTL)—Offset 910h	0h
914h	915h	Input/Output Processing Pipe's Link Connection x Format (IPPLCOFMT)—Offset 914h	0h
918h	91Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC0LLPL)—Offset 918h	0h
91Ch	91Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC0LLPU)—Offset 91Ch	0h
920h	923h	Input/Output Processing Pipe's Link Connection x Control (IPPLC1CTL)—Offset 920h	0h
924h	925h	Input/Output Processing Pipe's Link Connection x Format (IPPLC1FMT)—Offset 924h	0h
928h	92Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC1LLPL)—Offset 928h	0h
92Ch	92Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC1LLPU)—Offset 92Ch	0h
930h	933h	Input/Output Processing Pipe's Link Connection x Control (IPPLC2CTL)—Offset 930h	0h
934h	935h	Input/Output Processing Pipe's Link Connection x Format (IPPLC2FMT)—Offset 934h	0h
938h	93Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC2LLPL)—Offset 938h	0h
93Ch	93Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC2LLPU)—Offset 93Ch	0h
940h	943h	Input/Output Processing Pipe's Link Connection x Control (IPPLC3CTL)—Offset 940h	0h
944h	945h	Input/Output Processing Pipe's Link Connection x Format (IPPLC3FMT)—Offset 944h	0h
948h	94Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC3LLPL)—Offset 948h	0h
94Ch	94Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC3LLPU)—Offset 94Ch	0h
950h	953h	Input/Output Processing Pipe's Link Connection x Control (IPPLC4CTL)—Offset 950h	0h
954h	955h	Input/Output Processing Pipe's Link Connection x Format (IPPLC4FMT)—Offset 954h	0h
958h	95Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC4LLPL)—Offset 958h	0h
95Ch	95Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC4LLPU)—Offset 95Ch	0h
960h	963h	Input/Output Processing Pipe's Link Connection x Control (IPPLC5CTL)—Offset 960h	0h
964h	965h	Input/Output Processing Pipe's Link Connection x Format (IPPLC5FMT)—Offset 964h	0h


**Table 6-2. Summary of Intel® High Definition Audio (D31:F3) Memory Mapped I/O Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
968h	96Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC5LLPL)—Offset 968h	0h
96Ch	96Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC5LLPU)—Offset 96Ch	0h
970h	973h	Input/Output Processing Pipe's Link Connection x Control (IPPLC6CTL)—Offset 970h	0h
974h	975h	Input/Output Processing Pipe's Link Connection x Format (IPPLC6FMT)—Offset 974h	0h
978h	97Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC6LLPL)—Offset 978h	0h
97Ch	97Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC6LLPU)—Offset 97Ch	0h
980h	983h	Input/Output Processing Pipe's Link Connection x Control (OPPLC0CTL)—Offset 980h	0h
984h	985h	Input/Output Processing Pipe's Link Connection x Format (OPPLC0FMT)—Offset 984h	0h
988h	98Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC0LLPL)—Offset 988h	0h
98Ch	98Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC0LLPU)—Offset 98Ch	0h
990h	993h	Input/Output Processing Pipe's Link Connection x Control (OPPLC1CTL)—Offset 990h	0h
994h	995h	Input/Output Processing Pipe's Link Connection x Format (OPPLC1FMT)—Offset 994h	0h
998h	99Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC1LLPL)—Offset 998h	0h
99Ch	99Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC1LLPU)—Offset 99Ch	0h
9A0h	9A3h	Input/Output Processing Pipe's Link Connection x Control (OPPLC2CTL)—Offset 9A0h	0h
9A4h	9A5h	Input/Output Processing Pipe's Link Connection x Format (OPPLC2FMT)—Offset 9A4h	0h
9A8h	9ABh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC2LLPL)—Offset 9A8h	0h
9ACh	9AFh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC2LLPU)—Offset 9ACh	0h
9B0h	9B3h	Input/Output Processing Pipe's Link Connection x Control (OPPLC3CTL)—Offset 9B0h	0h
9B4h	9B5h	Input/Output Processing Pipe's Link Connection x Format (OPPLC3FMT)—Offset 9B4h	0h
9B8h	9BBh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC3LLPL)—Offset 9B8h	0h
9BCh	9BFh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC3LLPU)—Offset 9BCh	0h
9C0h	9C3h	Input/Output Processing Pipe's Link Connection x Control (OPPLC4CTL)—Offset 9C0h	0h
9C4h	9C5h	Input/Output Processing Pipe's Link Connection x Format (OPPLC4FMT)—Offset 9C4h	0h
9C8h	9CBh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC4LLPL)—Offset 9C8h	0h



**Table 6-2. Summary of Intel® High Definition Audio (D31:F3) Memory Mapped I/O Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
9CCh	9CFh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC4LLPU)—Offset 9CCh	0h
9D0h	9D3h	Input/Output Processing Pipe's Link Connection x Control (OPPLC5CTL)—Offset 9D0h	0h
9D4h	9D5h	Input/Output Processing Pipe's Link Connection x Format (OPPLC5FMT)—Offset 9D4h	0h
9D8h	9DBh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC5LLPL)—Offset 9D8h	0h
9DCh	9DFh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC5LLPU)—Offset 9DCh	0h
9E0h	9E3h	Input/Output Processing Pipe's Link Connection x Control (OPPLC6CTL)—Offset 9E0h	0h
9E4h	9E5h	Input/Output Processing Pipe's Link Connection x Format (OPPLC6FMT)—Offset 9E4h	0h
9E8h	9EBh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC6LLPL)—Offset 9E8h	0h
9ECh	9EFh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC6LLPU)—Offset 9ECh	0h
9F0h	9F3h	Input/Output Processing Pipe's Link Connection x Control (OPPLC7CTL)—Offset 9F0h	0h
9F4h	9F5h	Input/Output Processing Pipe's Link Connection x Format (OPPLC7FMT)—Offset 9F4h	0h
9F8h	9FBh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC7LLPL)—Offset 9F8h	0h
9FCh	9FFh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC7LLPU)—Offset 9FCh	0h
A00h	A03h	Input/Output Processing Pipe's Link Connection x Control (OPPLC8CTL)—Offset A00h	0h
A04h	A05h	Input/Output Processing Pipe's Link Connection x Format (OPPLC8FMT)—Offset A04h	0h
A08h	A0Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC8LLPL)—Offset A08h	0h
A0Ch	A0Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC8LLPU)—Offset A0Ch	0h
C00h	C03h	Multiple Links Capability Header (MLCH)—Offset C00h	20800h
C04h	C07h	Multiple Links Capability Declaration (MLCD)—Offset C04h	1h
C40h	C43h	Link 0 Capabilities (LCAP0)—Offset C40h	7h
C44h	C47h	Link 0 Control (LCTL0)—Offset C44h	10002h
C48h	C4Bh	Link 0 Output Stream ID Mapping Valid (LOSIDV0)—Offset C48h	FFFEh
C4Ch	C4Dh	Link 0 SDI Identifier (LSDIID0)—Offset C4Ch	2h
C50h	C50h	Link 0 Per Stream Output Overhead (LPSO00)—Offset C50h	0h
C52h	C52h	Link 0 Per Stream Input Overhead (LPSIO0)—Offset C52h	0h
C58h	C5Bh	Link 0 Wall Frame Counter (LWALFC0)—Offset C58h	0h
C80h	C83h	Link 1 Capabilities (LCAP1)—Offset C80h	1Fh
C84h	C87h	Link 1 Control (LCTL1)—Offset C84h	10004h
C88h	C8Bh	Link 1 Output Stream ID Mapping Valid (LOSIDV1)—Offset C88h	FFFEh


**Table 6-2. Summary of Intel® High Definition Audio (D31:F3) Memory Mapped I/O Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
C8Ch	C8Dh	Link 1 SDI Identifier (LSDIID1)—Offset C8Ch	0h
C90h	C90h	Link 1 Per Stream Output Overhead (LPSOO1)—Offset C90h	0h
C92h	C92h	Link 1 Per Stream Input Overhead (LPSIO1)—Offset C92h	0h
C98h	C9Bh	Link 1 Wall Frame Counter (LWALFC1)—Offset C98h	0h
4A10h	4A13h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC7LLPL)—Offset 4A10h	0h
4A14h	4A17h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC7LLPU)—Offset 4A14h	0h
4A18h	4A1Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC7LDPL)—Offset 4A18h	0h
4A1Ch	4A1Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC7LDPU)—Offset 4A1Ch	0h
4A20h	4A23h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC8LLPL)—Offset 4A20h	0h
4A24h	4A27h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC8LLPU)—Offset 4A24h	0h
4A28h	4A2Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC8LDPL)—Offset 4A28h	0h
4A2Ch	4A2Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC8LDPU)—Offset 4A2Ch	0h
4A30h	4A33h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC9LLPL)—Offset 4A30h	0h
4A34h	4A37h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC9LLPU)—Offset 4A34h	0h
4A38h	4A3Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC9LDPL)—Offset 4A38h	0h
4A3Ch	4A3Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC9LDPU)—Offset 4A3Ch	0h
4A40h	4A43h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC10LLPL)—Offset 4A40h	0h
4A44h	4A47h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC10LLPU)—Offset 4A44h	0h
4A48h	4A4Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC10LDPL)—Offset 4A48h	0h
4A4Ch	4A4Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC10LDPU)—Offset 4A4Ch	0h
4A50h	4A53h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC11LLPL)—Offset 4A50h	0h
4A54h	4A57h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC11LLPU)—Offset 4A54h	0h
4A58h	4A5Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC11LDPL)—Offset 4A58h	0h
4A5Ch	4A5Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC11LDPU)—Offset 4A5Ch	0h
4A60h	4A63h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC12LLPL)—Offset 4A60h	0h
4A64h	4A67h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC12LLPU)—Offset 4A64h	0h



**Table 6-2. Summary of Intel® High Definition Audio (D31:F3) Memory Mapped I/O Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
4A68h	4A6Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC12LDPL)—Offset 4A68h	0h
4A6Ch	4A6Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC12LDPU)—Offset 4A6Ch	0h
4A70h	4A73h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC13LLPL)—Offset 4A70h	0h
4A74h	4A77h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC13LLPU)—Offset 4A74h	0h
4A78h	4A7Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC13LDPL)—Offset 4A78h	0h
4A7Ch	4A7Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC13LDPU)—Offset 4A7Ch	0h
4A80h	4A83h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC14LLPL)—Offset 4A80h	0h
4A84h	4A87h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC14LLPU)—Offset 4A84h	0h
4A88h	4A8Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC14LDPL)—Offset 4A88h	0h
4A8Ch	4A8Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC14LDPU)—Offset 4A8Ch	0h
4A90h	4A93h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC9LLPL)—Offset 4A90h	0h
4A94h	4A97h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC9LLPU)—Offset 4A94h	0h
4A98h	4A9Bh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC9LDPL)—Offset 4A98h	0h
4A9Ch	4A9Fh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC9LDPU)—Offset 4A9Ch	0h
4AA0h	4AA3h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC10LLPL)—Offset 4AA0h	0h
4AA4h	4AA7h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC10LLPU)—Offset 4AA4h	0h
4AA8h	4AABh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC10LDPL)—Offset 4AA8h	0h
4AACh	4AAFh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC10LDPU)—Offset 4AACh	0h
4AB0h	4AB3h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC11LLPL)—Offset 4AB0h	0h
4AB4h	4AB7h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC11LLPU)—Offset 4AB4h	0h
4AB8h	4ABBh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC11LDPL)—Offset 4AB8h	0h
4ABCh	4ABFh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC11LDPU)—Offset 4ABCh	0h
4AC0h	4AC3h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC12LLPL)—Offset 4AC0h	0h
4AC4h	4AC7h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC12LLPU)—Offset 4AC4h	0h
4AC8h	4ACBh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC12LDPL)—Offset 4AC8h	0h




**Table 6-2. Summary of Intel® High Definition Audio (D31:F3) Memory Mapped I/O Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
4ACCh	4ACFh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC12LDPU)—Offset 4ACCh	0h
4AD0h	4AD3h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC13LLPL)—Offset 4AD0h	0h
4AD4h	4AD7h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC13LLPU)—Offset 4AD4h	0h
4AD8h	4ADBh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC13LDPL)—Offset 4AD8h	0h
4ADCh	4ADFh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC13LDPU)—Offset 4ADCh	0h
4AE0h	4AE3h	Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC14LLPL)—Offset 4AE0h	0h
4AE4h	4AE7h	Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC14LLPU)—Offset 4AE4h	0h
4AE8h	4AEBh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC14LDPL)—Offset 4AE8h	0h
4AECCh	4AEFh	Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC14LDPU)—Offset 4AECCh	0h
4AF0h	4AF3h	Input/Output Processing Pipe's Link Connection x Control (IPPLC7CTL)—Offset 4AF0h	0h
4AF4h	4AF5h	Input/Output Processing Pipe's Link Connection x Format (IPPLC7FMT)—Offset 4AF4h	0h
4AF8h	4AFBh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC7LLPL)—Offset 4AF8h	0h
4AFCh	4AFFh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC7LLPU)—Offset 4AFCh	0h
4B00h	4B03h	Input/Output Processing Pipe's Link Connection x Control (IPPLC8CTL)—Offset 4B00h	0h
4B04h	4B05h	Input/Output Processing Pipe's Link Connection x Format (IPPLC8FMT)—Offset 4B04h	0h
4B08h	4B0Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC8LLPL)—Offset 4B08h	0h
4B0Ch	4B0Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC8LLPU)—Offset 4B0Ch	0h
4B10h	4B13h	Input/Output Processing Pipe's Link Connection x Control (IPPLC9CTL)—Offset 4B10h	0h
4B14h	4B15h	Input/Output Processing Pipe's Link Connection x Format (IPPLC9FMT)—Offset 4B14h	0h
4B18h	4B1Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC9LLPL)—Offset 4B18h	0h
4B1Ch	4B1Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC9LLPU)—Offset 4B1Ch	0h
4B20h	4B23h	Input/Output Processing Pipe's Link Connection x Control (IPPLC10CTL)—Offset 4B20h	0h
4B24h	4B25h	Input/Output Processing Pipe's Link Connection x Format (IPPLC10FMT)—Offset 4B24h	0h
4B28h	4B2Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC10LLPL)—Offset 4B28h	0h
4B2Ch	4B2Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC10LLPU)—Offset 4B2Ch	0h





**Table 6-2. Summary of Intel® High Definition Audio (D31:F3) Memory Mapped I/O Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
4B30h	4B33h	Input/Output Processing Pipe's Link Connection x Control (IPPLC11CTL)—Offset 4B30h	0h
4B34h	4B35h	Input/Output Processing Pipe's Link Connection x Format (IPPLC11FMT)—Offset 4B34h	0h
4B38h	4B3Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC11LLPL)—Offset 4B38h	0h
4B3Ch	4B3Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC11LLPU)—Offset 4B3Ch	0h
4B40h	4B43h	Input/Output Processing Pipe's Link Connection x Control (IPPLC12CTL)—Offset 4B40h	0h
4B44h	4B45h	Input/Output Processing Pipe's Link Connection x Format (IPPLC12FMT)—Offset 4B44h	0h
4B48h	4B4Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC12LLPL)—Offset 4B48h	0h
4B4Ch	4B4Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC12LLPU)—Offset 4B4Ch	0h
4B50h	4B53h	Input/Output Processing Pipe's Link Connection x Control (IPPLC13CTL)—Offset 4B50h	0h
4B54h	4B55h	Input/Output Processing Pipe's Link Connection x Format (IPPLC13FMT)—Offset 4B54h	0h
4B58h	4B5Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC13LLPL)—Offset 4B58h	0h
4B5Ch	4B5Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC13LLPU)—Offset 4B5Ch	0h
4B60h	4B63h	Input/Output Processing Pipe's Link Connection x Control (IPPLC14CTL)—Offset 4B60h	0h
4B64h	4B65h	Input/Output Processing Pipe's Link Connection x Format (IPPLC14FMT)—Offset 4B64h	0h
4B68h	4B6Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC14LLPL)—Offset 4B68h	0h
4B6Ch	4B6Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC14LLPU)—Offset 4B6Ch	0h
4B70h	4B73h	Input/Output Processing Pipe's Link Connection x Control (OPPLC9CTL)—Offset 4B70h	0h
4B74h	4B75h	Input/Output Processing Pipe's Link Connection x Format (OPPLC9FMT)—Offset 4B74h	0h
4B78h	4B7Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC9LLPL)—Offset 4B78h	0h
4B7Ch	4B7Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC9LLPU)—Offset 4B7Ch	0h
4B80h	4B83h	Input/Output Processing Pipe's Link Connection x Control (OPPLC10CTL)—Offset 4B80h	0h
4B84h	4B85h	Input/Output Processing Pipe's Link Connection x Format (OPPLC10FMT)—Offset 4B84h	0h
4B88h	4B8Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC10LLPL)—Offset 4B88h	0h
4B8Ch	4B8Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC10LLPU)—Offset 4B8Ch	0h
4B90h	4B93h	Input/Output Processing Pipe's Link Connection x Control (OPPLC11CTL)—Offset 4B90h	0h



**Table 6-2. Summary of Intel® High Definition Audio (D31:F3) Memory Mapped I/O Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
4B94h	4B95h	Input/Output Processing Pipe's Link Connection x Format (OPPLC11FMT)—Offset 4B94h	0h
4B98h	4B9Bh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC11LLPL)—Offset 4B98h	0h
4B9Ch	4B9Fh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC11LLPU)—Offset 4B9Ch	0h
4BA0h	4BA3h	Input/Output Processing Pipe's Link Connection x Control (OPPLC12CTL)—Offset 4BA0h	0h
4BA4h	4BA5h	Input/Output Processing Pipe's Link Connection x Format (OPPLC12FMT)—Offset 4BA4h	0h
4BA8h	4BABh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC12LLPL)—Offset 4BA8h	0h
4BACH	4BAFh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC12LLPU)—Offset 4BACH	0h
4BB0h	4BB3h	Input/Output Processing Pipe's Link Connection x Control (OPPLC13CTL)—Offset 4BB0h	0h
4BB4h	4BB5h	Input/Output Processing Pipe's Link Connection x Format (OPPLC13FMT)—Offset 4BB4h	0h
4BB8h	4BBBh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC13LLPL)—Offset 4BB8h	0h
4BBCh	4BBFh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC13LLPU)—Offset 4BBCh	0h
4BC0h	4BC3h	Input/Output Processing Pipe's Link Connection x Control (OPPLC14CTL)—Offset 4BC0h	0h
4BC4h	4BC5h	Input/Output Processing Pipe's Link Connection x Format (OPPLC14FMT)—Offset 4BC4h	0h
4BC8h	4BCBh	Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC14LLPL)—Offset 4BC8h	0h
4BCCh	4BCFh	Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC14LLPU)—Offset 4BCCh	0h

### 6.2.1 Global Capabilities (GCAP)—Offset 0h

This register resides in Primary well (always on), or resides in Primary well (gated) with state retention, and reset by platform reset.

#### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 9701h

15		12		8		4		0					
1	0	0	1	0	1	1	1	0	0	0	0	0	1
OSS				ISS				BSS				NSDO	ADD640K



Bit Range	Default and Access	Field Name (ID): Description
15:12	9h RW/L	<b>Number of Output Streams Supported (OSS):</b> 0100b indicates that the Intel HD Audio controller supports four output streams. Locked when FNCFG.BCLD = 1.
11:8	7h RW/L	<b>Number of Input Streams Supported (ISS):</b> 0100b indicates that the Intel HD Audio controller supports four input streams. Locked when FNCFG.BCLD = 1.
7:3	0h RO	<b>Number of Bidirectional Streams Supported (BSS):</b> 00000b indicates that the Intel HD Audio controller supports 0 bidirectional streams.
2:1	0h RW/L	<b>Number of Serial Data Out Signals (NSDO):</b> 00b indicates that the Intel HD Audio controller supports one Serial Data Output signal. For the case of multiple link segments is supported, this field indicates the number of SDO for link 0. Locked when FNCFG.BCLD = 1.
0	1h RW/L	<b>64 Bit Address Supported (ADD64OK):</b> A 1 indicates that the Intel HD Audio controller supports 64 bit addressing for BDL addresses, data buffer addresses, and command buffer addresses. Locked when FNCFG.BCLD = 1.

## 6.2.2 Minor Version (VMIN)—Offset 2h

### Access Method

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

7		4		0
0	0	0	0	0
VMIN				

Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Minor Version (VMIN):</b> Indicates the Intel HD Audio controller supports minor revision number 00h of the Intel HD Audio specification.

## 6.2.3 Major Version (VMAJ)—Offset 3h


### Access Method

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3



**Default:** 1h



Bit Range	Default and Access	Field Name (ID): Description
7:0	1h RO	<b>Major Version (VMAJ):</b> Indicates the Intel HD Audio controller supports major revision number 1 of the Intel HD Audio specification.

### 6.2.4 Output Payload Capability (OUTPAY)—Offset 4h


This register resides in Primary well (always on), or resides in Primary well (gated) with state retention, and reset by platform reset.

#### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 3Ch





Bit Range	Default and Access	Field Name (ID): Description
15:0	3Ch RW/L	<p><b>Output Payload Capability (OUTPAY):</b> Indicates the total output payload available on the link. This does not include bandwidth used for command and control. This measurement is in 16-bit word quantities per 48 kHz frame. The default link clock speed of 24.000 MHz (the data is double pumped) provides 1000 bits per frame, or 62.5 words in total. 40 bits are used for command and control, leaving 60 words available for data payload. Note that this value does not reflect any bandwidth increase due to support for multiple SDO lines.</p> <p>00h: 0 words 01h: 1 word payload ... FFh: 255h word payload</p> <p>Note: In the event that multiple links is supported (GCAP2.LCOUNT ) 0), the payload advertised will be the lowest common denominator offered by the default clock frequency on each link.</p> <p>Locked when FNCFG.BCLD = 1.</p>

### 6.2.5 Input Payload Capability (INPAY)—Offset 6h

This register resides in Primary well (always on), or resides in Primary well (gated) with state retention, and reset by platform reset.


#### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 1Dh

15	12	8	4	0
0	0	0	0	1
0	0	0	0	1
0	0	0	0	1
INPAY				



Bit Range	Default and Access	Field Name (ID): Description
15:0	1Dh RW/L	<p><b>Input Payload Capability (INPAY):</b> Indicates the total input payload available on the link. This does not include bandwidth used for response. This measurement is in 16-bit word quantities per 48 kHz frame. The default link clock speed of 24.000 MHz provides 500 bits per frame, or 31.25 words in total. 36 bits are used for response, leaving 29 words for data payload. Note that this value does not reflect any bandwidth increase due to support for multiple SDI lines.</p> <p>00h: 0 words 01h: 1 word payload ... FFh: 255h word payload</p> <p>Note: In the event that multiple links is supported (GCAP2.LCOUNT ) 0), the payload advertised will be the lowest common denominator offered by the default clock frequency on each link.</p> <p>Locked when FNCFG.BCLD = 1.</p>

### 6.2.6 Global Control (GCTL)—Offset 8h


CRSTB bit is not affected by controller reset.

#### Access Method


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	<b>Reserved (RSVD)</b>
8	0h RW	<p><b>Accept Unsolicited Response Enable (UNSOL):</b> If UNSOL is a 1, Unsolicited Responses from the codecs are accepted by the controller and placed into the Response Input Ring Buffer. If UNSOL is a 0, unsolicited responses are not accepted, and dropped on the floor.</p>



Bit Range	Default and Access	Field Name (ID): Description
7:2	0h RO	Reserved.
1	0h RW/1S/V	<b>Flush Control (FCNTRL):</b> Writing a 1 to this bit initiates a flush. When the flush completion is received by the controller, hardware sets the Flush Status bit and clears this Flush Control bit. Before a flush cycle is initiated, the DMA Position Buffer must be programmed with a valid memory address by software, but the DMA Position Buffer bit 0 need not be set to enable the position reporting mechanism. Also, all streams must be stopped (the associated RUN bit must be 0). When the flush is initiated, the controller will flush pipelines to memory to guarantee that the hardware is ready to transition to a D3 state. Setting this bit is not a critical step in the power state transition if the content of the FIFOs is not critical.
0	0h RW/V	<b>Controller Reset# (CRSTB):</b> After the hardware has completed sequencing into the reset state, it will report a 0 in this bit. Software must read a 0 from this bit to verify that the controller is in reset. Writing a 1 to this bit causes the controller to exit its reset state and deassert the Intel HD Audio link RESET# signal. Software is responsible for setting/clearing this bit such that the minimum Intel HD Audio link RESET# signal assertion pulse width specification is met. When the controller hardware is ready to begin operation, it will report a 1 in this bit. Software must read a 1 from this bit before accessing any controller registers. The CRST bit defaults to a 0 after hardware reset, therefore software needs to write a 1 to this bit to begin operation. Note that the CORB/RIRB RUN bits and all Stream RUN bits must be verified cleared to zero before CRST bit is written to 0 (asserted) in order to assure a clean re-start. When setting or clearing CRST, software must ensure that minimum link timing requirements (minimum RESET# assertion time, etc.) are met. When CRST is 0 indicating that the controller is in reset, writes to all Intel HD Audio memory mapped registers are ignored as if the device is not present. The only exception is the Global Control register containing the CRST bit itself. The Global Control register is write-able as a DWORD, Word, or Byte even when CRST is 0 if the byte enable for the byte containing the CRST bit (Byte Enable 0) is active. If Byte Enable 0 is not active, writes to the Global Control register will be ignored when CRST is 0. When CRST is 0, reads to Intel HD Audio memory mapped registers will return their default value except for registers that are not reset with PLTRST# or on a D3hot to D0 transition.

### 6.2.7 Wake Enable (WAKEEN)—Offset Ch

This register resides in Primary well (always on), or resides in Primary well (gated) with state retention, and reset by resume reset.

The number of WAKEEN bits in this register is depending on the total number of codec address implemented, represented as x in the register table.

The x value is determined by the parameter CADC. For SPT implementation, x = 4.



**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15	12	8	4	0
0	0	0	0	0
0	0	0	0	0
RSVD				WAKEEN

Bit Range	Default and Access	Field Name (ID): Description
15:3	0h RO	Reserved.
2:0	0h RW	<p><b>SDIN Wake Enable Flags (WAKEEN):</b> Bits which control which SDI signal(s) may generate a wake event. A 1 bit in the bit mask indicates that the associated SDIN signal is enabled to generate a wake.</p> <p>These bits are cleared on a power-on reset. Software must not make assumptions about the reset state of these bits and must set them appropriately.</p>

**6.2.8 Wake Status (WAKESTS)—Offset Eh**

This register resides in Primary well (always on), and reset by resume reset. The number of WAKESTS bits in this register is depending on the total number of codec address implemented, represented as x in the register table. The x value is determined by the parameter CADC. For SPT implementation, x = 4.

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15	12	8	4	0
0	0	0	0	0
0	0	0	0	0
RSVD				WAKESTS





Bit Range	Default and Access	Field Name (ID): Description
15:3	0h RO	Reserved.
2:0	0h RW/1C/V	<b>SDIN State Change Status Flags (WAKESTS):</b> Flag bits that indicate which SDI signal(s) received a State Change event. The bits are cleared by writing 1's to them. These bits are cleared on a power-on reset. Software must not make assumptions about the reset state of these bits and must set them appropriately.

### 6.2.9 Global Status (GSTS)—Offset 10h

#### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15	12	8	4	0	
0	0	0	0	0	
RSVD				FSTS	RSVD

Bit Range	Default and Access	Field Name (ID): Description
15:2	0h RO	Reserved.
1	0h RW/1C/V	<b>Flush Status (FSTS):</b> This bit is set to a 1 by the hardware to indicate that the flush cycle initiated when the FCNTRL bit was set has completed. Software must write a 1 to clear this bit before the next time FCNTRL is set.
0	0h RO	Reserved.

### 6.2.10 Global Capabilities 2 (GCAP2)—Offset 12h

This register resides in Primary well (always on), or resides in Primary well (gated) with state retention, and reset by platform reset.

#### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 1h



15	12	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1
RSVD				EEAC

Bit Range	Default and Access	Field Name (ID): Description
15:1	0h RO	Reserved.
0	1h RW/V/L	<b>Energy Efficient Audio Capability (EEAC):</b> Indicates whether the energy efficient audio with deeper buffering is supported or not. 0 = Not supported. br] 1 = Supported. Locked when FNCFG.BCLD = 1 or FUSVAL.CPPMD = 1.

### 6.2.11 Linked List Capabilities Header (LLCH)—Offset 14h

This register resides in Primary well (always on), or resides in Primary well (gated) with state retention, and reset by platform reset.

#### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** C00h

15	12	8	4	0
0 0 0 0	1 1 0 0	0 0 0 0	0 0 0 0	0 0 0 0
PTR				

Bit Range	Default and Access	Field Name (ID): Description
15:0	C00h RW/L	<b>First Capability Pointer (PTR):</b> This field contains the offset to the first capability structure of the linked list capabilities, or 0000h if no linked list capabilities exist. Point to Multiple Links Capability. Locked when FNCFG.BCLD = 1.

### 6.2.12 Output Stream Payload Capability (OUTSTRMPAY)—Offset 18h


#### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3



**Default:** 30h



Bit Range	Default and Access	Field Name (ID): Description
15:0	30h RO	<b>Output Stream Payload Capability (OUTSTRMPAY):</b> Indicates maximum number of words per frame for any single output stream. This measurement is in 16 bit word quantities per 48 kHz frame. 48 Words (96B) is the maximum supported, therefore a value of 30h is reported in this register. Software must ensure that a format which would cause more words per frame than indicated is not programmed into the Output Stream Descriptor register. 00h: 0 words 01h: 1 word payload ... FFh: 255h word payload

### 6.2.13 Input Stream Payload Capability (INSTRMPAY)—Offset 1Ah


This register indicates the maximum number of Words per frame for any single input stream.

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 18h





Bit Range	Default and Access	Field Name (ID): Description
15:0	18h RO	<b>Input Stream Payload Capability (INSTRMPAY):</b> Indicates maximum number of words per frame for any single input stream. This measurement is in 16 bit word quantities per 48 kHz frame. 24 Words (48B) is the maximum supported, therefore a value of 18h is reported in this register. Software must ensure that a format which would cause more words per frame than indicated is not programmed into the Input Stream Descriptor register. 00h: 0 words 01h: 1 word payload ... FFh: 255h word payload

### 6.2.14 Interrupt Control (INTCTL)—Offset 20h

The Interrupt Status and Control register provides a central point for controlling and monitoring interrupt generation. The SIE (Stream Interrupt Enable) register controls the interrupt mask for each individual Input or Output Stream. Setting a 1 in the appropriate bit allows the particular interrupt source to generate a processor interrupt. The SIS (Stream Interrupt Status) register indicates the current interrupt status of each interrupt source. A 1 indicates that an interrupt is being requested. Note that the state of these bits is independent of the SIE bits; even if the corresponding bit is set to a 0 in the Stream Interrupt Enable register to disable processor interrupt generation, the Status bit may still be set to indicate that stream is requesting service. This can be used by polling software to determine which Streams need attention without incurring system interrupts.

The CIE (Controller Interrupt Enable) and CIS (Controller Interrupt Status) control and indicate the status of the general controller interrupt. General controller interrupt sources are to a Response Interrupt, a Response Buffer Overrun, and State Change events. Note that the CIS is independent of the CIE bit; even if the CIE bit is set to a 0 to disable processor interrupt generation, the CIS bit may still be set to indicate that stream is requesting service.

The GIE (Global Interrupt Enable) and GIS (Global Interrupt Status) control and indicate the status of all hardware interrupt sources in the Intel HD Audio controller. If GIS bit is a 1, a processor interrupt is currently being requested. If GIE is a 1, a processor interrupt may be requested; if GIE is a 0, then no processor interrupt may be requested. Note that the GIS is independent of the GIE bit; even if the GIE bit is set to a 0 to disable processor interrupt generation, the GIS bit may still be set to indicate that stream is requesting service.

GIE and CIE bits are not affected by controller reset.

The number of SIE bits in this register is depending on the total number of stream DMA implemented, represented as x in the register table. The x value is determined by the sum of parameter HSTISC and HSTOSC. For SPT implementation, x = 16.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



3	2	2	2	1	1	8	4	0															
1	8	4	0	6	2																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
GIE		CIE		RSVD						SIE													

Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>Global Interrupt Enable (GIE):</b> Global bit to enable device interrupt generation. When set to 1 the Intel HD Audio function is enabled to generate an interrupt. This control is in addition to any bits in the bus specific address space, such as the Interrupt Enable bit in the PCI Configuration Space.
30	0h RW	<b>Controller Interrupt Enable (CIE):</b> Enables the general interrupt for controller functions. When set to 1 (and GIE is enabled), the controller generates an interrupt when the CIS bit gets set.
29:16	0h RO	Reserved.
15:0	0h RW	<b>Stream Interrupt Enable (SIE):</b> When set to 1 the individual Streams are enabled to generate an interrupt when the corresponding stream status bits get set. A stream interrupt will be caused as a result of a buffer with IOC=1 in the BDL entry being completed, or as a result of a FIFO error (underrun or overrun) occurring. Control over the generation of each of these sources is in the associated Stream Descriptor. The streams are numbered and the SIE bits assigned sequentially, based on their order in the register set.

### 6.2.15 Interrupt Status (INTSTS)—Offset 24h

GIS and CIS bits are not affected by controller reset. The number of SIS bits in this register is depending on the total number of stream DMA implemented, represented as x in the register table. The x value is determined by the sum of parameter HSTISC and HSTOSC. For SPT implementation, x = 16.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

3	2	2	2	1	1	8	4	0											
1	8	4	0	6	2														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
GIS		CIS		RSVD						SIS									



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO/V	<b>Global Interrupt Status (GIS):</b> This bit is an OR of all of the interrupt status bits in this register and PPSTS register
30	0h RW/V	<b>Controller Interrupt Status (CIS):</b> Status of general controller interrupt. A 1 indicates that an interrupt condition occurred due to a Response Interrupt, a Response Buffer Overrun Interrupt, CORB Memory Error Interrupt, or a SDIN State Change event. The exact cause can be determined by interrogating other registers. Note that a HW interrupt will not be generated unless the corresponding enable bit is set. This bit is an OR of all of the stated interrupt status bits for this register.
29:16	0h RO	Reserved.
15:0	0h RW/V	<b>Stream Interrupt Status (SIS):</b> A 1 indicates that an interrupt condition occurred on the corresponding Stream. Note that a HW interrupt will not be generated unless the corresponding enable bit is set. This bit is an OR of all of an individual stream s interrupt status bits. The streams are numbered and the SIS bits assigned sequentially, based on their order in the register set.

### 6.2.16 Wall Clock Counter (WALCLK)—Offset 30h


The 32 bit monotonic counter provides a 'wall clock' that can be used by system software to synchronize independent audio controllers. The counter must be implemented.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<p><b>Wall Clock Counter (WALCLK):</b> 32 bit counter that is incremented on each link BCLK period and rolls over from FFFF_FFFFh to 0000_0000h. This counter will roll over to zero with a period of approximately 179 seconds.</p> <p>This counter is enabled while the BCLK bit is set to 1. Software uses this counter to synchronize between multiple controllers. Will be reset on controller reset.</p> <p>With the introduction of multiple link segments for the Intel HD Audio controller, and the capability of running each link segment at different clock speed, the BCLK definition for this counter is fixed at 24 MHz equivalent rate always, independent of the physical link clock speed, and reports the link 0 wall clock value.</p>

### 6.2.17 Stream Synchronization (SSYNC)—Offset 38h

To synchronize two or more streams the corresponding SSYNC bits for the streams to be synchronized should be set to 1 before the 'RUN' bit for each stream is set. The RUN bit for the corresponding stream must be set to 1 (and FIFORDY=1) prior to that stream's SSYNC bit being written to 0. To start multiple streams synchronously, the stream sync bits for those streams should be written to 0 at the same time. For all SSYNC bits on output engines that transition from 1 to 0 on the same write, the formatter will deliver a sample over the link in the same 48kHz frame. For all SSYNC bits on input engines that transition from 1 to 0 on the same write, the formatter will take stream data off the link and place it in the FIFO.

If synchronization is not desired, the stream synchronization bits may be left 0, and the stream will simply begin running normally when the stream's 'RUN' bit is set.

In addition to platform reset, FLR, and controller reset, the register is also reset by stream reset.

The number of SSYNC bits in this register is depending on the total number of stream DMA implemented, represented as x in the register table. The x value is determined by the sum of parameter HSTISC and HSTOSC. For SPT implementation, x = 16.


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
RSVD					SSYNC			



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h RW	<p><b>Stream Synchronization Bits (SSYNC):</b> The Stream Synchronization bits, when set to 1, block data from being sent on or received from the link. Each bit controls the associated Stream Descriptor, bit 0 corresponds to the first Stream Descriptor, etc. To synchronously start a set of DMA engines, the bits in the SSYNC register are first set to a 1. The RUN bits for the associated Stream Descriptors are then set to a 1 to start the DMA engines. When all streams are ready (FIFORDY=1), the associated SSYNC bits can all be set to 0 at the same time, and transmission or reception of bits to or from the link will begin together at the start of the next full link frame.</p> <p>To synchronously stop streams, first the bits are set in the SSYNC register, and then the individual RUN bits in the Stream Descriptors are cleared by software.</p> <p>The streams are numbered and the SSYNC bits assigned sequentially, based on their order in the register set.</p>


### 6.2.18 CORB Lower Base Address (CORLBASE)—Offset 40h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:7	0h RW	<p><b>CORB Lower Base Address (CORLBASE):</b> Lower address of the Command Output Ring Buffer, allowing the CORB Base Address to be assigned on any 128-B boundary. This register field must not be written when the DMA engine is running or the DMA transfer may be corrupted.</p>
6:0	0h RO	Reserved.






## 6.2.19 CORB Upper Base Address (CORBUBASE)—Offset 44h

### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>CORB Upper Base Address (CORBUBASE):</b> Upper 32 bits of address of the Command Output Ring Buffer. This register field must not be written when the DMA engine is running or the DMA transfer may be corrupted. Locked when GCAP.ADD64OK = 0.


## 6.2.20 CORB Write Pointer (CORBWP)—Offset 48h

### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RO	Reserved.
7:0	0h RW	<b>CORB Write Pointer (CORBWP):</b> Software writes the last valid CORB entry offset into this field in Dword granularity. The DMA engine fetches commands from the CORB until the Read Pointer matches the Write Pointer. Supports 256 CORB entries (256 x 4B=1KB). This field may be written while the DMA engine is running.

### 6.2.21 CORB Read Pointer (CORBRP)—Offset 4Ah

#### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15	12	8	4	0
0	0	0	0	0
0	0	0	0	0
CORBRP	RSVD		CORBRP	



Bit Range	Default and Access	Field Name (ID): Description
15	0h RW/V	<b>CORB Read Pointer Reset (CORBRPRST):</b> Software writes a 1 to this bit to reset the CORB Read Pointer to 0 and clear any residual pre-fetched commands in the CORB hardware buffer within the Intel Audio controller. The hardware will physically update this bit to 1 when the CORB Pointer reset is complete. Software must read a 1 to verify that the reset completed correctly. Software must clear this bit back to 0 and read back the 0 to verify that the clear completed correctly. The CORB DMA engine must be stopped prior to resetting the Read Pointer or else DMA transfer may be corrupted.
14:8	0h RO	Reserved.
7:0	0h RO/V	<b>CORB Read Pointer (CORBRP):</b> Software reads this field to determine how many commands it can write to the CORB without over-running. The value read indicates the CORB Read Pointer offset in Dword granularity. The offset entry read from this field has been successfully fetched by the DMA controller and may be over-written by software. Supports 256 CORB entries (256 x 4B=1KB). This field may be read while the DMA engine is running.

### 6.2.22 CORB Control (CORBCTL)—Offset 4Ch

Length: 1 bytes

#### Access Method

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

7		4		0
0	0	0	0	0
RSVD			CORBRUN	CMEIE



Bit Range	Default and Access	Field Name (ID): Description
7:2	0h RO	Reserved.
1	0h RW/V	<b>Enable CORB DMA Engine (CORBRUN):</b> 0 = DMA Stop 1 = DMA Run After SW writes a 0 to this bit, the HW may not stop immediately. The hardware will physically update the bit to a 0 when the DMA engine is truly stopped. SW must read a 0 from this bit to verify that the DMA is truly stopped.
0	0h RW	<b>CORB Memory Error Interrupt Enable (CMEIE):</b> If this bit is set (and GIE and CIE are enabled), the controller will generate an interrupt if the MEI status bit is set.

### 6.2.23 CORB Status (CORBSTS)—Offset 4Dh

#### Access Method

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

7		4		0
0	0	0	0	0
RSVD			CMEI	

Bit Range	Default and Access	Field Name (ID): Description
7:1	0h RO	Reserved.
0	0h RW/1C/V	<b>CORB Memory Error Indication (CMEI):</b> If this status bit is set, the controller has detected an error in the pathway between the controller and memory. This may be an ECC bit error or any other type of detectable data error which renders the command data fetched invalid. Software can clear this bit by writing a 1 to it. However, this type of error leaves the audio subsystem in an unviable state and typically requires CRST#.


### 6.2.24 CORB Size (CORBSIZE)—Offset 4Eh

#### Access Method

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 42h



Bit Range	Default and Access	Field Name (ID): Description
7:4	4h RO	<b>CORB Size Capability (CORBSZCAP):</b> 0100b indicates that the PCH only supports a CORB size of 256 CORB entries (1024B).
3:2	0h RO	Reserved.
1:0	2h RO	<b>CORB Size (CORBSIZE):</b> Hardwired to 10b which sets the CORB size to 256 entries (1024B).


### 6.2.25 RIRB Lower Base Address (RIRLBASE)—Offset 50h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3


**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:7	0h RW	<b>RIRB Lower Base Address (RIRLBASE):</b> Lower address of the Response Input Ring Buffer, allowing the RIRB Base Address to be assigned on any 128-B boundary. This register field must not be written when the DMA engine is running or the DMA transfer may be corrupted.
6:0	0h RO	Reserved.

### 6.2.26 RIRB Upper Base Address (RIRBUBASE)—Offset 54h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>RIRB Upper Base Address (RIRBUBASE):</b> Upper 32 bits of address of the Command Output Ring Buffer. This register field must not be written when the DMA engine is running or the DMA transfer may be corrupted. Locked when GCAP.64OK = 0.


### 6.2.27 RIRB Write Pointer (RIRBWP)—Offset 58h

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
15	0h WO	<b>RIRB Write Pointer Reset (RIRBWPRST):</b> Software writes a 1 to this bit to reset the RIRB Write Pointer to 0's. The RIRB DMA engine must be stopped prior to resetting the Write Pointer or else DMA transfer may be corrupted. This bit will always be read as 0.
14:8	0h RO	Reserved.
7:0	0h RO/V	<b>RIRB Write Pointer (RIRBWP):</b> Indicates the last valid RIRB entry written by the DMA controller. Software reads this field to determine how many responses it can read from the RIRB. The value read indicates the RIRB Write Pointer offset in 2 Dword RIRB entry units (since each RIRB entry is 2 Dwords long). Supports up to 256 RIRB entries (256 x 8B=2KB). This field may be read while the DMA engine is running.

## 6.2.28 Response Interrupt Count (RINTCNT)—Offset 5Ah

### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15	12	8	4	0
0	0	0	0	0
RSVD				RINTCNT

Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RO	Reserved.
7:0	0h RW	<b>N Response Interrupt Count (RINTCNT):</b> 0000_0001b = 1 Response sent to RIRB ... 1111_1111b = 255 Responses sent to RIRB 0000_0000b = 256 Responses sent to RIRB The DMA engine should be stopped when changing this field or else an interrupt may be lost. Note that each Response occupies 2 Dwords in the RIRB. This is compared to the total number of responses that have been returned, as opposed to the number of frames in which there were responses. If more than one codec responds in one frame, then the count is increased by the number of responses received in the frame.



### 6.2.29 RIRB Control (RIRBCTL)—Offset 5Ch

**Access Method**

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:3	0h RO	Reserved.
2	0h RW	<b>Response Overrun Interrupt Control (RIRBOIC):</b> If this bit is set (and GIE and CIE are enabled), the hardware will generate an interrupt when the Response Overrun Interrupt Status bit is set.
1	0h RW/V	<b>RIRB DMA Enable (RIRBRUN):</b> 0 = DMA Stop 1 = DMA Run After SW writes a 0 to this bit, the HW may not stop immediately. The hardware will physically update the bit to a 0 when the DMA engine is truly stopped. SW must read a 0 from this bit to verify that the DMA is truly stopped.
0	0h RW	<b>Response Interrupt Control (RINTCTL):</b> 0 = Disable Interrupt 1 = Generate an interrupt (if GIE and CIE are enabled) after N number of Responses are sent to the RIRB buffer OR when an empty Response slot is encountered on all SDI_x inputs (whichever occurs first). The N counter is reset when the interrupt is generated.

### 6.2.30 RIRB Status (RIRBSTS)—Offset 5Dh

**Access Method**

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





7				4				0
0	0	0	0	0	0	0	0	0
RSVD					RIRBOIS	RSVD		RINTFL

Bit Range	Default and Access	Field Name (ID): Description
7:3	0h RO	Reserved.
2	0h RW/1C/V	<b>Response Overrun Interrupt Status (RIRBOIS):</b> Hardware sets this bit to a 1 when the RIRB DMA engine is not able to write the incoming responses to memory before additional incoming responses overrun the internal FIFO. When the overrun occurs, the hardware will drop the responses which overrun the buffer. An interrupt may be generated if the Response Overrun Interrupt Control bit is set. Note that this status bit is set even if an interrupt is not enabled for this event. Software clears this flag by writing a 1 to this bit.
1	0h RO	Reserved.
0	0h RW/1C/V	<b>Response Interrupt (RINTFL):</b> Hardware sets this bit to a 1 when an interrupt has been generated after N number of Responses are sent to the RIRB buffer OR when an empty Response slot is encountered on all SDI(x) inputs (whichever occurs first). Note that this status bit is set even if an interrupt is not enabled for this event. Software clears this flag by writing a 1 to this bit.

### 6.2.31 RIRB Size (RIRBSIZE)—Offset 5Eh

#### Access Method

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 42h

7				4				0
0	1	0	0	0	0	0	1	0
RIRBSZCAP					RSVD		RIRBSIZE	



Bit Range	Default and Access	Field Name (ID): Description
7:4	4h RO	<b>RIRB Size Capability (RIRBSZCAP):</b> 0100b indicates that the PCH only supports a RIRB size of 256 RIRB entries (2048B).
3:2	0h RO	Reserved.
1:0	2h RO	<b>RIRB Size (RIRBSIZE):</b> Hardwired to 10b which sets the RIRB size to 256 entries (2048B).


### 6.2.32 Immediate Command (IC)—Offset 60h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Immediate Command (IC):</b> The command to be sent to the codec via the Immediate Command mechanism is written to this register. The command stored in this register is sent out over the link during the next available frame after a 1 is written to the ICB bit.


### 6.2.33 Immediate Response (IR)—Offset 64h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Immediate Response (IR):</b> This register contains the response received from a codec resulting from a command sent via the Immediate Command mechanism. If multiple codecs responded in the same frame, there is no guarantee as to which response will be latched. Therefore broadcast-type commands must not be issued via the Immediate Command mechanism.


### 6.2.34 DMA Position Lower Base Address (DPLBASE)—Offset 70h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:7	0h RW	<b>DMA Position Lower Base Address (DPLBASE):</b> Lower 32 bits of the DMA Position Buffer Base Address. This register field must not be written when any DMA engine is running or the DMA transfer may be corrupted. This same address is used by the Flush Control, and must be programmed with a valid value before the FLCNRTL bit is set.
6:1	0h RO	Reserved.
0	0h RW	<b>DMA Position Buffer Enable (DPBE):</b> When this bit is set to a '1', the controller will write the DMA positions of each of the DMA engines to the buffer in main memory periodically (typically once/frame). Software can use this value to know what data in memory is valid data. The controller must guarantee that the values in the DMA Position Buffer that the software can read represent positions in the stream for which valid data exists in the Stream's DMA buffer. This has particular relevance in systems which support isochronous transfer, the stream positions in the software-visible memory buffer must represent stream data which has reached the Global Observation point.




### 6.2.35 DMA Position Upper Base Address (DPUBASE)—Offset 74h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>DMA Position Upper Base Address (DPUBASE):</b> Upper 32 bits of address of the DMA Position Buffer Base Address. This register field must not be written when the DMA engine is running or the DMA transfer may be corrupted. Locked when GCAP.ADD64OK = 0.

### 6.2.36 Input/Output Stream Descriptor x Control (ISDOCTL)—Offset 80h

NOTE: This register definition applies to all of the following input and output streams at the corresponding offsets:

- Input stream 0: offset 80h
- Input stream 1: offset A0h
- Input stream 2: offset C0h
- Input stream 3: offset E0h
- Input stream 4: offset 100h
- Input stream 5: offset 120h
- Input stream 6: offset 140h
- Input stream 7: offset 280h
- Output stream 0: offset 160h
- Output stream 1: offset 180h
- Output stream 2: offset 1A0h
- Output stream 3: offset 1C0h
- Output stream 4: offset 1E0h
- Output stream 5: offset 200h
- Output stream 6: offset 220h
- output stream 7: offset 240h
- Output stream 8: offset 260h
- Output stream 9: offset 380h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 40000h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19	0h RO	<p><b>Bidirectional Direction Control (DIR):</b> This bit is only meaningful for Bidirectional streams. Therefore this bit is hardwired to 0.</p>
18	1h RO	<p><b>Traffic Priority (TP):</b> Hardwired to 1 indicating that all streams will use VC1 if it is enabled throughout the PCI Express registers.</p>
17:16	0h RW/L	<p><b>Stripe Control (STRIPE):</b> <b>Input Stream:</b>            This field is meaningless for input streams.  <b>Output Stream:</b>            For output streams it controls the number of SDO signals to stripe data across.            Locked when GCAP.NSDO = 00b.</p>
15:6	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
5	0h RW/V/L	<p><b>FIFO Limit Change (FIFOLC):</b> Writing a 1 to this bit indicates a new update to the FIFOL register has been made. After the HW has completed sequencing into the new effective FIFO size, it will clear this bit.</p> <p>This bit is RO if GCAP2.EEAC = 0.</p> <p>If GCAP2.EEAC = 1 and GCAP2.DFIFOLCC = 0 (static), this bit will only have effect when the stream is idle (before the first time RUN bit is set).</p> <p>If GCAP2.EEAC = 1 and GCAP2.DFIFOLCC = 1 (dynamic), on top of supporting the static behavior describe above, this bit also has effect when the stream is active (after the first time RUN bit is set).</p>
4	0h RW	<p><b>Descriptor Error Interrupt Enable (DEIE):</b> Controls whether an interrupt is generated when the Descriptor Error Status (DESE) bit is set.</p>
3	0h RW	<p><b>FIFO Error Interrupt Enable (FEIE):</b> This bit controls whether the occurrence of a FIFO error (overflow for input or underflow for output) will cause an interrupt or not. If this bit is not set, bit 3 in the Status register will be set, but the interrupt will not occur. Either way, the samples will be dropped.</p>
2	0h RW	<p><b>Interrupt On Completion Enable (IOCE):</b> This bit controls whether or not an interrupt occurs when a buffer completes with the IOC bit set in its descriptor. If this bit is not set, bit 2 in the Status register will be set, but the interrupt will not occur</p>
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this input stream will be enabled to transfer data in the FIFO to main memory. The SSYNC bit must also be cleared in order for the DMA engine to run.</p> <p>When cleared to 0 the DMA engine associated with this input stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset. Writing a 0 causes the corresponding stream to exit reset.</p> <p>When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers.</p> <p>The RUN bit must be cleared before SRST is asserted.</p>



### 6.2.37 Stream Descriptor Status (ISD0STS)—Offset 83h

NOTE: This register applies to the following input and output streams at the corresponding offsets:

- Input stream 0: offset 83h
- Input stream 1: offset A3h
- Input stream 2: offset C3h
- Input stream 3: offset E3h
- Input stream 4: offset 103h
- Input stream 5: offset 123h
- Input stream 6: offset 143h
- Input stream 7: offset 283h
- Output stream 0: offset 163h
- Output stream 1: offset 183h
- Output stream 2: offset 1A3h
- Output stream 3: offset 1C3h
- Output stream 4: offset 1E3h
- Output stream 5: offset 203h
- Output stream 6: offset 223h
- Output stream 7: offset 243h
- Output stream 8: offset 263h
- Output stream 9: offset 383h

#### Access Method

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

7			4				0
0	0	0	0	0	0	0	0
RSVD		FIFORDY	DESE	FIFOE	BCIS	RSVD	



Bit Range	Default and Access	Field Name (ID): Description
7:6	0h RO	Reserved.
5	0h RO/V	<p><b>FIFO Ready (FIFORDY):</b> This bit defaults to 0 on reset because the FIFO is cleared on a reset.</p> <p>Input Stream: For input streams, the controller hardware will set this bit to 1 when a valid descriptor is loaded and the engine is ready for the RUN bit to be set.</p> <p>Output Stream: For output streams, the controller hardware will set this bit to a 1 while the output DMA FIFO contains enough data to maintain the stream on then link.</p>
4	0h RW/1C/V	<p><b>Descriptor Error (DESE):</b> Indicates that a serious error occurred during the fetch of a descriptor. This could be a result of a Master Abort, a Parity or ECC error on the bus, or any other error which renders the current Buffer Descriptor or Buffer Descriptor List useless. This error is treated as a fatal stream error, as the stream cannot continue running. The RUN bit will be cleared and the stream will stop. Software may attempt to restart the stream engine after addressing the cause of the error and writing a 1 to this bit to clear it.</p>
3	0h RW/1C/V	<p><b>FIFO Error (FIFOE):</b> Set when a FIFO error occurs. Bit is cleared by writing a 1 to this bit position. This bit is set even if an interrupt is not enabled.</p> <p>Input Stream: For an input stream, this indicates a FIFO overrun occurring while the RUN bit is set. When this happens, the FIFO pointers don't increment and the incoming data is not written into the FIFO, thereby being lost.</p> <p>Output Stream: For an output stream, this indicates a FIFO under run when there are still buffers to send. The hardware should not transmit anything on the link for the associated stream if there is not valid data to send.</p>
2	0h RW/1C/V	<p><b>Buffer Completion Interrupt Status (BCIS):</b> This bit is set to 1 by the hardware after the last sample of a buffer has been processed, AND if the Interrupt on Completion (IOC) bit is set in the command byte of the buffer descriptor. It remains active until software clears it by writing a 1 to this bit position.</p>
1:0	0h RO	Reserved.

### 6.2.38 Input/Output Stream Descriptor x Link Position in Buffer (ISDOLPIB)—Offset 84h

NOTE: This register applies to the following input and output streams at the corresponding offsets:

Input stream 0: offset 84h






Input stream 1: offset A4h  
 Input stream 2: offset C4h  
 Input stream 3: offset E4h  
 Input stream 4: offset 104h  
 Input stream 5: offset 124h  
 Input stream 6: offset 144h  
 Input stream 7: offset 284h  
 Output stream 0: offset 164h  
 Output stream 1: offset 184h  
 Output stream 2: offset 1A4h  
 Output stream 3: offset 1C4h  
 Output stream 4: offset 1E4h  
 Output stream 5: offset 204h  
 Output stream 6: offset 224h  
 output stream 7: offset 244h  
 Output stream 8: offset 264h  
 Output stream 9: offset 384h

**Access Method**

**Type:** MEM Register  
 (Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Link Position in Buffer (LPiB):</b> Indicates the number of bytes that have been received off the link. This register will count from 0 to the value in the Cyclic Buffer Length register (inclusive) for the first round, and then repeat counting from 1 to the value in the Cyclic Buffer Length register again for subsequent rounds. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>

**6.2.39 Input/Output Stream Descriptor x Cyclic Buffer Length (ISD0CBL)—Offset 88h**

NOTE: This register applies to the following input and output streams at the corresponding offsets:

Input stream 0: offset 88h  
 Input stream 1: offset A8h  
 Input stream 2: offset C8h  
 Input stream 3: offset E8h  
 Input stream 4: offset 108h




Input stream 5: offset 128h  
 Input stream 6: offset 148h  
 Input stream 7: offset 288h  
 Output stream 0: offset 168h  
 Output stream 1: offset 188h  
 Output stream 2: offset 1A8h  
 Output stream 3: offset 1C8h  
 Output stream 4: offset 1E8h  
 Output stream 5: offset 208h  
 Output stream 6: offset 228h  
 output stream 7: offset 248h  
 Output stream 8: offset 268h  
 Output stream 9: offset 388h

**Access Method**

**Type:** MEM Register  
 (Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>Cyclic Buffer Length (CBL):</b> Indicates the number of bytes in the complete cyclic buffer. CBL must represent an integer number of samples. Link Position in Buffer (LPIB) will be reset when it reaches this value.</p> <p>Software may only write to this register after Global Reset, Controller Reset, or Stream Reset has occurred. This value should only be modified when the RUN bit is '0'. Once the RUN bit has been set to enable the engine, software must not write to this register until after the next reset is asserted, or transfers may be corrupted.</p>

**6.2.40 Input/Output Stream Descriptor x Last Valid Index (ISDOLVI)—Offset 8Ch**

NOTE: This register applies to the following input and output streams at the corresponding offsets:

- Input stream 0: offset 8Ch
- Input stream 1: offset ACh
- Input stream 2: offset CCh
- Input stream 3: offset ECh
- Input stream 4: offset 10Ch
- Input stream 5: offset 12Ch
- Input stream 6: offset 14Ch




Input stream 7: offset 28Ch  
 Output stream 0: offset 16Ch  
 Output stream 1: offset 18Ch  
 Output stream 2: offset 1ACh  
 Output stream 3: offset 1CCh  
 Output stream 4: offset 1ECh  
 Output stream 5: offset 20Ch  
 Output stream 6: offset 22Ch  
 output stream 7: offset 24Ch  
 Output stream 8: offset 26Ch  
 Output stream 9: offset 38Ch

**Access Method**

**Type:** MEM Register  
 (Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RO	Reserved.
7:0	0h RW	<p><b>Last Valid Index (LVI):</b> The value written to this register indicates the index for the last valid Buffer Descriptor in the BDL. After the controller has processed this descriptor, it will wrap back to the first descriptor in the list and continue processing. LVI must be at least 1, i.e., there must be at least two valid entries in the buffer descriptor list before DMA operations can begin. This value should only be modified when the RUN bit is '0'</p>

**6.2.41 Input/Output Stream Descriptor x FIFO Eviction Watermark (ISD0FIFOW)—Offset 8Eh**

NOTE: This register applies to the following input and output streams at the corresponding offsets:

Input stream 0: offset 8Eh  
 Input stream 1: offset AEh  
 Input stream 2: offset CEh  
 Input stream 3: offset EEh  
 Input stream 4: offset 10Eh  
 Input stream 5: offset 12Eh  
 Input stream 6: offset 14Eh  
 Input stream 7: offset 28Eh  
 Output stream 0: offset 16Eh  
 Output stream 1: offset 18Eh



Output stream 2: offset 1AEh  
 Output stream 3: offset 1CEh  
 Output stream 4: offset 1EEh  
 Output stream 5: offset 20Eh  
 Output stream 6: offset 22Eh  
 output stream 7: offset 24Eh  
 Output stream 8: offset 26Eh  
 Output stream 9: offset 38Eh

**Access Method**

**Type:** MEM Register  
 (Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 4h

15	12	8	4	0
0	0	0	0	0
0	0	0	0	0
RSVD				FIFOW

Bit Range	Default and Access	Field Name (ID): Description
15:3	0h RO	Reserved.
2:0	4h RO/V	<p><b>FIFOW (FIFOW):</b> Indicates the minimum number of bytes accumulated (for input) or free (for output) in the FIFO before the controller will start an eviction (for input) or fetch (for output) of data.                      The PCH HD Audio controller hardwires the FIFO Watermark, either 32B or 64B based on the following.                      Bit(2:0)                      Description</p> <p>000-011 Reserved                      100 32 B Supported. The 32 B request is aligned to 32 B boundaries.                      101 64 B Supported. The 64 B request is aligned to 64 B boundaries.                      110-111 Reserved</p> <p>Input Stream:                      For input streams, the FIFOW value is determined by the EM3.ISRWS (SEM3.ISRWS) field.</p> <p>Output Stream:                      For output streams, the FIFOW value is determined by the EM4.OSRWS (SEM4.OSRWS) field.</p>



### 6.2.42 Input/Output Stream Descriptor x FIFO Size (ISD0FIFOS)—Offset 90h

NOTE: This register applies to the following input and output streams at the corresponding offsets:

- Input stream 0: offset 90h
- Input stream 1: offset B0h
- Input stream 2: offset D0h
- Input stream 3: offset F0h
- Input stream 4: offset 110h
- Input stream 5: offset 130h
- Input stream 6: offset 150h
- Input stream 7: offset 290h
- Output stream 0: offset 170h
- Output stream 1: offset 190h
- Output stream 2: offset 1B0h
- Output stream 3: offset 1D0h
- Output stream 4: offset 1F0h
- Output stream 5: offset 210h
- Output stream 6: offset 230h
- output stream 7: offset 250h
- Output stream 8: offset 270h
- Output stream 9: offset 3A0h

#### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RW/V	<p><b>FIFO Size (FIFOS):</b> When GCAP2.EEAC = 0, indicates the maximum number of bytes that could be evicted (for input) or fetched (for output) by the controller at one time. This is the maximum number of bytes that may have been received into the HW buffer but not yet transferred out, and is also the maximum possible value that the PICB count will increase by at one time. The FIFO size is calculated based on the stream format programmed in (I/O)SDxFMT register, the min frame of buffering setting in EM(3/4)(SEM(3/4)).(I/O)SBSMFA[1:0] field, and the minimum buffer size threshold setting in EM2.BSMT[1:0] field. As the default value is zero, SW must write to the (I/O)SDxFMT register to kick off the FIFO size calculation, and read back to find out the HW allocated FIFO size.</p> <p>When GCAP2.EEAC = 1, this FIFOS value represent the minimum FIFO size HW required to operate efficiently. SW can program FIFOL register to extend the effective FIFO size in HW beyond this minimum value advertised. In this case, the maximum number of bytes that could be evicted (for input) or fetched (for output) by the controller at one time, the maximum number of bytes that may have been received into the HW buffer but not yet transferred out, and also the maximum possible value that the PICB count will increase by one time, all these maximum value could be larger than FIFOS value, depending on the FIFOL register setting.</p> <p>When EM2.HWFIFOL = 1, this FIFOS value will reflect the larger FIFO size of up to 10 ms, if extra buffer space is available.</p>

### 6.2.43 Input/Output Stream Descriptor x Format (ISDOFMT)—Offset 92h

NOTE: This register applies to the following input and output streams at the corresponding offsets:

- Input stream 0: offset 92h
- Input stream 1: offset B2h
- Input stream 2: offset D2h
- Input stream 3: offset F2h
- Input stream 4: offset 112h
- Input stream 5: offset 132h
- Input stream 6: offset 152h
- Input stream 7: offset 292h
- Output stream 0: offset 172h
- Output stream 1: offset 192h
- Output stream 2: offset 1B2h
- Output stream 3: offset 1D2h
- Output stream 4: offset 1F2h
- Output stream 5: offset 212h
- Output stream 6: offset 232h
- output stream 7: offset 252h
- Output stream 8: offset 272h
- Output stream 9: offset 3A2h



**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15			12				8			4				0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT			DIV			RSVD	BITS		CHAN			

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16

### 6.2.44 Input/Output Stream Descriptor x FIFO Limit (ISD0FIFOL)—Offset 94h

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	GNL	FIFOL						





Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW/L	<b>Granularity (GNL):</b> Granularity associated with LMT field definition. The LMT value needs to be multiplied with 125 us or 1 ms to get the access limit in time domain. 0 = 125 us 1 = 1 ms This bit is locked if GCAP2.EEAC = 0 (thus appear to be RO).
13:0	0h RW/L	<b>FIFO Limit (FIFOL):</b> Indicate how far the media player / application intend to process ahead, in units of time. HW can extend the effective FIFO size to fetch (for output stream) or evict (for input stream) more data in the cyclic buffer beyond the minimum FIFO size advertised in FIFOS register, up to this access limit. Need to multiply with the granularity (125 us vs. 1 ms) as defined in GNL bit, to get the actual processing ahead time. 0 = Disabled (FIFOS is the limit) 0001h 3FFFh = 1 16383 units When value ) 0 (enabled), setting FIFOLC bit will trigger HW to evaluate the access limit change and update effective FIFO size (depending on the capability supported). SW shall make sure the FIFOL field is not changed in the progress of access limit change sequence. This bit is locked if GCAP2.EEAC = 0 (thus appear to be RO).

### 6.2.45 Input/Output Stream Descriptor x Buffer Descriptor List Pointer Lower Base Address (ISD0BDLPLBA)—Offset 98h

NOTE: This register applies to the following input and output streams at the corresponding offsets:

- Input stream 0: offset 98h
- Input stream 1: offset B8h
- Input stream 2: offset D8h
- Input stream 3: offset F8h
- Input stream 4: offset 118h
- Input stream 5: offset 138h
- Input stream 6: offset 158h
- Input stream 7: offset 298h
- Output stream 0: offset 178h
- Output stream 1: offset 198h
- Output stream 2: offset 1B8h
- Output stream 3: offset 1D8h
- Output stream 4: offset 1F8h
- Output stream 5: offset 218h
- Output stream 6: offset 238h
- output stream 7: offset 258h
- Output stream 8: offset 278h
- Output stream 9: offset 3A8h

#### Access Method



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0	0	0	0	0	0	0	0	0
BDLPLBA							RSVD	PROT

Bit Range	Default and Access	Field Name (ID): Description
31:7	0h RW	<b>Buffer Descriptor List Lower Base Address (BDLPLBA):</b> Lower address of the Buffer Descriptor List. This value should only be modified when the RUN bit is 0 or DMA transfers may be corrupted.
6:1	0h RO	Reserved.
0	0h RW/L	<b>Protect (PROT):</b> When this bit is set to 1, bits [31:7, 0] of this register are WO and will return 0's when read. When this bit is cleared to 0, bits [31:7, 0] are RW. Note that this bit can only be changed when all four bytes of this register are written in a single write operation. If less than four bytes are written this bit retains its previous value.

### 6.2.46 Input/Output Stream Descriptor x Buffer Descriptor List Pointer Upper Base Address (ISD0BDLPUBA)—Offset 9Ch

NOTE: This register applies to the following input and output streams at the corresponding offsets:

- Input stream 0: offset 9Ch
- Input stream 1: offset BCh
- Input stream 2: offset DCh
- Input stream 3: offset FCh
- Input stream 4: offset 11Ch
- Input stream 5: offset 13Ch
- Input stream 6: offset 15Ch
- Input stream 7: offset 29Ch
- Output stream 0: offset 17Ch
- Output stream 1: offset 19Ch
- Output stream 2: offset 1BCh
- Output stream 3: offset 1DCh
- Output stream 4: offset 1FCh
- Output stream 5: offset 21Ch
- Output stream 6: offset 23Ch
- Output stream 7: offset 25Ch
- Output stream 8: offset 27Ch
- Output stream 9: offset 3ACh




**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>Buffer Descriptor List Upper Base Address (BDLPUBA):</b> Upper 32-bit address of the Buffer Descriptor List. This value should only be modified when the RUN bit is 0 or the DMA transfer may be corrupted. Locked when GCAP.64OK = 0.


### 6.2.47 Input/Output Stream Descriptor x Link Position in Buffer (OSD0LPIB)—Offset 164h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Link Position in Buffer (LPIB):</b> Indicates the number of bytes that have been received off the link. This register will count from 0 to the value in the Cyclic Buffer Length register (inclusive) for the first round, and then repeat counting from 1 to the value in the Cyclic Buffer Length register again for subsequent rounds Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.48 Input/Output Stream Descriptor x Cyclic Buffer Length (OSD0CBL)—Offset 168h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>Cyclic Buffer Length (CBL):</b> Indicates the number of bytes in the complete cyclic buffer. CBL must represent an integer number of samples. Link Position in Buffer (LPIB) will be reset when it reaches this value.</p> <p>Software may only write to this register after Global Reset, Controller Reset, or Stream Reset has occurred. This value should only be modified when the RUN bit is '0'. Once the RUN bit has been set to enable the engine, software must not write to this register until after the next reset is asserted, or transfers may be corrupted.</p>


### 6.2.49 Input/Output Stream Descriptor x Last Valid Index (OSD0LVI)—Offset 16Ch

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RO	Reserved.
7:0	0h RW	<b>Last Valid Index (LVI):</b> The value written to this register indicates the index for the last valid Buffer Descriptor in the BDL. After the controller has processed this descriptor, it will wrap back to the first descriptor in the list and continue processing. LVI must be at least 1, i.e., there must be at least two valid entries in the buffer descriptor list before DMA operations can begin. This value should only be modified when the RUN bit is '0'

### 6.2.50 Input/Output Stream Descriptor x FIFO Eviction Watermark (OSD0FIFOW)—Offset 16Eh


#### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 4h

15	12	8	4	0
0	0	0	0	0
0	0	0	0	1
0	0	0	0	0
RSVD				FIFOW



Bit Range	Default and Access	Field Name (ID): Description
15:3	0h RO	Reserved.
2:0	4h RO/V	<p><b>FIFOW (FIFOW):</b> Indicates the minimum number of bytes accumulated (for input) or free (for output) in the FIFO before the controller will start an eviction (for input) or fetch (for output) of data.</p> <p>The PCH HD Audio controller hardwires the FIFO Watermark, either 32B or 64B based on the following.</p> <p>Bit(2:0) Description</p> <p>000-011 Reserved                      100 32 B Supported. The 32 B request is aligned to 32 B boundaries.                      101 64 B Supported. The 64 B request is aligned to 64 B boundaries.                      110-111 Reserved</p> <p>Input Stream:                      For input streams, the FIFOW value is determined by the EM3.ISRWS (SEM3.ISRWS) field.</p> <p>Output Stream:                      For output streams, the FIFOW value is determined by the EM4.OSRWS (SEM4.OSRWS) field.</p>

### 6.2.51 Input/Output Stream Descriptor x FIFO Size (OSD0FIFOS)—Offset 170h

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RW/V	<p><b>FIFO Size (FIFOS):</b> When GCAP2.EEAC = 0, indicates the maximum number of bytes that could be evicted (for input) or fetched (for output) by the controller at one time. This is the maximum number of bytes that may have been received into the HW buffer but not yet transferred out, and is also the maximum possible value that the PICB count will increase by at one time. The FIFO size is calculated based on the stream format programmed in (I/O)SDxFMT register, the min frame of buffering setting in EM(3/4)(SEM(3/4)).(I/O)SBSMFA[1:0] field, and the minimum buffer size threshold setting in EM2.BSMT[1:0] field. As the default value is zero, SW must write to the (I/O)SDxFMT register to kick off the FIFO size calculation, and read back to find out the HW allocated FIFO size.</p> <p>When GCAP2.EEAC = 1, this FIFOS value represent the minimum FIFO size HW required to operate efficiently. SW can program FIFOL register to extend the effective FIFO size in HW beyond this minimum value advertised. In this case, the maximum number of bytes that could be evicted (for input) or fetched (for output) by the controller at one time, the maximum number of bytes that may have been received into the HW buffer but not yet transferred out, and also the maximum possible value that the PICB count will increase by one time, all these maximum value could be larger than FIFOS value, depending on the FIFOL register setting.</p> <p>When EM2.HWFIFOL = 1, this FIFOS value will reflect the larger FIFO size of up to 10 ms, if extra buffer space is available.</p>

### 6.2.52 Input/Output Stream Descriptor x Format (OSD0FMT)—Offset 172h

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV	RSVD	BITS		CHAN



Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16

### 6.2.53 Input/Output Stream Descriptor x FIFO Limit (OSD0FIFOL)—Offset 174h

#### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





15	12	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD	GNL	FIFOL		

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW/L	<b>Granularity (GNL):</b> Granularity associated with LMT field definition. The LMT value needs to be multiplied with 125 us or 1 ms to get the access limit in time domain. 0 = 125 us 1 = 1 ms This bit is locked if GCAP2.EEAC = 0 (thus appear to be RO).
13:0	0h RW/L	<b>FIFO Limit (FIFOL):</b> Indicate how far the media player / application intend to process ahead, in units of time. HW can extend the effective FIFO size to fetch (for output stream) or evict (for input stream) more data in the cyclic buffer beyond the minimum FIFO size advertised in FIFOS register, up to this access limit. Need to multiply with the granularity (125 us vs. 1 ms) as defined in GNL bit, to get the actual processing ahead time. 0 = Disabled (FIFOS is the limit) 0001h 3FFFh = 1 16383 units When value ) 0 (enabled), setting FIFOLC bit will trigger HW to evaluate the access limit change and update effective FIFO size (depending on the capability supported). SW shall make sure the FIFOL field is not changed in the progress of access limit change sequence. This bit is locked if GCAP2.EEAC = 0 (thus appear to be RO).

### 6.2.54 Input/Output Stream Descriptor x Buffer Descriptor List Pointer Lower Base Address (OSD0BDLPLBA)—Offset 178h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
BDLPLBA						RSVD	PROT	



Bit Range	Default and Access	Field Name (ID): Description
31:7	0h RW	<b>Buffer Descriptor List Lower Base Address (BDLPLBA):</b> Lower address of the Buffer Descriptor List. This value should only be modified when the RUN bit is 0 or DMA transfers may be corrupted.
6:1	0h RO	Reserved.
0	0h RW/L	<b>Protect (PROT):</b> When this bit is set to 1, bits [31:7, 0] of this register are WO and will return 0's when read. When this bit is cleared to 0, bits [31:7, 0] are RW. Note that this bit can only be changed when all four bytes of this register are written in a single write operation. If less than four bytes are written this bit retains its previous value.


### 6.2.55 Input/Output Stream Descriptor x Buffer Descriptor List Pointer Upper Base Address (OSD0BDLPUBA)—Offset 17Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>Buffer Descriptor List Upper Base Address (BDLPUBA):</b> Upper 32-bit address of the Buffer Descriptor List. This value should only be modified when the RUN bit is 0 or the DMA transfer may be corrupted. Locked when GCAP.64OK = 0.

### 6.2.56 Global Time Synchronization Capture Control (GTSCC2)—Offset 4DCh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3



Default: 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
TSCCD		RSVD					TSCCI		CDMAS

Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/1C/V	<b>Time Stamp Counter Capture Done (TSCCD):</b> This bit is set when a valid TSC value has been captured: WALFCC, TSCCL, TSCCU, LLPFOC, LLPCL, and LLPCH contain valid data. The Intel HD Audio driver software must acknowledge the completion by writing 1 to clear this bit.
30	0h RW	<b>Time Stamp Counter Capture Done Interrupt Enable (TSCCDIE):</b> If set to 1, TSCCD bit can pass through to cause an interrupt status reported in INTSTS.CIS bit, and cause an interrupt to CPU if INTCTL.CIE = 1 and INTCTL.GIE = 1.
29:6	0h RO	Reserved.
5	0h RW/1S/V	<b>Time Stamp Counter Capture Initiate (TSCCI):</b> Write to 1 to initiate Global Time Synchronization capture for measuring TSC offset to local wall frame info. Cleared to 0 by hardware when the process is completed.
4:0	0h RW	<b>Capture DMA Select (CDMAS):</b> To select which DMA's LLPL, and LLPU value to be captured together with the TSC value. Bit 4 = 1 for ODMA, 0 for IDMA Bit 3:0 indicates the respective DMA engine index. Programmed before TSCCI = 1.

### 6.2.57 Wall Frame Counter Captured (WALFCC2)—Offset 4E0h

#### Access Method

Type: MEM Register  
(Size: 32 bits)

Device: 31  
Function: 3

Default: 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
Z						CIF		



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO/V	<b>Frame Number (FN):</b> Indicates the 23 bit frame number captured as a result of Global Time Synchronization capture request. Valid and static when GTSCC.TSCCD = 1.
8:0	0h RO/V	<b>Clock in Frame (CIF):</b> Indicates the 9 bit clock in frame value captured as a result of Global Time Synchronization capture request. Valid and static when GTSCC.TSCCD = 1.


### 6.2.58 Time Stamp Counter Captured Lower (TSCCL2)—Offset 4E4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Counter Captured Lower (CCL):</b> Indicates the lower 32 bit TSC value captured as a result of Global Time Synchronization capture request. Valid and static when GTSCC.TSCCD = 1.

### 6.2.59 Time Stamp Counter Captured Upper (TSCCU2)—Offset 4E8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
CCU								

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Counter Captured Upper (CCU):</b> Indicates the upper 32 bit TSC value captured as a result of Global Time Synchronization capture request. Valid and static when GTSCC.TSCCD = 1.

### 6.2.60 Linear Link Position Frame Offset Captured (LLPFOC2)—Offset 4ECh

This register is to report additional accuracy details for captures made in between of two updates of LLP values, in number of 48 KHz HD Audio frames of the corresponding link. Audio streams with 44.1 KHz base rate and non zero divider FMT value will skip frames periodically on the Intel HD Audio link and Intel iDisplay Audio link in order to normalize its sampling rate to the 48 KHz HD Audio frame rate; hence; the frame offset will be useful in these cases.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3


**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD								FOC

Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3:0	0h RO/V	<b>Frame Offset Captured (FOC):</b> When the LLPCL and LLPCU registers are updated, this field records the elapsed number of 48 KHz HD Audio frames since the last LLP value change. Valid and static when GTSCC.TSCCD = 1

### 6.2.61 Linear Link Position Captured Lower (LLPCL2)—Offset 4F0h


#### Access Method



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<p><b>Linear Link Position Captured Lower (LLPCL):</b> Indicates the lower 32 bit linear link position value of the link DMA captured as a result of Global Time Synchronization capture request. Note that the LLPCL value that is captured is the LLPL value at the previous HD Audio frame boundary, not the live LLPL register value which may be changing in the middle of the current frame. Valid and static when GTSCC.TSCCD = 1.</p>


### 6.2.62 Linear Link Position Captured Upper (LLPCU2)—Offset 4F4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<p><b>Linear Link Position Captured Upper (LLPCU):</b> Indicates the upper 32 bit linear link position value of the link DMA captured as a result of Global Time Synchronization capture request. Note that the LLPCU value that is captured is the LLPU value at the previous HD Audio frame boundary, not the live LLPU register value which may be changing in the middle of the current frame. Valid and static when GTSCC.TSCCD = 1.</p>



### 6.2.63 Global Time Synchronization Capability Header (GTSCH)—Offset 500h

This register resides in Primary well (always on), or resides in Primary well (gated) with state retention, and reset by platform reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 11F00h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	0 0 0 1	1 1 1 1	0 0 0 0	0 0 0 0	0 0 0 0
VER	ID			PTR				

Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RW/L	<b>Capability Version (VER):</b> This field is an Intel HD Audio Specification defined version number that indicates the version of the capability structure present. Locked when FNCFG.BCLD = 1.
27:16	1h RW/L	<b>Capability Identifier (ID):</b> This field is an Intel HD Audio Specification defined ID number that indicates the nature and format of the capability. Locked when FNCFG.BCLD = 1.
15:0	1F00h RW/L	<b>Next Capability Pointer (PTR):</b> This field contains the offset to the next capability structure or 000h if no other items exist in the linked list of capabilities. Point to DMA resume capability. Locked when FNCFG.BCLD = 1.

### 6.2.64 Global Time Synchronization Capability Declaration (GTSCD)—Offset 504h

This register resides in Primary well (always on), or resides in Primary well (gated) with state retention, and reset by platform reset.



Note that CTLSAS = 1 is not a common feature usage and has been typically used only for testing purposes.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RO	Reserved.
2	0h RW/L	<b>Controller Based Synchronization Adjust Supported (CTLSAS):</b> When set, it indicates that the controller based synchronization adjustment is supported. By adjusting the global link clock which is used as reference clock for the codecs DAC / ADC, the codec will indirectly changing the rate of all its active streams. Locked when FNCFG.BCLD = 1.
1:0	0h RO	Reserved.

### 6.2.65 Global Time Synchronization Controller Adjust Control (GTSCTLAC)—Offset 50Ch


This register controls the fractional divider feature of the Audio PLL.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17	0h RW/L	<b>Strobe (STB):</b> SW set to 1 enables the Audio PLL latching in the EN bit and VAL field into the PLL CKT and reflect the new fractional divider state. SW must clear this bit to 0 after at least 200 ns to complete the strobe pulse sequence. For each strobing of a new fractional divider value, SW should wait for fractional divider settling time to reflect the new ppm value before initiating the next strobing of another new fractional divider value. Locked when GTSCD.CTLSAS = 0.
16	0h RW/L	<b>Enable (EN):</b> When set, it allows the fractional divider of the Audio PLL to operate, per the fractional value specified in VAL field. The value needs to be latched into the Audio PLL by pulsing the STB bit Locked when GTSCD.CTLSAS = 0.
15	0h RW/L	<b>Direction (DIR):</b> Indicates the direction of the ppm shift adjustment. 0: positive direction. 1: negative direction. Locked when GTSCD.CTLSAS = 0.
14:0	0h RW/L	<b>Value (VAL):</b> Indicates the value of the fractional divider if enabled. Locked when GTSCD.CTLSAS = 0.

## 6.2.66 Global Time Synchronization Capture Control (GTSCC0)—Offset 520h


### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
TSCCD	TSCDIE	RSVD				TSCCI	CDMAS	



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/1C/V	<b>Time Stamp Counter Capture Done (TSCCD):</b> This bit is set when a valid TSC value has been captured: WALFCC, TSCCL, TSCCU, LLPFOC, LLPCL, and LLPCH contain valid data. The Intel HD Audio driver software must acknowledge the completion by writing 1 to clear this bit.
30	0h RW	<b>Time Stamp Counter Capture Done Interrupt Enable (TSCCDIE):</b> If set to 1, TSCCD bit can pass through to cause an interrupt status reported in INTSTS.CIS bit, and cause an interrupt to CPU if INTCTL.CIE = 1 and INTCTL.GIE = 1.
29:6	0h RO	Reserved.
5	0h RW/1S/V	<b>Time Stamp Counter Capture Initiate (TSCCI):</b> Write to 1 to initiate Global Time Synchronization capture for measuring TSC offset to local wall frame info. Cleared to 0 by hardware when the process is completed.
4:0	0h RW	<b>Capture DMA Select (CDMAS):</b> To select which DMA's LLPL, and LLPU value to be captured together with the TSC value. Bit 4 = 1 for ODMA, 0 for IDMA Bit 3:0 indicates the respective DMA engine index. Programmed before TSCCI = 1.


### 6.2.67 Wall Frame Counter Captured (WALFCC0)—Offset 524h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO/V	<b>Frame Number (FN):</b> Indicates the 23 bit frame number captured as a result of Global Time Synchronization capture request. Valid and static when GTSCC.TSCCD = 1.
8:0	0h RO/V	<b>Clock in Frame (CIF):</b> Indicates the 9 bit clock in frame value captured as a result of Global Time Synchronization capture request. Valid and static when GTSCC.TSCCD = 1.




## 6.2.68 Time Stamp Counter Captured Lower (TSCCL0)—Offset 528h

### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Counter Captured Lower (CCL):</b> Indicates the lower 32 bit TSC value captured as a result of Global Time Synchronization capture request. Valid and static when GTSCC.TSCCD = 1.


## 6.2.69 Time Stamp Counter Captured Upper (TSCCU0)—Offset 52Ch

### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Counter Captured Upper (CCU):</b> Indicates the upper 32 bit TSC value captured as a result of Global Time Synchronization capture request. Valid and static when GTSCC.TSCCD = 1.



### 6.2.70 Linear Link Position Frame Offset Captured (LLPFOC0)—Offset 534h


This register is to report additional accuracy details for captures made in between of two updates of LLP values, in number of 48 KHz HD Audio frames of the corresponding link. Audio streams with 44.1 KHz base rate and non zero divider FMT value will skip frames periodically on the Intel HD Audio link and Intel iDisplay Audio link in order to normalize its sampling rate to the 48 KHz HD Audio frame rate; hence; the frame offset will be useful in these cases.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3:0	0h RO/V	<b>Frame Offset Captured (FOC):</b> When the LLPCL and LLPCU registers are updated, this field records the elapsed number of 48 KHz HD Audio frames since the last LLP value change. Valid and static when GTSCC.TSCCD = 1


### 6.2.71 Linear Link Position Captured Lower (LLPCL0)—Offset 538h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Linear Link Position Captured Lower (LLPCL):</b> Indicates the lower 32 bit linear link position value of the link DMA captured as a result of Global Time Synchronization capture request. Note that the LLPCL value that is captured is the LLPL value at the previous HD Audio frame boundary, not the live LLPL register value which may be changing in the middle of the current frame. Valid and static when GTSCC.TSCCD = 1.


### 6.2.72 Linear Link Position Captured Upper (LLPCU0)—Offset 53Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Linear Link Position Captured Upper (LLPCU):</b> Indicates the upper 32 bit linear link position value of the link DMA captured as a result of Global Time Synchronization capture request. Note that the LLPCU value that is captured is the LLPU value at the previous HD Audio frame boundary, not the live LLPU register value which may be changing in the middle of the current frame. Valid and static when GTSCC.TSCCD = 1.


### 6.2.73 Global Time Synchronization Capture Control (GTSCC1)—Offset 540h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0	0			
TSCCD		TSCCDIE		RSVD						TSCCI	CDMAS

Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/1C/V	<b>Time Stamp Counter Capture Done (TSCCD):</b> This bit is set when a valid TSC value has been captured: WALFCC, TSCCL, TSCCU, LLPFOC, LLPCL, and LLPCH contain valid data. The Intel HD Audio driver software must acknowledge the completion by writing 1 to clear this bit.
30	0h RW	<b>Time Stamp Counter Capture Done Interrupt Enable (TSCCDIE):</b> If set to 1, TSCCD bit can pass through to cause an interrupt status reported in INTSTS.CIS bit, and cause an interrupt to CPU if INTCTL.CIE = 1 and INTCTL.GIE = 1.
29:6	0h RO	Reserved.
5	0h RW/1S/V	<b>Time Stamp Counter Capture Initiate (TSCCI):</b> Write to 1 to initiate Global Time Synchronization capture for measuring TSC offset to local wall frame info. Cleared to 0 by hardware when the process is completed.
4:0	0h RW	<b>Capture DMA Select (CDMAS):</b> To select which DMA's LLPL, and LLPU value to be captured together with the TSC value. Bit 4 = 1 for ODMA, 0 for IDMA Bit 3:0 indicates the respective DMA engine index. Programmed before TSCCI = 1.

### 6.2.74 Wall Frame Counter Captured (WALFCC1)—Offset 544h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
FN						CTF		



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO/V	<b>Frame Number (FN):</b> Indicates the 23 bit frame number captured as a result of Global Time Synchronization capture request. Valid and static when GTSCC.TSCCD = 1.
8:0	0h RO/V	<b>Clock in Frame (CIF):</b> Indicates the 9 bit clock in frame value captured as a result of Global Time Synchronization capture request. Valid and static when GTSCC.TSCCD = 1.


### 6.2.75 Time Stamp Counter Captured Lower (TSCCL1)—Offset 548h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Counter Captured Lower (CCL):</b> Indicates the lower 32 bit TSC value captured as a result of Global Time Synchronization capture request. Valid and static when GTSCC.TSCCD = 1.



### 6.2.76 Time Stamp Counter Captured Upper (TSCCU1)—Offset 54Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Counter Captured Upper (CCU):</b> Indicates the upper 32 bit TSC value captured as a result of Global Time Synchronization capture request. Valid and static when GTSCC.TSCCD = 1.

### 6.2.77 Linear Link Position Frame Offset Captured (LLPFOC1)—Offset 554h


This register is to report additional accuracy details for captures made in between of two updates of LLP values, in number of 48 KHz HD Audio frames of the corresponding link. Audio streams with 44.1 KHz base rate and non zero divider FMT value will skip frames periodically on the Intel HD Audio link and Intel iDisplay Audio link in order to normalize its sampling rate to the 48 KHz HD Audio frame rate; hence; the frame offset will be useful in these cases.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3:0	0h RO/V	<b>Frame Offset Captured (FOC):</b> When the LLPCL and LLPCU registers are updated, this field records the elapsed number of 48 KHz HD Audio frames since the last LLP value change. Valid and static when GTSCC.TSCCD = 1

### 6.2.78 Linear Link Position Captured Lower (LLPCL1)—Offset 558h

#### Access Method






**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Linear Link Position Captured Lower (LLPCL):</b> Indicates the lower 32 bit linear link position value of the link DMA captured as a result of Global Time Synchronization capture request. Note that the LLPCL value that is captured is the LLPL value at the previous HD Audio frame boundary, not the live LLPL register value which may be changing in the middle of the current frame. Valid and static when GTSCC.TSCCD = 1.


## 6.2.79 Linear Link Position Captured Upper (LLPCU1)—Offset 55Ch

### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Linear Link Position Captured Upper (LLPCU):</b> Indicates the upper 32 bit linear link position value of the link DMA captured as a result of Global Time Synchronization capture request. Note that the LLPCU value that is captured is the LLPU value at the previous HD Audio frame boundary, not the live LLPU register value which may be changing in the middle of the current frame. Valid and static when GTSCC.TSCCD = 1.



### 6.2.80 Software Position Based FIFO Capability Header (SPBFCH)—Offset 700h


This register resides in Primary well (always on), or resides in Primary well (gated) with state retention, and reset by platform reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 40000h



Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RW/L	<b>Capability Version (VER):</b> This field is an Intel HD Audio Specification defined version number that indicates the version of the capability structure present. Locked when FNCFG.BCLD = 1.
27:16	4h RW/L	<b>Capability Identifier (ID):</b> This field is an Intel HD Audio Specification defined ID number that indicates the nature and format of the capability. Locked when FNCFG.BCLD = 1.
15:0	0h RW/L	<b>Next Capability Pointer (PTR):</b> This field contains the offset to the next capability structure or 000h if no other items exist in the linked list of capabilities. This is the last capability in the linked list Locked when FNCFG.BCLD = 1.

### 6.2.81 Software Position Based FIFO Control (SPBFCTL)—Offset 704h

The number of SPIBE bits in this register is depending on the total number of stream DMA implemented, represented as x in the register table.

The x value is determined by the parameter equation: HSTISC + HSTOSC. For SPT implementation, x = 16.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD					SPIBE			

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h RW	<p><b>Software Position in Buffer Enable (SPIBE):</b> When set to 1, the SPIB register is the limit where the DMA will not access beyond the value programmed.</p> <p>When clear to 0, the SPIB register is ignored and DMA will operate in legacy mode with the minimum FIFO size.</p> <p>Note that it is possible for SW to set this SPIBE bit after the RUN bit is set as SW may only update the SPIB after it fill up a large portion of the ring buffer.</p> <p>However, once set, it must remain set until SRST take place.</p>

### 6.2.82 Processing Pipe Capability Header (PPCH)—Offset 800h

This register resides in Primary well (always on), or resides in Primary well (gated) with state retention, and reset by platform reset.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 30500h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	1	1	0	1	
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
VER		ID				PTR			





Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>Processing Interrupt Enable (PIE):</b> Enables the general interrupt for the Audio DSP function. When set to 1 (and GIE is enabled), the Audio DSP generates an interrupt when the PIS bit gets set.
30:16	0h RO	Reserved.
15:0	0h RW	<b>Processing Enable (PROCEN):</b> When set to 1 the DMA engine associated with this stream will be enabled to route the audio stream to DSP audio pipes in the Audio DSP for processing. When cleared to 0 the DMA engine associated with this stream will be bypassing the Audio DSP and route the audio stream directly to the audio link.


### 6.2.84 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHCOLLPL)—Offset 810h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.85 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHCOLLPU)—Offset 814h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.86 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHCOLDPL)—Offset 818h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.87 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHCOLDPU)—Offset 81Ch


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value.</p> <p>Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p>Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.88 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC1LLPL)—Offset 820h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>




### 6.2.89 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC1LLPU)—Offset 824h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.90 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC1LDPL)—Offset 828h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.91 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC1LDPU)—Offset 82Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.92 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC2LLPL)—Offset 830h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.93 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC2LLPU)—Offset 834h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>

### 6.2.94 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC2LDPL)—Offset 838h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value.</p> <p><b>Input Stream:</b> For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p><b>Output Stream:</b> For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.95 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC2LDPU)—Offset 83Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value.</p> <p><b>Input Stream:</b> For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p><b>Output Stream:</b> For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.96 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC3LLPL)—Offset 840h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.97 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC3LLPU)—Offset 844h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.98 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC3LDPL)—Offset 848h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3


**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.99 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC3LDPU)—Offset 84Ch


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value.</p> <p><b>Input Stream:</b> For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p><b>Output Stream:</b> For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.100 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC4LLPL)—Offset 850h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>




### 6.2.101 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC4LLPU)—Offset 854h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.102 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC4LDPL)—Offset 858h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value.</p> <p>Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p>Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.103 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC4LDPU)—Offset 85Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value.</p> <p>Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p>Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>

### 6.2.104 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC5LLPL)—Offset 860h

**Access Method**






**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.105 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC5LLPU)—Offset 864h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>

### 6.2.106 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC5LDPL)—Offset 868h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value.</p> <p><b>Input Stream:</b> For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p><b>Output Stream:</b> For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.107 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC5LDPU)—Offset 86Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.108 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC6LLPL)—Offset 870h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.109 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC6LLPU)—Offset 874h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.110 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC6LDPL)—Offset 878h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.111 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC6LDPU)—Offset 87Ch


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.112 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHCOLLPL)—Offset 880h

**Access Method**


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.113 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHCOLLPU)—Offset 884h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.114 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHCOLDPL)—Offset 888h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.115 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHCOLDPU)—Offset 88Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.116 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC1LLPL)—Offset 890h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.117 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC1LLPU)—Offset 894h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>

### 6.2.118 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC1LDPL)—Offset 898h

**Access Method**






**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value.</p> <p><b>Input Stream:</b> For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p><b>Output Stream:</b> For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.119 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC1LDPU)—Offset 89Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value.</p> <p>Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p>Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.120 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC2LLPL)—Offset 8A0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>

### 6.2.121 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC2LLPU)—Offset 8A4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
LLPU								

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.122 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC2LDPL)—Offset 8A8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
LDPL								

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.123 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC2LDPU)—Offset 8ACh


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value.</p> <p><b>Input Stream:</b> For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p><b>Output Stream:</b> For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.124 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC3LLPL)—Offset 8B0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>




### 6.2.125 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC3LLPU)—Offset 8B4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.126 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC3LDPL)—Offset 8B8h


**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.127 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC3LDPU)—Offset 8BCh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.128 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC4LLPL)—Offset 8C0h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.129 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC4LLPU)—Offset 8C4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3


**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.130 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC4LDPL)—Offset 8C8h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value.</p> <p><b>Input Stream:</b> For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p><b>Output Stream:</b> For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.131 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC4LDPU)—Offset 8CCh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.132 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC5LLPL)—Offset 8D0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.133 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC5LLPU)—Offset 8D4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.134 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC5LDPL)—Offset 8D8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.135 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC5LDPU)—Offset 8DCh


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value.</p> <p>Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p>Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.136 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC6LLPL)—Offset 8E0h

**Access Method**


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>




### 6.2.137 Link 0 Output Payload Capability (LOUTPAY0)—Offset 8E0h

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RO/V	<p><b>Output Payload Capability (OUTPAY):</b> Indicates the total output payload available on the link at a given frequency. This does not include bandwidth used for command and control. This measurement is in 16-bit word quantities per 48 kHz frame. Reset value is dependent on the default clock frequency specified in parameter DEFLOUTPAY[x*96+95:x*96]. Note that this value does not reflect any bandwidth increase due to support for multiple SDO lines.</p> <p>00h: 0 words 01h: 1 word payload ... FFh: 255h word payload</p> <p>Offset Frequency Encoding Frequency 40h+(40h*x) + 20h[15:0] 6 MHz 40h+(40h*x) + 28h[15:0] Reserved for 96 MHz 40h+(40h*x) + 22h[15:0] 12 MHz 40h+(40h*x) + 2Ah[15:0] Reserved for 192 MHz 40h+(40h*x) + 24h[15:0] 24 MHz 40h+(40h*x) + 26h[15:0] Reserved for 48 MHz</p> <p>The audio bus driver queries this lookup register &amp; LPSOO to derive the potential nett output bandwidth before deciding whether to switch frequency.</p>

### 6.2.138 Link 0 Input Payload Capability (LINPAY0)—Offset 8E2h

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RO/V	<p><b>Input Payload Capability (INPAY):</b> Indicates the total input payload available on the link at a given frequency. This does not include bandwidth used for command and control. This measurement is in 16-bit word quantities per 48 kHz frame. Reset value is dependent on the default clock frequency specified in parameter DEFLOUTPAY[x*96+95:x*96]. Note that this value does not reflect any bandwidth increase due to support for multiple SDO lines.</p> <p>00h: 0 words 01h: 1 word payload ... FFh: 255h word payload</p> <p>Offset Frequency Encoding Frequency 40h+(40h*x) + 20h[15:0] 6 MHz 40h+(40h*x) + 28h[15:0] Reserved for 96 MHz 40h+(40h*x) + 22h[15:0] 12 MHz 40h+(40h*x) + 2Ah[15:0] Reserved for 192 MHz 40h+(40h*x) + 24h[15:0] 24 MHz 40h+(40h*x) + 26h[15:0] Reserved for 48 MHz</p> <p>The audio bus driver queries this lookup register &amp; LPSOO to derive the potential nett output bandwidth before deciding whether to switch frequency.</p>


### 6.2.139 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC6LLPU)—Offset 8E4h


**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.140 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC6LDPL)—Offset 8E8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.141 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC6LDPU)—Offset 8ECh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value.</p> <p>Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p>Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.142 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC7LLPL)—Offset 8F0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>

### 6.2.143 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC7LLPU)—Offset 8F4h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.144 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC7LDPL)—Offset 8F8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.






### 6.2.145 Link 1 Output Payload Capability (LOUTPAY1)—Offset 8F8h

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RO/V	<p><b>Output Payload Capability (OUTPUT):</b> Indicates the total output payload available on the link at a given frequency. This does not include bandwidth used for command and control. This measurement is in 16-bit word quantities per 48 kHz frame. Reset value is dependent on the default clock frequency specified in parameter DEFLOUTPAY[x*96+95:x*96]. Note that this value does not reflect any bandwidth increase due to support for multiple SDO lines.</p> <p>00h: 0 words 01h: 1 word payload ... FFh: 255h word payload</p> <p>Offset Frequency Encoding Frequency 40h+(40h*x) + 20h[15:0] 6 MHz 40h+(40h*x) + 28h[15:0] Reserved for 96 MHz 40h+(40h*x) + 22h[15:0] 12 MHz 40h+(40h*x) + 2Ah[15:0] Reserved for 192 MHz 40h+(40h*x) + 24h[15:0] 24 MHz 40h+(40h*x) + 26h[15:0] Reserved for 48 MHz</p> <p>The audio bus driver queries this lookup register &amp; LPSOO to derive the potential nett output bandwidth before deciding whether to switch frequency.</p>

### 6.2.146 Link 1 Input Payload Capability (LINPAY1)—Offset 8FAh

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RO/V	<p><b>Input Payload Capability (INPAY):</b> Indicates the total input payload available on the link at a given frequency. This does not include bandwidth used for command and control. This measurement is in 16-bit word quantities per 48 kHz frame. Reset value is dependent on the default clock frequency specified in parameter DEFLOUTPAY[x*96+95:x*96]. Note that this value does not reflect any bandwidth increase due to support for multiple SDO lines.</p> <p>00h: 0 words 01h: 1 word payload ... FFh: 255h word payload</p> <p>Offset Frequency Encoding Frequency 40h+(40h*x) + 20h[15:0] 6 MHz 40h+(40h*x) + 28h[15:0] Reserved for 96 MHz 40h+(40h*x) + 22h[15:0] 12 MHz 40h+(40h*x) + 2Ah[15:0] Reserved for 192 MHz 40h+(40h*x) + 24h[15:0] 24 MHz 40h+(40h*x) + 26h[15:0] Reserved for 48 MHz</p> <p>The audio bus driver queries this lookup register &amp; LPSOO to derive the potential nett output bandwidth before deciding whether to switch frequency.</p>


### 6.2.147 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC7LDPU)—Offset 8FCh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.148 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC8LLPL)—Offset 900h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.149 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC8LLPU)—Offset 904h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.150 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC8LDPL)—Offset 908h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.151 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC8LDPU)—Offset 90Ch

**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
LDPU								

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value.</p> <p><b>Input Stream:</b> For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p><b>Output Stream:</b> For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>

### 6.2.152 Input/Output Processing Pipe's Link Connection x Control (IPPLCOCTL)—Offset 910h

SRST bit is not affected by stream reset.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD		STRM	RSVD				RUN	SRST



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.153 Input/Output Processing Pipe's Link Connection x Format (IPPLC0FMT)—Offset 914h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15			12				8				4				0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RSVD	BASE		MULT				DIV		RSVD		BITS				CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.154 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLCOLLPL)—Offset 918h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.






### 6.2.155 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC0LLPU)—Offset 91Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.156 Input/Output Processing Pipe's Link Connection x Control (IPPLC1CTL)—Offset 920h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.157 Input/Output Processing Pipe's Link Connection x Format (IPPLC1FMT)—Offset 924h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15			12				8				4				0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RSVD	BASE		MULT				DIV		RSVD		BITS				CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.158 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC1LLPL)—Offset 928h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.159 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC1LLPU)—Offset 92Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.160 Input/Output Processing Pipe's Link Connection x Control (IPPLC2CTL)—Offset 930h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

## 6.2.161 Input/Output Processing Pipe's Link Connection x Format (IPPLC2FMT)—Offset 934h

### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV	RSVD	BITS		CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.162 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC2LLPL)—Offset 938h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.






### 6.2.163 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC2LLPU)—Offset 93Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.164 Input/Output Processing Pipe's Link Connection x Control (IPPLC3CTL)—Offset 940h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

## 6.2.165 Input/Output Processing Pipe's Link Connection x Format (IPPLC3FMT)—Offset 944h

### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.166 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC3LLPL)—Offset 948h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.167 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC3LLPU)—Offset 94Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.168 Input/Output Processing Pipe's Link Connection x Control (IPPLC4CTL)—Offset 950h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.                      0000=Reserved (Indicates Unused)                      0001=Stream 1                      ...                      1110=Stream 14                      1111=Stream 15</p> <p><b>Input Stream:</b>                      When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>                      When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.169 Input/Output Processing Pipe's Link Connection x Format (IPPLC4FMT)—Offset 954h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.170 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC4LLPL)—Offset 958h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.






### 6.2.171 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC4LLPU)—Offset 95Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.172 Input/Output Processing Pipe's Link Connection x Control (IPPLC5CTL)—Offset 960h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.173 Input/Output Processing Pipe's Link Connection x Format (IPPLC5FMT)—Offset 964h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV	RSVD	BITS		CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.174 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC5LLPL)—Offset 968h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.175 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC5LLPU)—Offset 96Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.176 Input/Output Processing Pipe's Link Connection x Control (IPPLC6CTL)—Offset 970h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.177 Input/Output Processing Pipe's Link Connection x Format (IPPLC6FMT)—Offset 974h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15			12				8				4				0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RSVD	BASE		MULT				DIV			RSVD	BITS				CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.178 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC6LLPL)—Offset 978h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.






### 6.2.179 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC6LLPU)—Offset 97Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.180 Input/Output Processing Pipe's Link Connection x Control (OPPLC0CTL)—Offset 980h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

## 6.2.181 Input/Output Processing Pipe's Link Connection x Format (OPPLCOFMT)—Offset 984h

### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15			12			8			4		0
0	0	0	0	0	0	0	0	0	0	0	0
RSVD	BASE		MULT			DIV		RSVD	BITS		CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.182 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLCOLLPL)—Offset 988h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.183 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC0LLPU)—Offset 98Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.184 Input/Output Processing Pipe's Link Connection x Control (OPPLC1CTL)—Offset 990h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

## 6.2.185 Input/Output Processing Pipe's Link Connection x Format (OPPLC1FMT)—Offset 994h

### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15			12				8				4				0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RSVD	BASE		MULT				DIV		RSVD		BITS				CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.186 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC1LLPL)—Offset 998h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.






### 6.2.187 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC1LLPU)—Offset 99Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.188 Input/Output Processing Pipe's Link Connection x Control (OPPLC2CTL)—Offset 9A0h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.                      0000=Reserved (Indicates Unused)                      0001=Stream 1                      ...                      1110=Stream 14                      1111=Stream 15</p> <p><b>Input Stream:</b>                      When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>                      When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.189 Input/Output Processing Pipe's Link Connection x Format (OPPLC2FMT)—Offset 9A4h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.190 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC2LLPL)—Offset 9A8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.191 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC2LLPU)—Offset 9ACh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.192 Input/Output Processing Pipe's Link Connection x Control (OPPLC3CTL)—Offset 9B0h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.                      0000=Reserved (Indicates Unused)                      0001=Stream 1                      ...                      1110=Stream 14                      1111=Stream 15</p> <p><b>Input Stream:</b>                      When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>                      When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.193 Input/Output Processing Pipe's Link Connection x Format (OPPLC3FMT)—Offset 9B4h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.194 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC3LLPL)—Offset 9B8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.






### 6.2.195 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC3LLPU)—Offset 9BCh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.196 Input/Output Processing Pipe's Link Connection x Control (OPPLC4CTL)—Offset 9C0h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

## 6.2.197 Input/Output Processing Pipe's Link Connection x Format (OPPLC4FMT)—Offset 9C4h

### Access Method




**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15			12				8				4				0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RSVD	BASE		MULT				DIV		RSVD		BITS				CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.198 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC4LLPL)—Offset 9C8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.199 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC4LLPU)—Offset 9CCh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.200 Input/Output Processing Pipe's Link Connection x Control (OPPLC5CTL)—Offset 9D0h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.201 Input/Output Processing Pipe's Link Connection x Format (OPPLC5FMT)—Offset 9D4h

#### Access Method




**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.202 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC5LLPL)—Offset 9D8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.






### 6.2.203 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC5LLPU)—Offset 9DCh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.204 Input/Output Processing Pipe's Link Connection x Control (OPPLC6CTL)—Offset 9E0h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

## 6.2.205 Input/Output Processing Pipe's Link Connection x Format (OPPLC6FMT)—Offset 9E4h

### Access Method




**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15			12			8			4		0
0	0	0	0	0	0	0	0	0	0	0	0
RSVD	BASE		MULT			DIV		RSVD	BITS		CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.206 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC6LLPL)—Offset 9E8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.207 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC6LLPU)—Offset 9ECh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.208 Input/Output Processing Pipe's Link Connection x Control (OPPLC7CTL)—Offset 9F0h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

## 6.2.209 Input/Output Processing Pipe's Link Connection x Format (OPPLC7FMT)—Offset 9F4h

### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15			12				8				4				0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RSVD	BASE		MULT				DIV		RSVD		BITS				CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.210 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC7LLPL)—Offset 9F8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.






### 6.2.211 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC7LLPU)—Offset 9FCh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.212 Input/Output Processing Pipe's Link Connection x Control (OPPLC8CTL)—Offset A00h


SRST bit is not affected by stream reset.


**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.213 Input/Output Processing Pipe's Link Connection x Format (OPPLC8FMT)—Offset A04h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV	RSVD	BITS		CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.214 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC8LLPL)—Offset A08h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.215 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC8LLPU)—Offset A0Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.216 Multiple Links Capability Header (MLCH)—Offset C00h


This register resides in Primary well (always on), or resides in Primary well (gated) with state retention, and reset by platform reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 20800h





Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RW/L	<b>Capability Version (VER):</b> This field is an Intel HD Audio Specification defined version number that indicates the version of the capability structure present. Locked when FNCFG.BCLD = 1.
27:16	2h RW/L	<b>Capability Identifier (ID):</b> This field is an Intel HD Audio Specification defined ID number that indicates the nature and format of the capability. Locked when FNCFG.BCLD = 1.
15:0	800h RW/L	<b>Next Capability Pointer (PTR):</b> This field contains the offset to the next capability structure or 000h if no other items exist in the linked list of capabilities. Point to Processing Pipe capability. Locked when FNCFG.BCLD = 1.


### 6.2.217 Multiple Links Capability Declaration (MLCD)—Offset C04h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 1h




Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3:0	1h RO	<b>Link Count (LCOUNT):</b> Indicates the number of links. Up to 15 links can be supported. A '0' indicates 1 link, and '1110' indicates 15 links. Note: '1111' is reserved. Note that this Link Count is the cumulative total number of links where the links can be heterogeneous. This field is hardcoded to parameter LNKC-1.

### 6.2.218 Link 0 Capabilities (LCAP0)—Offset C40h

This register resides in Primary well (always on), or resides in Primary well (gated) with state retention, and reset by platform reset.

**Access Method**





3 1	2 8	2 4	2 0	1 6	1 2	8	4	0	
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 1 0	
RSVD		CPA	RSVD		SPA	RSVD		CCF	SCF

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RO/V	<b>Current Power Active (CPA):</b> This value changes to the value set by SPA when the power of the link has reached that state. Software sets SPA, then monitors CPA to know when the link has changed state.
22:17	0h RO	Reserved.
16	1h RW	<b>Set Power Active (SPA):</b> Software sets this bit to '1' to turn the link on (provided CRSTB = 1), and clears it to '0' when it wishes to turn the link off. When CPA matches the value of this bit, the achieved power state has been reached. Software is expected to wait for CPA to match SPA before it can program SPA again. Any deviation may result in undefined behaviour





Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RO	Reserved.
7:4	0h RO/V	<p><b>Current Clock Frequency (CCF):</b> Indicates the frequency that software wishes the link to run at. Changing this value to a value not supported by Link Capabilities shall result in indeterminate results. The possible encodings are:</p> <p>Encoding Frequency            0000 6 MHz            0001 12 MHz            0010 24 MHz            0011 48 MHz            0100 96 MHz            0101 Reserved for 192 MHz            0110-1111 Reserved</p> <p>When the frequency changes, CCF shall change to SCF, indicating to software that the frequency change occurred. Software is expected to wait for CCF to match SCF, indicating that the frequency change occurred.</p>
3:0	2h RW	<p><b>Set Clock Frequency (SCF):</b> Indicates the frequency that software wishes the link to run at. Changing this value to a value not supported by Link Capabilities shall result in indeterminate results. The possible encodings are:</p> <p>Encoding Frequency            0000 6 MHz            0001 12 MHz            0010 24 MHz            0011 48 MHz            0100 96 MHz            0101 Reserved for 192 MHz            0110-1111 Reserved</p> <p>When the frequency changes, CCF shall change to SCF, indicating to software that the frequency change occurred. Software is expected to wait for CCF to match SCF, indicating that the frequency change occurred.</p>

### 6.2.220 Link 0 Output Stream ID Mapping Valid (LOSIDV0)—Offset C48h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** FFFh



3	2	2	2	1	1	8	4	0											
1	8	4	0	6	2														
0	0	0	0	0	0	0	0	0											
0	0	0	0	0	0	0	0	0											
RSVD				L1OSIDV15	L1OSIDV14	L1OSIDV13	L1OSIDV12	L1OSIDV11	L1OSIDV10	L1OSIDV9	L1OSIDV8	L1OSIDV7	L1OSIDV6	L1OSIDV5	L1OSIDV4	L1OSIDV3	L1OSIDV2	L1OSIDV1	RSVD

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15	1h RW	<b>Output Stream ID of 15 is Valid for this Link (L1OSIDV15):</b> This link will claim / forward output cycles with Stream ID = 1111b.
14	1h RW	<b>Output Stream ID of 14 is Valid for this Link (L1OSIDV14):</b> This link will claim / forward output cycles with Stream ID = 1110b.
13	1h RW	<b>Output Stream ID of 13 is Valid for this Link (L1OSIDV13):</b> This link will claim / forward output cycles with Stream ID = 1101b.
12	1h RW	<b>Output Stream ID of 12 is Valid for this Link (L1OSIDV12):</b> This link will claim / forward output cycles with Stream ID = 1100b.
11	1h RW	<b>Output Stream ID of 11 is Valid for this Link (L1OSIDV11):</b> This link will claim / forward output cycles with Stream ID = 1011b.
10	1h RW	<b>Output Stream ID of 10 is Valid for this Link (L1OSIDV10):</b> This link will claim / forward output cycles with Stream ID = 1010b.
9	1h RW	<b>Output Stream ID of 9 is Valid for this Link (L1OSIDV9):</b> This link will claim / forward output cycles with Stream ID = 1001b.
8	1h RW	<b>Output Stream ID of 8 is Valid for this Link (L1OSIDV8):</b> This link will claim / forward output cycles with Stream ID = 1000b.
7	1h RW	<b>Output Stream ID of 7 is Valid for this Link (L1OSIDV7):</b> This link will claim / forward output cycles with Stream ID = 0111b.
6	1h RW	<b>Output Stream ID of 6 is Valid for this Link (L1OSIDV6):</b> This link will claim / forward output cycles with Stream ID = 0110b.
5	1h RW	<b>Output Stream ID of 5 is Valid for this Link (L1OSIDV5):</b> This link will claim / forward output cycles with Stream ID = 0101b.



Bit Range	Default and Access	Field Name (ID): Description
4	1h RW	<b>Output Stream ID of 4 is Valid for this Link (L1OSIDV4):</b> This link will claim / forward output cycles with Stream ID = 0100b.
3	1h RW	<b>Output Stream ID of 3 is Valid for this Link (L1OSIDV3):</b> This link will claim / forward output cycles with Stream ID = 0011b.
2	1h RW	<b>Output Stream ID of 2 is Valid for this Link (L1OSIDV2):</b> This link will claim / forward output cycles with Stream ID = 0010b.
1	1h RW	<b>Output Stream ID of 1 is Valid for this Link (L1OSIDV1):</b> This link will claim / forward output cycles with Stream ID = 0001b.
0	0h RO	Reserved.

### 6.2.221 Link 0 SDI Identifier (LSDIID0)—Offset C4Ch

#### Access Method


**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 2h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	SDIID14	SDIID13	SDIID12	SDIID11	SDIID10	RSVD	SDIID1	SDIID0

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RO	<b>SDI 14 (SDIID14):</b> This link uses SDI 14. This bit is hardcoded per parameter LSDIID14 assignment.
13	0h RO	<b>SDI 13 (SDIID13):</b> This link uses SDI 13. This bit is hardcoded per parameter LSDIID13 assignment.
12	0h RO	<b>SDI 12 (SDIID12):</b> This link uses SDI 12. This bit is hardcoded per parameter LSDIID12 assignment.
11	0h RO	<b>SDI 11 (SDIID11):</b> This link uses SDI 11. This bit is hardcoded per parameter LSDIID11 assignment.
10	0h RO	<b>SDI 10 (SDIID10):</b> This link uses SDI 10. This bit is hardcoded per parameter LSDIID10 assignment.



Bit Range	Default and Access	Field Name (ID): Description
9:2	0h RO	Reserved.
1	1h RO	<b>SDI 1 (SDIID1):</b> This link uses SDI 1.
0	0h RO	<b>SDI 0 (SDIID0):</b> This link uses SDI 0.

### 6.2.222 Link 0 Per Stream Output Overhead (LPSO00)—Offset C50h

#### Access Method

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

7	4	0
0	0	0
PSO0		

Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO/V	<b>Per Stream Output Overhead (PSO0):</b> Indicates the SDO Output Overhead on a per stream basis. This does not include bandwidth used for command and control. This measurement is in byte quantities per 48 kHz frame. Software calculates available link bandwidth in bytes with the following formula: (2 * LOUPTAY) - (NumOfStreams * LPSO0).

### 6.2.223 Link 0 Per Stream Input Overhead (LPSIO0)—Offset C52h

#### Access Method

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

7	4	0
0	0	0
PSIO		



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO/V	<b>Per Stream Input Overhead (PSIO):</b> Indicates the SDI Input Overhead on a per stream basis. This does not include bandwidth used for response. This measurement is in byte quantities per 48 kHz frame. Software calculates available link bandwidth in bytes with the following formula: (2 * LINPAY) - (NumOfStreams * LPSIO).

### 6.2.224 Link 0 Wall Frame Counter (LWALFC0)—Offset C58h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
FN						CIF		

Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO/V	<b>Frame Number (FN):</b> 23 bit counter that is incremented when CIF rolls over from 499 to 0. This counter will roll over to zero with a period of approximately 174 seconds.
8:0	0h RO/V	<b>Clock in Frame (CIF):</b> 9 bit counter that is incremented on each link BCLK period and rolls over from 499 to 0. This counter will roll over to zero with a period of 48 KHz HD Audio frame. With the introduction of multiple link segments for the Intel HD Audio controller, and the capability of running each link segment at different clock speed, the BCLK definition is fixed at 24 MHz equivalent rate always, independent of the physical link clock speed.

### 6.2.225 Link 1 Capabilities (LCAP1)—Offset C80h


This register resides in Primary well (always on), or resides in Primary well (gated) with state retention, and reset by platform reset.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 1Fh



3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	1 1 1 1			
ALT	RSVD	NSDO	RSVD			S192	S96	S48	S24	S12	S6

Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RW/L	<b>Audio Link Type (ALT):</b> Indicates which Link Type this link belongs to. 0001-1111 = Reserved 0000 = Intel HD Audio Link
27:26	0h RO	Reserved.
25:24	0h RW/L	<b>Number of Serial Data Out Signals (NSDO):</b> 00b indicates that the Intel HD Audio controller supports one Serial Data Output signal. Locked when FNCFG.BCLD = 1.
23:6	0h RO	Reserved.
5	0h RW/L	<b>192 MHz Supported (S192):</b> Indicates 192 MHz clock is supported. Locked when FNCFG.BCLD = 1.
4	1h RW/L	<b>96 MHz Supported (S96):</b> Indicates 96 MHz clock is supported. Locked when FNCFG.BCLD = 1.
3	1h RW/L	<b>48 MHz Supported (S48):</b> Indicates 48 MHz clock is supported. Locked when FNCFG.BCLD = 1.
2	1h RW/L	<b>24 MHz Supported (S24):</b> Indicates 12 MHz clock is supported. Locked when FNCFG.BCLD = 1.
1	1h RW/L	<b>12 MHz Supported (S12):</b> Indicates 12 MHz clock is supported. Locked when FNCFG.BCLD = 1.
0	1h RW/L	<b>6 MHz Supported (S6):</b> Indicates 6 MHz clock is supported. Locked when FNCFG.BCLD = 1.

### 6.2.226 Link 1 Control (LCTL1)—Offset C84h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 10004h




3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1	0 0 0 0	0 0 0 0	0 0 0 0	0 1 0 0
	RSVD	CPA	RSVD	SPA	RSVD		CCF	SCF

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RO/V	<b>Current Power Active (CPA):</b> This value changes to the value set by SPA when the power of the link has reached that state. Software sets SPA, then monitors CPA to know when the link has changed state.
22:17	0h RO	Reserved.
16	1h RW	<b>Set Power Active (SPA):</b> Software sets this bit to '1' to turn the link on (provided CRSTB = 1), and clears it to '0' when it wishes to turn the link off. When CPA matches the value of this bit, the achieved power state has been reached. Software is expected to wait for CPA to match SPA before it can program SPA again. Any deviation may result in undefined behaviour
15:8	0h RO	Reserved.
7:4	0h RO/V	<b>Current Clock Frequency (CCF):</b> Indicates the current clock frequency. When SCF is changed, and the link has moved to the new frequency, CCF shall take SCF value. Reset value is hardcoded to parameter DEFLCTLCF[x*4+3:x*4].
3:0	4h RW	<b>Set Clock Frequency (SCF):</b> Indicates the frequency that software wishes the link to run at. Changing this value to a value not supported by Link Capabilities shall result in indeterminate results. The possible encodings are: Encoding Frequency 0000 6 MHz 0001 12 MHz 0010 24 MHz 0011 48 MHz 0100 96 MHz 0101 Reserved for 192 MHz 0110-1111 Reserved When the frequency changes, CCF shall change to SCF, indicating to software that the frequency change occurred. Software is expected to wait for CCF to match SCF, indicating that the frequency change occurred.

### 6.2.227 Link 1 Output Stream ID Mapping Valid (LOSIDV1)—Offset C88h


#### Access Method



Type: MEM Register  
(Size: 32 bits)

Device: 31  
Function: 3

Default: FFFh



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15	1h RW	<b>Output Stream ID of 15 is Valid for this Link (L1OSIDV15):</b> This link will claim / forward output cycles with Stream ID = 1111b.
14	1h RW	<b>Output Stream ID of 14 is Valid for this Link (L1OSIDV14):</b> This link will claim / forward output cycles with Stream ID = 1110b.
13	1h RW	<b>Output Stream ID of 13 is Valid for this Link (L1OSIDV13):</b> This link will claim / forward output cycles with Stream ID = 1101b.
12	1h RW	<b>Output Stream ID of 12 is Valid for this Link (L1OSIDV12):</b> This link will claim / forward output cycles with Stream ID = 1100b.
11	1h RW	<b>Output Stream ID of 11 is Valid for this Link (L1OSIDV11):</b> This link will claim / forward output cycles with Stream ID = 1011b.
10	1h RW	<b>Output Stream ID of 10 is Valid for this Link (L1OSIDV10):</b> This link will claim / forward output cycles with Stream ID = 1010b.
9	1h RW	<b>Output Stream ID of 9 is Valid for this Link (L1OSIDV9):</b> This link will claim / forward output cycles with Stream ID = 1001b.
8	1h RW	<b>Output Stream ID of 8 is Valid for this Link (L1OSIDV8):</b> This link will claim / forward output cycles with Stream ID = 1000b.
7	1h RW	<b>Output Stream ID of 7 is Valid for this Link (L1OSIDV7):</b> This link will claim / forward output cycles with Stream ID = 0111b.
6	1h RW	<b>Output Stream ID of 6 is Valid for this Link (L1OSIDV6):</b> This link will claim / forward output cycles with Stream ID = 0110b.





Bit Range	Default and Access	Field Name (ID): Description
5	1h RW	<b>Output Stream ID of 5 is Valid for this Link (L1OSIDV5):</b> This link will claim / forward output cycles with Stream ID = 0101b.
4	1h RW	<b>Output Stream ID of 4 is Valid for this Link (L1OSIDV4):</b> This link will claim / forward output cycles with Stream ID = 0100b.
3	1h RW	<b>Output Stream ID of 3 is Valid for this Link (L1OSIDV3):</b> This link will claim / forward output cycles with Stream ID = 0011b.
2	1h RW	<b>Output Stream ID of 2 is Valid for this Link (L1OSIDV2):</b> This link will claim / forward output cycles with Stream ID = 0010b.
1	1h RW	<b>Output Stream ID of 1 is Valid for this Link (L1OSIDV1):</b> This link will claim / forward output cycles with Stream ID = 0001b.
0	0h RO	Reserved.

### 6.2.228 Link 1 SDI Identifier (LSDIID1)—Offset C8Ch

#### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	SDIID14	SDIID13	SDIID12	SDIID11	SDIID10	RSVD		SDIID0

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RO	<b>SDI 14 (SDIID14):</b> This link uses SDI 14. This bit is hardcoded per parameter LSDIID14 assignment.
13	0h RO	<b>SDI 13 (SDIID13):</b> This link uses SDI 13. This bit is hardcoded per parameter LSDIID13 assignment.
12	0h RO	<b>SDI 12 (SDIID12):</b> This link uses SDI 12. This bit is hardcoded per parameter LSDIID12 assignment.



Bit Range	Default and Access	Field Name (ID): Description
11	0h RO	<b>SDI 11 (SDIID11):</b> This link uses SDI 11. This bit is hardcoded per parameter LSDIID11 assignment.
10	0h RO	<b>SDI 10 (SDIID10):</b> This link uses SDI 10. This bit is hardcoded per parameter LSDIID10 assignment.
9:1	0h RO	Reserved.
0	0h RO	<b>SDI 0 (SDIID0):</b> This link uses SDI 0.


### 6.2.229 Link 1 Per Stream Output Overhead (LPSO01)—Offset C90h

**Access Method**

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO/V	<b>Per Stream Output Overhead (PSOO):</b> Indicates the SDO Output Overhead on a per stream basis. This does not include bandwidth used for command and control. This measurement is in byte quantities per 48 kHz frame. Software calculates available link bandwidth in bytes with the following formula: (2 * LOUDPAY) - (NumOfStreams * LPSOO).

### 6.2.230 Link 1 Per Stream Input Overhead (LPSIO1)—Offset C92h

**Access Method**

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO/V	<b>Per Stream Input Overhead (PSIO):</b> Indicates the SDI Input Overhead on a per stream basis. This does not include bandwidth used for response. This measurement is in byte quantities per 48 kHz frame. Software calculates available link bandwidth in bytes with the following formula: $(2 * LINPAY) - (\text{NumOfStreams} * LPSIO)$ .


### 6.2.231 Link 1 Wall Frame Counter (LWALFC1)—Offset C98h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO/V	<b>Frame Number (FN):</b> 23 bit counter that is incremented when CIF rolls over from 499 to 0. This counter will roll over to zero with a period of approximately 174 seconds.
8:0	0h RO/V	<b>Clock in Frame (CIF):</b> 9 bit counter that is incremented on each link BCLK period and rolls over from 499 to 0. This counter will roll over to zero with a period of 48 KHz HD Audio frame. With the introduction of multiple link segments for the Intel HD Audio controller, and the capability of running each link segment at different clock speed, the BCLK definition is fixed at 24 MHz equivalent rate always, independent of the physical link clock speed.

### 6.2.232 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC7LLPL)—Offset 4A10h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.233 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC7LLPU)—Offset 4A14h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>

### 6.2.234 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC7LDPL)—Offset 4A18h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value.</p> <p><b>Input Stream:</b> For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p><b>Output Stream:</b> For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.235 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC7LDPU)—Offset 4A1Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.236 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC8LLPL)—Offset 4A20h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.



### 6.2.237 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC8LLPU)—Offset 4A24h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.238 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC8LDPL)—Offset 4A28h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.239 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC8LDPU)—Offset 4A2Ch


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value.</p> <p>Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p>Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.240 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC9LLPL)—Offset 4A30h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>






### 6.2.241 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC9LLPU)—Offset 4A34h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.242 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC9LDPL)—Offset 4A38h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.243 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC9LDPU)—Offset 4A3Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.244 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC10LLPL)—Offset 4A40h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.245 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC10LLPU)—Offset 4A44h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3


**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.246 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC10LDPL)—Offset 4A48h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value.</p> <p><b>Input Stream:</b> For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p><b>Output Stream:</b> For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.247 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC10LDPU)—Offset 4A4Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.248 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC11LLPL)—Offset 4A50h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.



### 6.2.249 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC11LLPU)—Offset 4A54h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.250 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC11LDPL)—Offset 4A58h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.251 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC11LDPU)—Offset 4A5Ch


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value.</p> <p>Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p>Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.252 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC12LLPL)—Offset 4A60h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>




### 6.2.253 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC12LLPU)—Offset 4A64h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.254 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC12LDPL)—Offset 4A68h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.255 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC12LDPU)—Offset 4A6Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.256 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC13LLPL)—Offset 4A70h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.257 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC13LLPU)—Offset 4A74h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.258 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC13LDPL)—Offset 4A78h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value.</p> <p><b>Input Stream:</b> For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p><b>Output Stream:</b> For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.259 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC13LDPU)—Offset 4A7Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.260 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (IPPHC14LLPL)—Offset 4A80h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.261 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (IPPHC14LLPU)—Offset 4A84h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.262 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (IPPHC14LDPL)—Offset 4A88h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.263 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (IPPHC14LDPU)—Offset 4A8Ch


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value.</p> <p><b>Input Stream:</b> For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p><b>Output Stream:</b> For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.264 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC9LLPL)—Offset 4A90h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>




### 6.2.265 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC9LLPU)—Offset 4A94h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.266 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC9LDPL)—Offset 4A98h


**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value.</p> <p>Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p>Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.267 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC9LDPU)—Offset 4A9Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value.</p> <p>Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p>Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>

### 6.2.268 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC10LLPL)—Offset 4AA0h

**Access Method**






**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.269 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC10LLPU)—Offset 4AA4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3


**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.270 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC10LDPL)—Offset 4AA8h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value.</p> <p><b>Input Stream:</b> For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p><b>Output Stream:</b> For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.271 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC10LDPU)—Offset 4AACH

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.272 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC11LLPL)—Offset 4AB0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.273 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC11LLPU)—Offset 4AB4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.274 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC11LDPL)—Offset 4AB8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.275 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC11LDPU)—Offset 4ABCh


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.276 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC12LLPL)—Offset 4AC0h

**Access Method**


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.277 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC12LLPU)—Offset 4AC4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.278 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC12LDPL)—Offset 4AC8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.279 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC12LDPU)—Offset 4ACCh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.280 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC13LLPL)—Offset 4AD0h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.281 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC13LLPU)—Offset 4AD4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>

### 6.2.282 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC13LDPL)—Offset 4AD8h

**Access Method**






**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value.</p> <p><b>Input Stream:</b> For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p><b>Output Stream:</b> For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>


### 6.2.283 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC13LDPU)—Offset 4ADCh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.


### 6.2.284 Input/Output Processing Pipe's Host Connection x Linear Link Position Lower (OPPHC14LLPL)—Offset 4AE0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.285 Input/Output Processing Pipe's Host Connection x Linear Link Position Upper (OPPHC14LLPU)—Offset 4AE4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
LLPU								

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits relative linear link position value, w.r.t. to the associated processing pipe's link connection linear link position. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.286 Input/Output Processing Pipe's Host Connection x Linear DMA Position Lower (OPPHC14LDPL)—Offset 4AE8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3


**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
LDPL								

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear DMA Position Lower (LDPL):</b> Indicates the lower 32 bits of the 64 bits linear DMA position value. Input Stream: For an input stream the 64 bits value is incremented when data is written to the PCH backbone. Output Stream: For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.287 Input/Output Processing Pipe's Host Connection x Linear DMA Position Upper (OPPHC14LDPU)—Offset 4AECh


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Linear DMA Position Offset Upper (LDPU):</b> Indicates the upper 32 bits of the 64 bits linear DMA position value.</p> <p><b>Input Stream:</b> For an input stream the 64 bits value is incremented when data is written to the PCH backbone.</p> <p><b>Output Stream:</b> For an output stream the 64 bits value is incremented when a read completion is loaded into the DSP host gateway buffer. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.</p>

### 6.2.288 Input/Output Processing Pipe's Link Connection x Control (IPPLC7CTL)—Offset 4AF0h


SRST bit is not affected by stream reset.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.289 Input/Output Processing Pipe's Link Connection x Format (IPPLC7FMT)—Offset 4AF4h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.290 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC7LLPL)—Offset 4AF8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.291 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC7LLPU)—Offset 4AFCh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.292 Input/Output Processing Pipe's Link Connection x Control (IPPLC8CTL)—Offset 4B00h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.293 Input/Output Processing Pipe's Link Connection x Format (IPPLC8FMT)—Offset 4B04h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.294 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC8LLPL)—Offset 4B08h

**Access Method**


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.295 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC8LLPU)—Offset 4B0Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.296 Input/Output Processing Pipe's Link Connection x Control (IPPLC9CTL)—Offset 4B10h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.297 Input/Output Processing Pipe's Link Connection x Format (IPPLC9FMT)—Offset 4B14h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.298 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC9LLPL)—Offset 4B18h

**Access Method**


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.299 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC9LLPU)—Offset 4B1Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.300 Input/Output Processing Pipe's Link Connection x Control (IPPLC10CTL)—Offset 4B20h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.301 Input/Output Processing Pipe's Link Connection x Format (IPPLC10FMT)—Offset 4B24h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.302 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC10LLPL)—Offset 4B28h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.303 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC10LLPU)—Offset 4B2Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.304 Input/Output Processing Pipe's Link Connection x Control (IPPLC11CTL)—Offset 4B30h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.305 Input/Output Processing Pipe's Link Connection x Format (IPPLC11FMT)—Offset 4B34h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.306 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC11LLPL)—Offset 4B38h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.307 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC11LLPU)—Offset 4B3Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.308 Input/Output Processing Pipe's Link Connection x Control (IPPLC12CTL)—Offset 4B40h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.309 Input/Output Processing Pipe's Link Connection x Format (IPPLC12FMT)—Offset 4B44h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.310 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC12LLPL)—Offset 4B48h

#### Access Method


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.311 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC12LLPU)—Offset 4B4Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.312 Input/Output Processing Pipe's Link Connection x Control (IPPLC13CTL)—Offset 4B50h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.313 Input/Output Processing Pipe's Link Connection x Format (IPPLC13FMT)—Offset 4B54h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.314 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC13LLPL)—Offset 4B58h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.315 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC13LLPU)—Offset 4B5Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.316 Input/Output Processing Pipe's Link Connection x Control (IPPLC14CTL)—Offset 4B60h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.317 Input/Output Processing Pipe's Link Connection x Format (IPPLC14FMT)—Offset 4B64h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.318 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (IPPLC14LLPL)—Offset 4B68h

**Access Method**


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.319 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (IPPLC14LLPU)—Offset 4B6Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.320 Input/Output Processing Pipe's Link Connection x Control (OPPLC9CTL)—Offset 4B70h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.321 Input/Output Processing Pipe's Link Connection x Format (OPPLC9FMT)—Offset 4B74h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.322 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC9LLPL)—Offset 4B78h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.323 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC9LLPU)—Offset 4B7Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.324 Input/Output Processing Pipe's Link Connection x Control (OPPLC10CTL)—Offset 4B80h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.325 Input/Output Processing Pipe's Link Connection x Format (OPPLC10FMT)—Offset 4B84h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.326 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC10LLPL)—Offset 4B88h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.327 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC10LLPU)—Offset 4B8Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.328 Input/Output Processing Pipe's Link Connection x Control (OPPLC11CTL)—Offset 4B90h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.329 Input/Output Processing Pipe's Link Connection x Format (OPPLC11FMT)—Offset 4B94h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.330 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC11LLPL)—Offset 4B98h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.331 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC11LLPU)—Offset 4B9Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.332 Input/Output Processing Pipe's Link Connection x Control (OPPLC12CTL)—Offset 4BA0h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.333 Input/Output Processing Pipe's Link Connection x Format (OPPLC12FMT)—Offset 4BA4h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.334 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC12LLPL)—Offset 4BA8h

**Access Method**


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.335 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC12LLPU)—Offset 4BACH

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.336 Input/Output Processing Pipe's Link Connection x Control (OPPLC13CTL)—Offset 4BB0h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h






Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.337 Input/Output Processing Pipe's Link Connection x Format (OPPLC13FMT)—Offset 4BB4h

#### Access Method




**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.338 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC13LLPL)—Offset 4BB8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.339 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC13LLPU)—Offset 4BBCh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

### 6.2.340 Input/Output Processing Pipe's Link Connection x Control (OPPLC14CTL)—Offset 4BC0h


SRST bit is not affected by stream reset.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RW	<p><b>Stream Number (STRM):</b> This value reflects the Tag associated with the data being transferred on the link.            0000=Reserved (Indicates Unused)            0001=Stream 1            ...            1110=Stream 14            1111=Stream 15</p> <p><b>Input Stream:</b>            When an input stream is detected on any of the SDIx signals that match this value, the data samples are loaded into the FIFO associated with this descriptor. Note that while a single SDIx input may contain data from more than one stream number, two different SDIx inputs may not be configured with the same stream number.</p> <p><b>Output Stream:</b>            When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal.</p>
19:2	0h RO	Reserved.
1	0h RW/V	<p><b>Stream Run (RUN):</b> When set to 1 the DMA engine associated with this stream will be enabled to transfer data between FIFO and main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p> <p>When cleared to 0 the DMA engine associated with this stream will be disabled. Hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p>
0	0h RW/V	<p><b>Stream Reset (SRST):</b> Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset.</p> <p>Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.</p>

### 6.2.341 Input/Output Processing Pipe's Link Connection x Format (OPPLC14FMT)—Offset 4BC4h

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD	BASE	MULT		DIV		RSVD	BITS	CHAN

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14	0h RW	<b>Sample Base Rate (BASE):</b> 0=48 kHz 1=44.1 kHz
13:11	0h RW	<b>Sample Base Rate Multiple (MULT):</b> 000=48 kHz/44.1 kHz or less 001=x2 (96 kHz, 88.2 kHz, 32 kHz) 010=x3 (144 kHz) 011=x4 (192 kHz, 176.4 kHz) 100-111=Reserved
10:8	0h RW	<b>Sample Base Rate Divisor (DIV):</b> 000=Divide by 1 (48 kHz, 44.1 kHz) 001=Divide by 2 (24 kHz, 22.05 kHz) 010=Divide by 3 (16 kHz, 32 kHz) 011=Divide by 4 (11.025 kHz) 100=Divide by 5 (9.6 kHz) 101=Divide by 6 (8 kHz) 110=Divide by 7 111=Divide by 8 (6 kHz)



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	0h RW	<b>Bits per Sample (BITS):</b> 000=8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001=16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010=20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011=24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100=32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 101-111=Reserved
3:0	0h RW	<b>Number of Channels (CHAN):</b> Number of channels in each frame of the stream: 0000=1 0001=2 ... 1111=16


### 6.2.342 Input/Output Processing Pipe's Link Connection x Linear Link Position Lower (OPPLC14LLPL)—Offset 4BC8h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Lower (LLPL):</b> Indicates the lower 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.




### 6.2.343 Input/Output Processing Pipe's Link Connection x Linear Link Position Upper (OPPLC14LLPU)—Offset 4BCCh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Linear Link Position Upper (LLPU):</b> Indicates the upper 32 bits of the 64 bits linear link position value. The 64 bits linear link position value increments on every sample block being transferred over the audio link. Note that SW may initialize the value for resume operation usage before RUN bit is set for the first time (and if RSM = 1). Once RUN bit is set, the register will become read only until SRST occurs.

## 6.3 HDA Private Configuration Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

**Table 0-1. Summary of HDA Private Configuration Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
F0h	F3h	Feature Disable (FUSVAL)—Offset F0h	0h
530h	533h	Function Configuration (FNCFG)—Offset 530h	28h
534h	535h	Codec Configuration (CDCCFG)—Offset 534h	0h
610h	613h	Audio PLL Parameters 0 (APLLP0)—Offset 610h	0h
614h	617h	Audio PLL Parameters 1 (APLLP1)—Offset 614h	0h
618h	61Bh	Audio PLL Parameters 2 (APLLP2)—Offset 618h	0h

### 6.3.1 Feature Disable (FUSVAL)—Offset F0h


**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 3



Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	0h RO/V	<b>Audio DSP Disable (ADSPD):</b> 0: Audio DSP enabled 1: Audio DSP disabled
0	0h RO/V	<b>Clock Gating Disabled (CGD):</b> 0: Clock Gating enabled 1: Clock Gating disabled


### 6.3.2 Function Configuration (FNCFG)—Offset 530h

Access Method


Type: MSG Register  
(Size: 32 bits)

Device: 31  
Function: 3

Default: 28h



Bit Range	Default and Access	Field Name (ID): Description
31:6	0h RO	Reserved.
5	1h RW	<b>Power Gating Disable (PGDIS):</b> When cleared, it allows power gating to take place per their associated enable and idle conditions. When set, it globally disables all power gating.
4	0h RW/O	<b>BIOS Configuration Lock Down (BCLD):</b> BIOS Configuration Lock Down (BCLD): When set, it indicates BIOS configuration is done and ready for operations. It also locks down related RW/L bits.



Bit Range	Default and Access	Field Name (ID): Description
3	1h RW	<b>Clock Gating Disable (CGD):</b> Clock Gating Disabled (CGD): When cleared, it allows local / dynamic clock gating and trunk clock gating to take place per their associated enable and idle conditions. When set, it globally disables all clock gating.
2	0h RW/L	<b>Audio DSP Disable (ADSPD):</b> Audio DSP Disable (ADSPD): When set, the Audio DSP is disabled and all register access associated with Audio DSP are treated as unsupported request, and return UR response if it is non-posted cycle.
1	0h RO	Reserved.
0	0h RW/L	<b>HD Audio Subsystem Disable (HDASD):</b> HD Audio Subsystem Disable (HDASD): When set, the Intel HD Audio subsystem (including Audio DSP) is disabled and all register access are treated as unsupported request, and return UR response if it is non-posted cycle.

### 6.3.3 Codec Configuration (CDCCFG)—Offset 534h

**Access Method**

**Type:** MSG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 3

**Default:** 0h

15	12	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD				SDID

Bit Range	Default and Access	Field Name (ID): Description
15:3	0h RO	Reserved.
2:0	0h RW	<b>SDIN Disconnect (SDID):</b> SDIN Disconnect (SDID): Bits which control which SDI signal(s) may be disconnected. A 1 bit in the bit location indicates that the associated SDIN signal is disconnected and not able to generate any wake or response. These bits are cleared on a power-on reset. Software must not make assumptions about the reset state of these bits and must set them appropriately.

### 6.3.4 Audio PLL Parameters 0 (APLLP0)—Offset 610h

This register allows BIOS to control some of parameters of the Audio PLL, if required.



### **6.3.5 Audio PLL Parameters 1 (APLLP1)—Offset 614h**

This register allows BIOS to control some of parameters of the Audio PLL, if required.

### **6.3.6 Audio PLL Parameters 2 (APLLP2)—Offset 618h**

This register allows BIOS to control some of parameters of the Audio PLL, if required.

**§ §**



# 7 SMBus Interface (D31:F4)

## 7.1 SMBus Configuration Registers Summary

Table 7-1. Summary of SMBus Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	1h	Vendor ID (VID)—Offset 0h	8086h
2h	3h	Device ID (DID)—Offset 2h	See register
4h	5h	Command (CMD)—Offset 4h	0h
6h	7h	Device Status (DS)—Offset 6h	280h
8h	8h	Revision ID (RID)—Offset 8h	0h
9h	9h	Programming Interface (PI)—Offset 9h	0h
Ah	Ah	Sub Class Code (SCC)—Offset Ah	5h
Bh	Bh	Base Class Code (BCC)—Offset Bh	Ch
10h	13h	SMBus Memory Base Address_31_0 (SMBMBAR_31_0)—Offset 10h	4h
14h	17h	SMBus Memory Base Address_63_32 (SMBMBAR_63_32)—Offset 14h	0h
20h	23h	SMB Base Address (SBA)—Offset 20h	1h
2Ch	2Dh	SVID (SVID)—Offset 2Ch	0h
2Eh	2Fh	SID (SID)—Offset 2Eh	0h
3Ch	3Ch	Interrupt Line (INTLN)—Offset 3Ch	0h
3Dh	3Dh	Interrupt Pin (INTPN)—Offset 3Dh	1h
40h	40h	Host Configuration (HCFG)—Offset 40h	0h
50h	53h	TCO Base Address (TCOBASE)—Offset 50h	1h
54h	57h	TCO Control (TCOCTL)—Offset 54h	0h
64h	67h	Host SMBus Timing (HTIM)—Offset 64h	0h
80h	83h	SMBus Power Gating (SMBSM)—Offset 80h	40000h


### 7.1.1 Vendor ID (VID)—Offset 0h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 4

**Default:** 8086h







Bit Range	Default and Access	Field Name (ID): Description
15:0	8086h RO	<b>Vendor ID (VID):</b> Value indicates Intel as the vendor


### 7.1.2 Device ID (DID)—Offset 2h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 4

**Default:** See register



Bit Range	Default and Access	Field Name (ID): Description
15:0	-- RO	<b>Device ID (DID):</b> Indicates the value assigned to the PCH SMBus controller. See the Device and Version ID Table in Volume 1 for the default value.


### 7.1.3 Command (CMD)—Offset 4h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
15:11	0h RO	Reserved.
10	0h RW	<b>Interrupt Disable (INTD):</b> 1 = Disables SMBus to assert its PIRQB# signal. Defaults to 0.
9	0h RW	<b>Fast Back to Back Enable (FBE):</b> Reserved as 0. Read Only.
8	0h RW	<b>SERR# Enable (SERRE):</b> 1 = Enables SERR# generation
7	0h RW	<b>Wait Cycle Control (WCC):</b> Reserved as 0. Read Only.
6	0h RW	<b>Parity Error Response (PER):</b> 1 = Sets Detected Parity Error bit when parity error is detected
5	0h RW	<b>VGA Palette Snoop (VGAPS):</b> Reserved as 0. Read Only.
4	0h RW	<b>Postable Memory Write Enable (PMWE):</b> Reserved as 0. Read Only.
3	0h RW	<b>Special Cycle Enable (SCE):</b> Reserved as 0. Read Only.
2	0h RW	<b>Bus Master Enable (BME):</b> Reserved as 0. Read Only.
1	0h RW	<b>Memory Space Enable (MSE):</b> 1= Enables memory mapped config space.
0	0h RW	<b>I/O Space Enable (IOSE):</b> 1= enables access to the SM Bus I/O space registers as defined by the Base Address Register.

### 7.1.4 Device Status (DS)—Offset 6h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 4

**Default:** 280h

15	12			8			4			0					
0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0
DPE	SSE	RMA	RTA	STA	DEVT		DPED	FBC	UDF	C_66M	CLI	INTS	RSVD		



Bit Range	Default and Access	Field Name (ID): Description
15	0h RW/1C	<b>Detected Parity Error (DPE):</b> 1 = Parity error detected
14	0h RW/1C	<b>Signaled System Error (SSE):</b> 1 = System error detected
13	0h RO	<b>Received Master Abort (RMA):</b> Reserved as 0.
12	0h RO	<b>Received Target Abort (RTA):</b> Reserved as '0'.
11	0h RO	<b>Signaled Target-Abort Status (STA):</b> Reserved as 0.
10:9	1h RO	<b>DEVSEL# Timing Status (DEVT):</b> This 2-bit field defines the timing for DEVSEL# assertion. These read only bits indicate the Intel PCH's DEVSEL# timing when performing a positive decode. Note: Intel PCH generates DEVSEL# with medium time.
8	0h RO	<b>Data Parity Error Detected (DPED):</b> Reserved as 0.
7	1h RO	<b>Fast Back-to-Back Capable (FBC):</b> Reserved as '1'.
6	0h RO	<b>User Definable Features (UDF):</b> Reserved as 0.
5	0h RO	<b>66 MHz Capable (C_66M):</b> Reserved as 0.
4	0h RO	<b>Capabilities List Indicator (CLI):</b> Hardwired to 0 because there are no capability list structures in this function.
3	0h RO	<b>Interrupt Status (INTS):</b> This bit indicates that an interrupt is pending. It is independent from the state of the Interrupt Enable bit in the command register.
2:0	0h RO	Reserved.


### 7.1.5 Revision ID (RID)—Offset 8h

#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Revision ID (RID):</b> Indicates stepping of the host controller. Refer to Device and Revision ID table in Volume 1 for specific value.


### 7.1.6 Programming Interface (PI)—Offset 9h

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Programming Interface (PI):</b> No programming interface defined.


### 7.1.7 Sub Class Code (SCC)—Offset Ah

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 5h



Bit Range	Default and Access	Field Name (ID): Description
7:0	5h RO	<b>Sub Class Code (SCC):</b> A value of 05h indicates that this device is a SM Bus serial controller.

### 7.1.8 Base Class Code (BCC)—Offset Bh


**Access Method**



**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** Ch



Bit Range	Default and Access	Field Name (ID): Description
7:0	Ch RO	<b>Base Class Code (BCC):</b> A value of 0Ch indicates that this device is a serial controller


### 7.1.9 SMBus Memory Base Address\_31\_0 (SMBMBAR\_31\_0)– Offset 10h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 4

**Default:** 4h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RW	<b>Base Address (BA):</b> Provides the 32 byte system memory base address for the Intel PCH SMB logic.
7:4	0h RO	<b>Hardwired_0 (Hardwired_0):</b> Hardwired to 0.
3	0h RO	<b>Prefetchable (PREF):</b> Hardwired to 0. Indicated that SMBMBAR is not pre- fetchable
2:1	2h RO	<b>Address Range (ADDRNG):</b> Indicates that this SMBMBAR can be located anywhere in 64 bit address space
0	0h RO	<b>Memory Space Indicator (MSI):</b> Indicates that the SMB logic is memory mapped.




### 7.1.10 SMBus Memory Base Address\_63\_32 (SMBMBAR\_63\_32)—Offset 14h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Base Address (BA):</b> Bits 63-32 of SMBus Memory Base Address


### 7.1.11 SMB Base Address (SBA)—Offset 20h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 4

**Default:** 1h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:5	0h RW	<b>Base Address (BA):</b> Provides the 32 byte t system I/O base address for the SMB logic.
4:1	0h RO	Reserved.
0	1h RO	<b>IO Space Indicator (IOSI):</b> This read-only bit always is 1, indicating that the SMB logic is I/O mapped.



### 7.1.12 SVID (SVID)—Offset 2Ch

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RW/O	<p><b>SVID (SVID):</b> BIOS sets the value in this register to identify the Subsystem Vendor ID. The SMBus SVID register, in combination with the SMBus Subsystem ID register, enables the operating system to distinguish each subsystem from the others. Note: The software can write to this register only once per core well reset. Writes should be done as a single 16-bit cycle.</p>


### 7.1.13 SID (SID)—Offset 2Eh

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RW/O	<p><b>SID (SID):</b> BIOS can write to this register to identify the Subsystem ID. The SID register, in combination with the SVID, enable the operating system to distinguish each subsystem from other(s). Note: The software can write to this register only once per core well reset. Writes should be done as a single 16-bit cycle.</p>

### 7.1.14 Interrupt Line (INTLN)—Offset 3Ch


**Access Method**



**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<b>Interrupt Line (INTLN):</b> This data is not used by the hardware. It is to communicate to software the interrupt line that the interrupt pin is connected to PIRQB#.


### 7.1.15 Interrupt Pin (INTPN)—Offset 3Dh

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 1h



Bit Range	Default and Access	Field Name (ID): Description
7:0	1h RW/O	<b>Interrupt Pin (INTPN):</b> This defines the interrupt pin to be used by the SMBus controller. Bits : Pins 0h : No Interrupt 1h : INTA# 2h : INTB# 3h : INTC# 4h : INTD# 5h-Fh : Reserved

### 7.1.16 Host Configuration (HCFG)—Offset 40h

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h





7				4				0
0	0	0	0	0	0	0	0	0
RSVD				SPDWD	SSRESET	I2CEN	SSEN	HSTEN

Bit Range	Default and Access	Field Name (ID): Description
7:5	0h RO	Reserved.
4	0h RW/O	<b>SPD Write Disable (SPDWD):</b> When this bit is set to 1, writes to SMBus addresses 50h – 57h are disabled. Note: This bit is R/WO and will be reset on PLTRST# assertion. This bit should be set by BIOS to '1'. Software can only program this bit when both the START bit and Host Busy bit are '0'; otherwise, the write may result in undefined behavior.
3	0h RW	<b>SSRESET (SSRESET):</b> Soft SMBUS Reset: When this bit is 1, the SMBus state machine and logic in PCH is reset. The HW will reset this bit to 0 when reset operation is completed.
2	0h RW	<b>I2C_EN (I2CEN):</b> When this bit is 1, the Intel PCH is enabled to communicate with I2C devices. This will change the formatting of some commands. When this bit is 0, behavior is for SMBus.
1	0h RW	<b>SMB_SMI_EN (SSEN):</b> When this bit is set, any source of an SMB interrupt will instead be routed to generate an SMI#.
0	0h RW	<b>HST_EN (HSTEN):</b> When set, the SMB Host Controller interface is enabled to execute commands. The HST_INT_EN bit needs to be enabled in order for the SMB Host Controller to interrupt or SMI#. Additionally, the SMB Host Controller will not respond to any new requests until all interrupt requests have been cleared.

### 7.1.17 TCO Base Address (TCOBASE)—Offset 50h

#### Access Method

Type: CFG Register  
(Size: 32 bits)

Device: 31  
Function: 4

Default: 1h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	1
RSVD				TCOBA			RSVD	IOS



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:5	0h RW	<b>TCO Base Address (TCOBA):</b> Provides the 32 bytes of I/O space for TCO logic, mappable anywhere in the 64k I/O space on 32-byte boundaries.
4:1	0h RO	Reserved.
0	1h RO	<b>I/O Space (IOS):</b> Indicates an I/O Space


### 7.1.18 TCO Control (TCOCTL)—Offset 54h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h RW	<b>TCO Base Enable (TCO_BASE_EN):</b> When set, decode of the I/O range pointed to by the TCO base register is enabled.
7:1	0h RO	Reserved.
0	0h RW/O	<b>TCO Base Lock (TCO_BASE_LOCK):</b> When set to 1, this bit locks down the TCO Base Address Register (TCOBASE) at offset 50h. The Base Address Field becomes read-only. This bit becomes locked when a value of 1b is written to it. Writes of 0 to this bit are always ignored. Once locked by writing 1, the only way to clear this bit is to perform a platform reset.



### 7.1.19 Host SMBus Timing (HTIM)—Offset 64h

BIOS may need to program this register.


### 7.1.20 SMBus Power Gating (SMBSM)—Offset 80h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 4

**Default:** 40000h




Bit Range	Default and Access	Field Name (ID): Description
31:19	0h RO	Reserved.
18	1h RW	<b>PGCB DCG Disable (PGCBDCGDis):</b> Setting this bit will disable the SMBus dynamic clock gating.
17:0	0h RO	Reserved.

## 7.2 SMBus I/O and Memory Mapped I/O Registers Summary

The SMBus registers can be accessed through I/O BAR or Memory BAR registers in PCI configuration space. The offsets are the same for both I/O and Memory Mapped I/O registers.

**Table 7-2. Summary of SMBus I/O and Memory Mapped I/O Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	0h	Host Status Register Address (HSTS)—Offset 0h	0h
2h	2h	Host Control Register (HCTL)—Offset 2h	0h
3h	3h	Host Command Register (HCMD)—Offset 3h	0h
4h	4h	Transmit Slave Address Register (TSA)—Offset 4h	0h
5h	5h	Data 0 Register (HD0)—Offset 5h	0h
6h	6h	Data 1 Register (HD1)—Offset 6h	0h
7h	7h	Host Block Data (HBD)—Offset 7h	0h



**Table 7-2. Summary of SMBus I/O and Memory Mapped I/O Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
8h	8h	Packet Error Check Data Register (PEC)—Offset 8h	0h
9h	9h	Receive Slave Address Register (RSA)—Offset 9h	44h
Ah	Bh	Slave Data Register (SD)—Offset Ah	0h
Ch	Ch	Auxiliary Status (AUXS)—Offset Ch	0h
Dh	Dh	Auxiliary Control (AUXC)—Offset Dh	0h
Eh	Eh	SMLINK_PIN_CTL Register (SMLC)—Offset Eh	4h
Fh	Fh	SMBUS_PIN_CTL Register (SMBC)—Offset Fh	4h
10h	10h	Slave Status Register (SSTS)—Offset 10h	0h
11h	11h	Slave Command Register (SCMD)—Offset 11h	0h
14h	14h	Notify Device Address Register (NDA)—Offset 14h	0h
16h	16h	Notify Data Low Byte Register (NDLB)—Offset 16h	0h
17h	17h	Notify Data High Byte Register (NDHB)—Offset 17h	0h

### 7.2.1 Host Status Register Address (HSTS)—Offset 0h

All status bits are set by hardware and cleared by the software writing a one to the particular bit position. Writing a zero to any bit position has no affect.

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h

7			4				0
0	0	0	0	0	0	0	0
BDS	IUS	SMSTS	FAIL	BERR	DERR	INTR	HBSY



Bit Range	Default and Access	Field Name (ID): Description
7	0h RW/1C	<b>BYTE_DONE_STS (BDS):</b> This bit will be set to 1 when the host controller has received a byte (for Block Read commands) or if it has completed transmission of a byte (for Block Write commands) when the 32-byte buffer is not being used. Note that this bit will be set, even on the last byte of the transfer. Software clears the bit by writing a 1 to the bit position. This bit has no meaning for block transfers when the 32- byte buffer is enabled. Note: When the last byte of a block message is received, the host controller will set this bit. However, it will not immediately set the INTR bit (bit 1 in this register). When the interrupt handler clears the BYTE_DONE_STS bit, the message is considered complete, and the host controller will then set the INTR bit (and generate another interrupt). Thus, for a block message of n bytes, the Intel PCH will generate n+1 interrupts. The interrupt handler needs to be implemented to handle these cases.
6	0h RW	<b>In Use Status (IUS):</b> After a full PCI reset, a read to this bit returns a 0. After the first read, subsequent reads will return a 1. A write of a 1 to this bit will reset the next read value to 0. Writing a 0 to this bit has no effect. Software can poll this bit until it reads a 0, and will then own the usage of the host controller. This bit has no other effect on the hardware, and is only used as semaphore among various independent software threads that may need to use the Intel PCHs SMBus logic.
5	0h RW/1C	<b>SMBALERT_STS (SMSTS):</b> Intel PCH sets this bit to a 1 to indicates source of the interrupt or SMI# was the SMBAlert# signal. Software resets this bit by writing a 1 to this location. This bit should also be cleared by RSMRST# (but not PLTRST#).
4	0h RW/1C	<b>Failed (FAIL):</b> When set, this indicates that the source of the interrupt or SMI# was a failed bus transaction. This is set in response to the KILL bit being set to terminate the host transaction.
3	0h RW/1C	<b>Bus Error (BERR):</b> When set, this indicates the source of the interrupt or SMI# was a transaction collision.
2	0h RW/1C	<b>Device Error (DERR):</b> When set, this indicates that the source of the interrupt or SMI# was due one of the following: Illegal Command Field Unclaimed Cycle (host initiated) Host Device Time-out Error. CRC Error
1	0h RW/1C	<b>Interrupt (INTR):</b> When set, this indicates that the source of the interrupt or SMI# was the successful completion of its last command.
0	0h RW/1C	<b>Host Busy (HBSY):</b> A 1 indicates that the Intel PCH is running a command from the host interface. No SMB registers should be accessed while this bit is set. Exception: The BLOCK DATA REGISTER can be accessed when this bit is set ONLY when the SMB_CMD bits (in Host control register) are programmed for Block command or I2C Read command. This is necessary in order to check the DONE_STS bit.



## 7.2.2 Host Control Register (HCTL)—Offset 2h

Note: A read to this register will clear the pointer in the 32-byte buffer.

### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4


**Default:** 0h

7	0	0	0	4	0	0	0	0	
PEC_EN	START	LAST_BYTE			SMB_CMD			KILL	INTREN

Bit Range	Default and Access	Field Name (ID): Description
7	0h RW	<b>PEC_EN (PEC_EN):</b> When set to 1, this bit causes the host controller to perform the SMBus transaction with the Packet Error Checking phase appended. For writes, the value of the PEC byte is transferred from the PEC Register. For reads, the PEC byte is loaded in to the PEC Register. When this bit is cleared to 0, the SMBus host controller does not perform the transaction with the PEC phase appended. This bit must be written prior to the write in which the START bit is set.
6	0h RW	<b>START (START):</b> This write-only bit is used to initiate the command described in the SMB_CMD field. All registers should be setup prior to writing a 1 to this bit position. This bit always reads zero. The HOST_BUSY bit in the Host Status register (offset 00h) can be used to identify when the Intel PCH has finished the command.
5	0h RW	<b>LAST_BYTE (LAST_BYTE):</b> This bit is used for I2C Read commands. Software sets this bit to indicate that the next byte will be the last byte to be received for the block. This causes the PCH to send a NACK (instead of an ACK) after receiving the last byte. Note: This bit may be set when the TCO timer causes the SECOND_TO_STS bit to be set. SW should clear the LAST_BYTE bit (if it is set) before starting any new command. Note: In addition to I2C Read Commands, the LAST_BYTE bit will also cause Block Read/Write cycles to stop prematurely (at the end of the next byte).



Bit Range	Default and Access	Field Name (ID): Description
4:2	0h RW	<p><b>SMB_CMD (SMB_CMD):</b> As shown by the bit encoding below, indicates which command the Intel PCH is to perform. If enabled, the Intel PCH will generate an interrupt or SMI# when the command has completed. If the value is for a non-supported or reserved command, the Intel PCH will set the device error (DEV_ERR) status bit and generate an interrupt when the START bit is set. The Intel PCH will perform no command, and will not operate until DEV_ERR is cleared. Val - Command Description: 000 - Quick: The slave address and read/write value (bit 0) are stored in the tx slave address register. 001 - Byte: This command uses the transmit slave address and command registers. Bit 0 of the slave address register determines if this is a read or write command. 010 - Byte Data: This command uses the transmit slave address, command, and DATA0 registers. Bit 0 of the slave address register determines if this is a read or write command. If it is a read, the DATA0 register will contain the read data. 011 - Word Data: This command uses the transmit slave address, command, DATA0 and DATA1 registers. Bit 0 of the slave address register determines if this is a read or write command. If it is a read, after the command completes the DATA0 and DATA1 registers will contain the read data. 100 - Process Call: This command uses the transmit slave address, command, DATA0 and DATA1 registers. Bit 0 of the slave address register determines if this is a read or write command. After the command completes, the DATA0 and DATA1 registers will contain the read data. 101 - Block: This command uses the transmit slave address, command, and DATA0 registers, and the Block Data Byte register. For block write, the count is stored in the DATA0 register and indicates how many bytes of data will be transferred. For block reads, the count is received and stored in the DATA0 register. Bit 0 of the slave address register selects if this is a read or write command. For writes, data is retrieved from the first n (where n is equal to the specified count) addresses of the SRAM array. For reads, the data is stored in the Block Data Byte register. 110 - I2C Read: This command uses the transmit slave address, command, DATA0, DATA1 registers, and the Block Data Byte register. The read data is stored in the Block Data Byte register. The Intel PCH will continue reading data until the NAK is received. 111 - Block-Process: This command uses the transmit slave address, command, DATA0 and the Block Data Byte register. For block write, the count is stored in the DATA0 register and indicates how many bytes of data will be transferred. For block read, the count is received and stored in the DATA0 register. Bit 0 of the slave address register always indicate a write command. For writes, data is retrieved from the first m (where m is equal to the specified count) addresses of the SRAM array. For reads, the data is stored in the Block Data Byte register. Note: E32B bit in the Auxiliary Control Register must be set for this command to work.</p>



Bit Range	Default and Access	Field Name (ID): Description
1	0h RW	<b>KILL (KILL):</b> When set, kills the current host transaction taking place, sets the FAILED status bit, and asserts the interrupt (or SMI#) selected by the SMB_INTRSEL field. This bit, once set, must be cleared to allow the SMB Host Controller to function normally.
0	0h RW	<b>INTREN (INTREN):</b> Enable the generation of an interrupt or SMI# upon the completion of the command.


### 7.2.3 Host Command Register (HCMD)—Offset 3h

**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<b>Host Command Register (HCMD):</b> This eight bit field is transmitted by the host controller in the command field of the SMB protocol during the execution of any command.

### 7.2.4 Transmit Slave Address Register (TSA)—Offset 4h

This register is transmitted by the host controller in the slave address field of the SMB protocol. This is the address of the target.

**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
7:1	0h RW	<b>ADDRESS (ADDR):</b> 7-bit address of the targeted slave. Note: Writes to TSA values of A0h - AEh are blocked depending on the setting of the SPD write disable bit in HCFG - HostConfiguration.
0	0h RW	<b>RW (RW):</b> Direction of the host transfer. 1 = read, 0 = write


### 7.2.5 Data 0 Register (HD0)—Offset 5h

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<b>DATA0/COUNT (DATA0_COUNT):</b> This field contains the eight bit data sent in the DATA0 field of the SMB protocol. For block write commands, this register reflects the number of bytes to transfer. This register should be programmed to a value between 1 and 32 for block counts. A count of 0 or a count above 32 will result in unpredictable behavior. The host controller does not check or log illegal block counts.



### 7.2.6 Data 1 Register (HD1)—Offset 6h

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<b>DATA1 (DATA1):</b> This eight bit register is transmitted in the DATA1 field of the SMB protocol during the execution of any command.


## 7.2.7 Host Block Data (HBD)—Offset 7h

### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<p><b>Block Data (BDTA):</b> This is either a register, or a pointer into a 32- byte block array, depending upon whether the E32B bit is set in the Auxiliary Control register. When the E32B bit is cleared, this is a register containing a byte of data to be sent on a block write or read from on a block read, just as it behaved on the INTEL PCH. When the E32B bit is set, reads and writes to this register are used to access the 32-byte block data storage array. An internal index pointer is used to address the array, which is reset to 0 by reading the HCTL register (offset 02h). The index pointer then increments automatically upon each access to this register. The transfer of block data into (read) or out of (write) this storage array during an SMBus transaction always starts at index address 0. When the E2B bit is set, for writes, software will write up to 32- bytes to this register as part of the setup for the command. After the Host Controller has sent the Address, Command, and Byte Count fields, it will send the bytes in the SRAM pointed to by this register. When the E2B bit is cleared for writes, software will place a single byte in this register. After the host controller has sent the address, command, and byte count fields, it will send the byte in this register. If there is more data to send, software will write the next series of bytes to the SRAM pointed to by this register and clear the DONE_STS bit. The controller will then send the next byte. During the time between the last byte being transmitted to the next byte being transmitted, the controller will insert waitstates on the interface. When the E2B bit is set for reads, after receiving the byte count into the Data0 register, the first series of data bytes go into the SRAM pointed to by this register. If the byte count has been exhausted or the 32-byte SRAM has been filled, the controller will generate an SMI# or interrupt (depending on configuration) and set the DONE_STS bit. Software will then read the data. During the time between when the last byte is read from the SRAM to when the DONE_STS bit is cleared, the controller will insert waitstates on the interface.</p>


### 7.2.8 Packet Error Check Data Register (PEC)—Offset 8h


**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<b>PEC_DATA (PEC_DATA):</b> This 8-bit register is written with the SMBus PEC data prior to a write transaction. For read transactions, the PEC data is loaded from the SMBus into this register and is then read by software. Software must ensure that the INUSE_STS bit is properly maintained to avoid having this field over-written by a write transaction following a read transaction.

### 7.2.9 Receive Slave Address Register (RSA)—Offset 9h

**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 44h



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:0	44h RW	<b>SLAVE_ADDR[6:0] (SA_6_0):</b> This field is the slave address that the Intel PCH decodes for read and write cycles. The default is not 0 so that it can respond even before the CPU comes up (or if the CPU is dead). This register is reset by RSMRST#, but not by PLTRST#.


### 7.2.10 Slave Data Register (SD)—Offset Ah

**Access Method**

**Type:** IO Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RW	<b>SLAVE_DATA[15:0] (SD_15_0):</b> This field is the 16-bit data value written by the external SMBus master. The CPU can then read the value from this register. This register is reset by RSMRST#, but not by PLTRST#. SLAVE_DATA(7:0) corresponds to the Data Message Byte 0 at Slave Write Register 4 in the table. SLAVE_(15:8) corresponds to the Data Message Byte 1 at Slave Write Register 5 in the table.

### 7.2.11 Auxiliary Status (AUXS)—Offset Ch


All bits in this register are in the core well.

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:5	0h RO	Reserved.
4	0h RO	<b>Reserved</b>
3	0h RO	<b>Reserved</b>



Bit Range	Default and Access	Field Name (ID): Description
2	0h RO	<b>Reserved</b>
1	0h RO	Reserved.
0	0h RW/1C	<b>CRC Error (CRCE):</b> This bit is set if a received message contained a CRC error. When this bit is set, the DERR bit of the host status register will also be set. This bit will be set by the controller if a software abort occurs in the middle of the CRC portion of the cycle or an abort happens after Intel PCH has received the final data bit transmitted by external slave.

### 7.2.12 Auxiliary Control (AUXC)—Offset Dh


All bits in this register are in the resume well.

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:2	0h RO	Reserved.
1	0h RW	<b>Enable 32-byte Buffer (E32B):</b> When set, the Host Block Data register is a pointer into a 32-byte buffer, as opposed to a single register. This enables the block commands to transfer or receive up to 32-bytes before the Intel PCH generates an interrupt.
0	0h RW	<b>Automatically Append CRC (AAC):</b> When set, the Intel PCH will automatically append the CRC. This bit must not be changed during SM Bus transactions, or undetermined behavior will result. It should be programmed only once during the lifetime of the function.

### 7.2.13 SMLINK\_PIN\_CTL Register (SMLC)—Offset Eh

Note: This register is in the resume well and is reset by RSMRST#

#### Access Method



**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 4h

7	0	0	0	4	0	1	0	0
RSVD				SMLINK_CLK_CTL		SMLINK1_CUR_STS		SMLINK0_CUR_STS

Bit Range	Default and Access	Field Name (ID): Description
7:3	0h RO	Reserved.
2	1h RW	<b>SMLINK_CLK_CTL (SMLINK_CLK_CTL):</b> 0 = Intel PCH will drive the SMLINK(0) pin low, independent of what the other SMLINK logic would otherwise indicate for the SMLINK(0) pin. 1 = The SMLINK(0) pin is Not overdriven low. The other SMLINK logic controls the state of the pin.
1	0h RO	<b>SMLINK[1]_CUR_STS (SMLINK1_CUR_STS):</b> This bit has a default value that is dependent on an external signal level. This returns the value on the SMLINK(1) pin. It will be 1 to indicate high, 0 to indicate low. This allows software to read the current state of the pin.
0	0h RO	<b>SMLINK[0]_CUR_STS (SMLINK0_CUR_STS):</b> This bit has a default value that is dependent on an external signal level. This returns the value on the SMLINK(0) pin. It will be 1 to indicate high, 0 to indicate low. This allows software to read the current state of the pin.

### 7.2.14 SMBUS\_PIN\_CTL Register (SMBC)—Offset Fh

Note: This register is in the resume well and is reset by RSMRST#

**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 4h



7	4	0
0 0 0 0	0	1 0 0
RSVD		SMBCLK_CTL SMBDATA_CUR_STS SMBCLK_CUR_STS

Bit Range	Default and Access	Field Name (ID): Description
7:3	0h RO	Reserved.
2	1h RW	<b>SMBCLK_CTL (SMBCLK_CTL):</b> 0 = Intel PCH will drive the SMBCLK pin low, independent of what the other SMB logic would otherwise indicate for the SMBCLK pin. 1 = The SMBCLK pin is Not overdriven low. The other SMBus logic controls the state of the pin.
1	0h RO	<b>SMBDATA_CUR_STS (SMBDATA_CUR_STS):</b> This bit has a default value that is dependent on an external signal level. This returns the value on the SMBDATA pin. It will be 1 to indicate high, 0 to indicate low. This allows software to read the current state of the pin.
0	0h RO	<b>SMBCLK_CUR_STS (SMBCLK_CUR_STS):</b> This bit has a default value that is dependent on an external signal level. This returns the value on the SMBCLK pin. It will be 1 to indicate high, 0 to indicate low. This allows software to read the current state of the pin.

### 7.2.15 Slave Status Register (SSTS)—Offset 10h

All bits in this register are implemented in the 64 kHz clock domain. Therefore, software must poll the register until a write takes effect before assuming that a write has completed internally.

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h

7	4	0
0 0 0 0	0 0 0	0 0
RSVD		HNS





Bit Range	Default and Access	Field Name (ID): Description
7:1	0h RO	Reserved.
0	0h RW/1C	<b>HOST_NOTIFY_STS (HNS):</b> The Intel PCH sets this bit to a 1 when it has completely received a successful Host Notify Command on the SMBus pins. Software reads this bit to determine that the source of the interrupt or SMI# was the reception of the Host Notify Command. Software clears this bit after reading any information needed from the Notify address and data registers by writing a 1 to this bit. Note that the Intel PCH will allow the Notify Address and Data registers to be over-written once this bit has been cleared. When this bit is 1, the Intel PCH will NACK the first byte (host address) of any new Host Notify commands on the SMBus. Writing a 0 to this bit has no effect.

### 7.2.16 Slave Command Register (SCMD)—Offset 11h

All bits in this register are implemented in the 64 kHz clock domain. Therefore, software must poll the register until a write takes effect before assuming that a write has completed internally. Also, software must confirm the prior written value before writing to the register again.

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h

7			4				0
0	0	0	0	0	0	0	0
RSVD				SMB_D	HNW	HNI	



Bit Range	Default and Access	Field Name (ID): Description
7:3	0h RO	Reserved.
2	0h RW	<b>SMBALERT_DIS (SMB_D)</b> : Software sets this bit to 1 to block the generation of the interrupt or SMI# due to the SMBALERT# source. This bit is logically inverted and ANDed with the SMBALERT_STS bit. The resulting signal is distributed to the SMI# and/or interrupt generation logic. This bit does not effect the wake logic.
1	0h RW	<b>HOST_NOTIFY_WKEN (HNW)</b> : Software sets this bit to 1 to enable the reception of a Host Notify command as a wake event. When enabled this event is ORed in with the other SMBus wake events and is reflected in the SMB_WAK_STS bit of the General Purpose Event 0 Status register.
0	0h RW	<b>HOST_NOTIFY_INTREN (HNI)</b> : Software sets this bit to 1 to enable the generation of interrupt or SMI# when HOST_NOTIFY_STS is 1. This enable does not affect the setting of the HOST_NOTIFY_STS bit. When the interrupt is generated, either PIRQB or SMI# is generated, depending on the value of the SMB_SMI_EN bit (D31, F3, Off40h, B1). If the HOST_NOTIFY_STS bit is set when this bit is written to a 1, then the interrupt (or SMI#) will be generated. The interrupt (or SMI#) is logically generated by ANDing the STS and INTREN bits.

## 7.2.17 Notify Device Address Register (NDA)—Offset 14h

### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h

7	4	0
0	0	0
Dev_Addr		RSVD

Bit Range	Default and Access	Field Name (ID): Description
7:1	0h RW	<b>DEVICE_ADDRESS (Dev_Addr)</b> : This field contains the 7-bit device address received during the Host Notify protocol of the SMBus 2.0 specification. Software should only consider this field valid when the HOST_NOTIFY_STS bit is set to 1.
0	0h RO	Reserved.




### 7.2.18 Notify Data Low Byte Register (NDLB)—Offset 16h

#### Access Method

Type: IO Register  
(Size: 8 bits)

Device: 31  
Function: 4

Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>DATA_LOW_BYTE (DLB):</b> This field contains the first (low) byte of data received during the Host Notify protocol of the SMBus 2.0 specification. Software should only consider this field valid when the HOST_NOTIFY_STS bit is set to 1.


### 7.2.19 Notify Data High Byte Register (NDHB)—Offset 17h

#### Access Method

Type: IO Register  
(Size: 8 bits)

Device: 31  
Function: 4

Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>DATA_HIGH_BYTE (DHB):</b> This field contains the second (high) byte of data received during the Host Notify protocol of the SMBus 2.0 specification. Software should only consider this field valid when the HOST_NOTIFY_STS bit is set to 1.

## 7.3 SMBus PCR Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset). The offsets are DWORD aligned byte addresses.



**Table 7-3. Summary of SMBus PCR Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	TCO Configuration (TCOCFG)—Offset 0h	0h
Ch	Fh	General Control (GC)—Offset Ch	0h
10h	13h	Power Control Enable (PCE)—Offset 10h	9h


### 7.3.1 TCO Configuration (TCOCFG)—Offset 0h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.







# 8 SPI Interface (D31:F5)

## 8.1 SPI Configuration Registers Summary

Table 8-1. Summary of SPI Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Device ID and Vendor ID (BIOS_SPI_DID_VID)—Offset 0h	9D248086h
4h	7h	Status and Command (BIOS_SPI_STS_CMD)—Offset 4h	400h
8h	Bh	Revision ID (BIOS_SPI_CC_RID)—Offset 8h	0h
Ch	Fh	BIST, Header Type, Latency Timer, Cache Line Size (BIOS_SPI_BIST_HTYPE_LT_CLS)—Offset Ch	0h
10h	13h	SPI BAR0 MMIO (BIOS_SPI_BAR0)—Offset 10h	0h
D0h	D3h	SPI Unsupported Request Status (BIOS_SPI_UR_STS_CTL)—Offset D0h	0h
D8h	DBh	BIOS Decode Enable (BIOS_SPI_BDE)—Offset D8h	FFCFh
DCh	DFh	BIOS Control (BIOS_SPI_BC)—Offset DCh	28h


### 8.1.1 Device ID and Vendor ID (BIOS\_SPI\_DID\_VID)—Offset 0h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5


**Default:** 9D248086h



Bit Range	Default and Access	Field Name (ID): Description
31:16	9D24h RO/V	<b>Device Identification (DID):</b> Identifier for the SPI Flash Controller in Host Root Space.
15:0	8086h RO	<b>Vendor Identification (VID):</b> This field identifies the manufacturer of the device. 0x8086 indicates Intel

### 8.1.2 Status and Command (BIOS\_SPI\_STS\_CMD)—Offset 4h

**Access Method**



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 400h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
DPE	SSE	RMA	RTA	STA	DEVT	MDPE	FBTBC	RSVD
						MCAP	CAPL	INTS
								RSVD
								INTD
								FBTBEN
								SERREN
								RSVD
								PERRR
								VGAPS
								MWRIEN
								SPCYC
								BME
								MSE
								IOSE

Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/1C/V	<b>Detected Parity Error (DPE):</b> Detected Parity Error (DPE)
30	0h RW/1C/V	<b>Signaled System Error (SSE):</b> Signaled System Error (SSE)
29	0h RO	<b>Received Master Abort (RMA):</b> Received Master Abort(RMA)
28	0h RO	<b>Received Target Abort (RTA):</b> Received Target Abort(RTA)
27	0h RW/1C/V	<b>Signaled Target Abort (STA):</b> Signaled Target Abort(STA)
26:25	0h RO	<b>Devsel Timing (DEVT):</b> Devsel Timing (DEVT)
24	0h RO	<b>Master Data Parity Error (MDPE):</b> Master Data Parity Error (MDPE)
23	0h RO	<b>Fast Back to Back Capable (FBTBC):</b> Fast Back to Back Capable (FBTBC)
22	0h RO	Reserved.
21	0h RO	<b>66 MHz Capable (MCAP):</b> Not 66MHz Capable Device
20	0h RO	<b>Capabilities List (CAPL):</b> Capabilities List
19	0h RO	<b>Interrupt Status (INTS):</b> Interrupt Status
18:11	0h RO	Reserved.
10	1h RO	<b>Interrupt Disable (INTD):</b> Interrupt Disable
9	0h RO	<b>Fast Back to Back Enable (FBTBEN):</b> Fast Back to Back Enable
8	0h RW	<b>System Error Enable (SERREN):</b> System Error Enable





Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6	0h RW	<b>Parity Error Response (PERRR):</b> Parity Error Response
5	0h RO	<b>VGA Palette Snoop (VGAPS):</b> VGA Palette Snoop
4	0h RO	<b>Memory Write and Invalidate Enable (MWRIEN):</b> Memory Write and Invalidate Enable.
3	0h RO	<b>Special Cycles (SPCYC):</b> Special Cycles
2	0h RW	<b>Bus Master Enable (BME):</b> Bus Master Enable
1	0h RW	<b>Memory Space Enable (MSE):</b> Memory Space Enable
0	0h RO	<b>IO Space Enable (IOSE):</b> IO Space Enable


### 8.1.3 Revision ID (BIOS\_SPI\_CC\_RID)—Offset 8h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Base Class Code (BCC):</b> Base Class Code
23:16	0h RO	<b>Sub-Class Code (SCC):</b> Sub-Class Code
15:8	0h RO	<b>Programming Interface (PI):</b> Programming Interface
7:0	0h RO/V	<b>Revision ID (RID):</b> Revision ID (RID): Indicates the part revision.




### 8.1.4 BIST, Header Type, Latency Timer, Cache Line Size (BIOS\_SPI\_BIST\_HTYPE\_LT\_CLS)—Offset Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:16	0h RO	<b>Header Type (HTYPE):</b> Header Type
15:8	0h RO	<b>Latency Timer (LT):</b> Latency Timer
7:0	0h RO	<b>Cacheline Size (CLSZ):</b> Cacheline Size


### 8.1.5 SPI BAR0 MMIO (BIOS\_SPI\_BAR0)—Offset 10h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>Memory BAR (MEMBAR):</b> Software programs this register with the base address of the device's memory region. The Host/BIOS MMIO registers in the flash controller are offset from this BAR.
11:4	0h RO	<b>Memory Size (MEMSIZE):</b> Hardwired to 0 to indicate 4KB of memory space
3	0h RO	<b>Prefetchable (PREFETCH):</b> A device can mark a range as prefetchable if there are no side effects on reads, the device returns all bytes on reads regardless of the byte enables. Hardwired to 1 to indicate the device's memory space as prefetchable.
2:1	0h RO	<b>Type (TYP):</b> Hardwired to 0 to indicate that Base register is 32 bits wide and mapping can be done anywhere in the 32-bit Memory Space.
0	0h RO	<b>Memory Space Indicator (MEMSPACE):</b> Hardwired to 0 to identify a Memory BAR.


### 8.1.6 SPI Unsupported Request Status (BIOS\_SPI\_UR\_STS\_CTL)—Offset D0h

**Access Method**


**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
12	1h RW	<b>E0-E8 Enable (EE0):</b> E0-E8 Enable (EE0): Enables decoding of 512K of the following BIOS range: Data space: FFE00000h - FFE7FFFFh
11	1h RW	<b>D8-DF Enable (ED8):</b> D8-DF Enable (ED8): Enables decoding of 512K of the following BIOS range: Data space: FFD80000h - FFDFFFFFFh
10	1h RW	<b>D0-D7 Enable (ED0):</b> D0-D7 Enable (ED0): Enables decoding of 512K of the following BIOS range: Data space: FFD00000h - FFD7FFFFh
9	1h RW	<b>C8-CF Enable (EC8):</b> C8-CF Enable (EC8): Enables decoding of 512K of the following BIOS range: Data space: FFC80000h - FFCFFFFFFh
8	1h RW	<b>C0-C7 Enable (EC0):</b> C0-C7 Enable (EC0): Enables decoding of 512K of the following BIOS range: Data space: FFC00000h - FFC7FFFFh
7	1h RW	<b>Legacy F Segment Enable (LFE):</b> Legacy F Segment Enable (LFE): This enables the decoding of the legacy 64KB range at F0000h - FFFFFh
6	1h RW	<b>Legacy E Segment Enable (LEE):</b> Legacy E Segment Enable (LFE): This enables the decoding of the legacy 64KB range at E0000h - EFFFFh
5:4	0h RO	Reserved.
3	1h RW	<b>70-7F Enable (E70):</b> 70-7F Enable (E70): Enables decoding of 1MB of the following BIOS range: Data space: FF700000h - FF7FFFFFFh
2	1h RW	<b>60-6F Enable (E60):</b> 60-6F Enable (E60): Enables decoding of 1MB of the following BIOS range: Data space: FF600000h - FF6FFFFFFh
1	1h RW	<b>50-5F Enable (E50):</b> 50-5F Enable (E50): Enables decoding of 1MB of the following BIOS range: Data space: FF500000h - FF5FFFFFFh
0	1h RW	<b>40-4F Enable (E40):</b> 40-4F Enable (E40): Enables decoding of 1MB of the following BIOS range: Data space: FF400000h - FF4FFFFFFh



### 8.1.8 BIOS Control (BIOS\_SPI\_BC)—Offset DCh

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 28h

3	2	2	2	1	1	8	4	0								
1	8	4	0	6	2											
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0	0 0 1 0	1 0 0 0								
RSVD						ASE_BWP	SPI_ASYNC_SS	OSFH	SPI_SYNC_SS	BILD	BBS	EISS	TSS	SRC	LE	WPD

Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11	0h RW/L	<b>Async SMI Enable for BIOS Write Protection (ASE_BWP):</b> When set to '1' the flash controller will generate an SMI when it blocks a BIOS write or erase due to WPD = 0. The value in this field can be written by software as long as the BIOS Interface Lock-Down (BILD) is not set.
10	0h RO/V	<b>Asynchronous SMI Status (SPI_ASYNC_SS):</b> Status indication that the SPI Flash Controller has asserted an asynchronous SMI. Hardware clears the bit when it sends the De-assert SMI message. 0 : default state 1 : SPI flash controller asserted asynchronous SMI
9	0h RO	<b>OS Function Hide (OSFH):</b> This bit controls read access to SPI's Device ID, Vendor ID PCI Config register. This bit does not affect access to any other PCI Config registers. This bit is locked with BILD. Trusted BIOS must set this bit prior to starting the OS. 0 : DeviceID, VendorID can be read 1 : reads to Device ID, Vendor ID return invalid data
8	0h RO/V	<b>Synchronous SMI Status (SPI_SYNC_SS):</b> Status indication that the SPI Flash Controller has asserted a synchronous SMI. Hardware clears the bit when it sends the De-assert Synchronous SMI message. 0 : default state 1 : SPI flash controller asserted Synchronous SMI
7	0h RW/L	<b>BIOS Interface Lock-Down (BILD):</b> When set, prevents TS and BBS from being changed. This bit can only be written from 0 to 1 once.



Bit Range	Default and Access	Field Name (ID): Description
6	0h RW/V/L	<b>Boot BIOS Strap (BBS):</b> This field determines the destination of accesses to the BIOS memory range. 0 = SPI 1 = LPC When SPI or LPC is selected, the range that is decoded is further qualified by BIOS Decode Enable. The value in this field can be overwritten by software as long as the BIOS Interface Lock-Down (BILD) is not set
5	1h RW/L	<b>Enable InSMM.STS (EISS):</b> When this bit is set, the BIOS region is not writable until the CPU sets the InSMM.STS bit. If this bit [5] is set, then WPD must be a '1' and InSMM.STS(0xFED3_0880[0]) must be '1' also in order to write to BIOS region of SPI Flash. If this bit [5] is clear, then the InSMM.STS is a don't care. This bit is locked by LE
4	0h RO/V	<b>Top Swap Status (TSS):</b> This bit provides a read-only path to view the state of the Top Swap bit. It is duplicated here to be consistent with the LPC version of the BC register.
3:2	2h RW	<b>SPI Read Configuration (SRC):</b> These bits are located in PCI Config space to allow them to be set early in the boot flow. This 2-bit field controls two policies related to BIOS reads on the SPI interface: Bit 3- Prefetch Enable Bit 2- Cache Disable Settings are summarized below: 00 = No prefetching, but caching enabled. Direct Memory reads load the read buffer cache with valid data, allowing repeated reads to the same range to complete quickly 01 = No prefetching and no caching. One-to-one correspondence of host BIOS reads to SPI cycles. This value can be used to invalidate the cache. 10 = Prefetching and Caching enabled. This mode is used for long sequences of short reads to consecutive addresses (i.e. shadowing) 11 = Illegal. Caching must be enabled when Prefetching is enabled.
1	0h RW/L	<b>Lock Enable (LE):</b> When set, setting the WPD bit will cause SMI. When cleared, setting the WPD bit will not cause SMI. Once set, this bit can only be cleared by a PLTRST#. When this bit is set, EISS - bit [5] of this register is locked down.
0	0h RW	<b>Write Protect Disable (WPD):</b> When set, access to the BIOS space is enabled for both read and write cycles to BIOS. When cleared, only read cycles are permitted to the FWH or SPI flash. When this bit is written from a '0' to a '1' and the LE bit is also set, an SMI# is generated. This ensures that only SMM code can update BIOS.



## 8.2 SPI Memory Mapped Registers Summary

The SPI memory mapped registers are accessed based upon offsets from SPI\_BAR0 (in PCI config SPI\_BAR0 register).

**Table 8-2. Summary of SPI Memory Mapped Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	SPI BIOS MMIO PRI (BIOS_BFPREG)—Offset 0h	0h
4h	7h	Hardware Sequencing Flash Status and Control (BIOS_HSFSTS_CTL)—Offset 4h	2000h
8h	Bh	Flash Address (BIOS_FADDR)—Offset 8h	0h
Ch	Fh	Discrete Lock Bits (BIOS_DLOCK)—Offset Ch	0h
10h	13h	Flash Data 0 (BIOS_FDATA0)—Offset 10h	0h
14h	17h	Flash Data 1 (BIOS_FDATA1)—Offset 14h	0h
18h	1Bh	Flash Data 2 (BIOS_FDATA2)—Offset 18h	0h
1Ch	1Fh	Flash Data 3 (BIOS_FDATA3)—Offset 1Ch	0h
20h	23h	Flash Data 4 (BIOS_FDATA4)—Offset 20h	0h
24h	27h	Flash Data 5 (BIOS_FDATA5)—Offset 24h	0h
28h	2Bh	Flash Data 6 (BIOS_FDATA6)—Offset 28h	0h
2Ch	2Fh	Flash Data 7 (BIOS_FDATA7)—Offset 2Ch	0h
30h	33h	Flash Data 8 (BIOS_FDATA8)—Offset 30h	0h
34h	37h	Flash Data 9 (BIOS_FDATA9)—Offset 34h	0h
38h	3Bh	Flash Data 10 (BIOS_FDATA10)—Offset 38h	0h
3Ch	3Fh	Flash Data 11 (BIOS_FDATA11)—Offset 3Ch	0h
40h	43h	Flash Data 12 (BIOS_FDATA12)—Offset 40h	0h
44h	47h	Flash Data 13 (BIOS_FDATA13)—Offset 44h	0h
48h	4Bh	Flash Data 14 (BIOS_FDATA14)—Offset 48h	0h
4Ch	4Fh	Flash Data 15 (BIOS_FDATA15)—Offset 4Ch	0h
50h	53h	Flash Region Access Permissions (BIOS_FRACC)—Offset 50h	42C2h
54h	57h	Flash Region 0 (BIOS_FREG0)—Offset 54h	7FFFh
58h	5Bh	Flash Region 1 (BIOS_FREG1)—Offset 58h	7FFFh
5Ch	5Fh	Flash Region 2 (BIOS_FREG2)—Offset 5Ch	7FFFh
60h	63h	Flash Region 3 (BIOS_FREG3)—Offset 60h	7FFFh
64h	67h	Flash Region 4 (BIOS_FREG4)—Offset 64h	7FFFh
68h	6Bh	Flash Region 5 (BIOS_FREG5)—Offset 68h	7FFFh
84h	87h	Flash Protected Range 0 (BIOS_FPR0)—Offset 84h	0h
88h	8Bh	Flash Protected Range 1 (BIOS_FPR1)—Offset 88h	0h
8Ch	8Fh	Flash Protected Range 2 (BIOS_FPR2)—Offset 8Ch	0h
90h	93h	Flash Protected Range 3 (BIOS_FPR3)—Offset 90h	0h
94h	97h	Flash Protected Range 4 (BIOS_FPR4)—Offset 94h	0h
98h	9Bh	Global Protected Range 0 (BIOS_GPR0)—Offset 98h	0h
B0h	B3h	Secondary Flash Region Access Permissions (BIOS_SFRACC)—Offset B0h	0h
B4h	B7h	Flash Descriptor Observability Control (BIOS_FDOC)—Offset B4h	0h





Table 8-2. Summary of SPI Memory Mapped Registers (Continued)

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
B8h	BBh	Flash Descriptor Observability Data (BIOS_FDOD)—Offset B8h	0h
C0h	C3h	Additional Flash Control (BIOS_AFC)—Offset C0h	0h
C4h	C7h	Vendor Specific Component Capabilities for Component 0 (BIOS_SFDP0_VSCC0)—Offset C4h	2000h
C8h	CBh	Vendor Specific Component Capabilities for Component 1 (BIOS_SFDP1_VSCC1)—Offset C8h	2000h
CCh	CFh	Parameter Table Index (BIOS_PTINX)—Offset CCh	0h
D0h	D3h	Parameter Table Data (BIOS_PTDATA)—Offset D0h	0h
D4h	D7h	SPI Bus Requester Status (BIOS_SBRS)—Offset D4h	0h


### 8.2.1 SPI BIOS MMIO PRI (BIOS\_BFPREG)—Offset 0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	Reserved.
30:16	0h RO/V	<b>BIOS Flash Primary Region Limit (PRL):</b> This specifies address bits 26:12 for the Primary Region Limit. The value in this register is loaded from the contents in the Flash Descriptor.FLREG1.Region Limit, or the Flash Descriptor.FLREG6.Region Limit depending on the BFPREG.SBRS bit.
15	0h RO	Reserved.
14:0	0h RO/V	<b>BIOS Flash Primary Region Base (PRB):</b> This specifies address bits 26:12 for the Primary Region Base. The value in this register is loaded from the contents in the Flash Descriptor.FLREG1.Region Base, or the Flash Descriptor.FLREG6.Region Base depending on the BFPREG.SBRS bit.





Bit Range	Default and Access	Field Name (ID): Description
20:17	0h RW	<p><b>FLASH Cycle (FCYCLE):</b> This field defines the Flash SPI cycle type generated to the FLASH when the FGO bit is set as defined below:</p> <ul style="list-style-type: none"> <li>0 Read (1 up to 64 bytes by setting FDBC)</li> <li>1 Reserved</li> <li>2 Write (1 up to 64 bytes by setting FDBC)</li> <li>3 4k Block Erase</li> <li>4 64k Sector erase</li> <li>5 Read SFDP</li> <li>6 Read JEDEC ID</li> <li>7 write status</li> <li>8 read status</li> <li>9 RPMC Op1</li> <li>A RPMC Op2</li> </ul> <p>Flash controller hardware automatically inserts a write enable opcode prior to Write and erase operations. Hardware automatically polls for device not-busy using read status after write and erase operations.</p> <p>If the device does not support 64k erase size (or if it doesn't support SFDP) then only 4k is allowed.</p> <p>Note: if reserved 1 is programmed to this field, flash controller will handle it as if it is 0 (Read)</p>
16	0h RW/1S/V	<p><b>Flash Cycle Go (FGO):</b> A write to this register with a 1 in this bit initiates a request to the Flash SPI Arbiter to start a cycle. This register is cleared by hardware when the cycle is granted by the SPI arbiter to run the cycle on the SPI bus. When the cycle is complete, the FDONE bit is set.</p> <p>Software is forbidden to write to any register in the HSFLCTL register between the FGO bit getting set and the FDONE bit being cleared. Any attempt to violate this rule will be ignored by hardware.</p> <p>Hardware allows other bits in this register to be programmed for the same transaction when writing this bit to 1. This saves an additional memory write.</p> <p>This bit always returns 0 on reads.</p>
15	0h RW/L	<p><b>Flash Configuration Lock-Down (FLOCKDN):</b> When set to 1, those Flash Program Registers that are locked down by this FLOCKDN bit cannot be written.</p> <p>Once set to 1, this bit can only be cleared by a hardware reset.</p>
14	0h RO/V	<p><b>Flash Descriptor Valid (FDV):</b> This bit is set to a 1 if the Flash Controller read the correct Flash Descriptor Signature.</p> <p>If the Flash Descriptor Valid bit is not 1, software cannot use the Hardware Sequencing registers, but must use the software sequencing registers. Any attempt to use the Hardware Sequencing registers will result in the FCERR bit being set</p>
13	1h RO/V	<p><b>Flash Descriptor Override Pin-Strap Status (FDOPSS):</b> This register reflects the value the Flash Descriptor Override Pin-Strap.</p> <ul style="list-style-type: none"> <li>'1': No override</li> <li>'0': The Flash Descriptor Override strap is set</li> </ul>



Bit Range	Default and Access	Field Name (ID): Description
12	0h RW/L	<b>PRR3 PRR4 Lock-Down (PRR34_LOCKDN):</b> When set to 1, the BIOS PRR3 and PRR4 registers cannot be written. Once set to 1, this bit can only be cleared by a hardware reset.
11	0h RW/L	<b>Flash Configuration Lock-Down (WRSDIS):</b> 0 = Write status operation may be issued using Hardware Sequencing. 1 = Write status is not allowed as a Hardware Sequencing operation. The flash controller will block the operation and set the FCERR bit when software sets the 'go' bit. This bit is locked when FLOCKDN is set.
10:6	0h RO	Reserved.
5	0h RO/V	<b>SPI Cycle In Progress (H_SCIP):</b> Hardware sets this bit when software sets the Flash Cycle Go (FGO) bit in the Hardware Sequencing Flash Control register. This bit remains set until the cycle completes on the SPI interface. Hardware automatically sets and clears this bit so that software can determine when read data is valid and/or when it is safe to begin programming the next command. Software must only program the next command when this bit is 0.
4:3	0h RO	Reserved.
2	0h RW/1C/V	<b>Access Error Log (H_AEL):</b> Hardware sets this bit to a 1 when an attempt was made to access the BIOS region using the direct access method or an access to the BIOS Program Registers that violated the security restrictions. This bit is simply a log of an access security violation. This bit is cleared by software writing a '1'.
1	0h RW/1C/V	<b>Flash Cycle Error (FCERR):</b> Hardware sets this bit to 1 when a program register access is blocked to the FLASH due to one of the protection policies or when any of the programmed cycle registers is written while a programmed access is already in progress. This bit remains asserted until cleared by software writing a 1 or until hardware reset occurs. Software must clear this bit before setting the FLASH Cycle GO bit in this register.
0	0h RW/1C/V	<b>Flash Cycle Done (FDONE):</b> The PCH sets this bit to 1 when the SPI Cycle completes after software previously set the FGO bit. This bit remains asserted until cleared by software writing a 1 or hardware reset. When this bit is set and the SPI SMI# Enable bit is set, an internal signal is asserted to the SMI# generation block. Software must make sure this bit is cleared prior to enabling the SPI SMI# assertion for a new programmed access.

### 8.2.3 Flash Address (BIOS\_FADDR)—Offset 8h

#### Access Method



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD				FLA				

Bit Range	Default and Access	Field Name (ID): Description
31:27	0h RO	Reserved.
26:0	0h RW	<b>Flash Linear Address (FLA):</b> The FLA is the starting byte linear address of a SPI Read or Write cycle or an address within a Block for the Block Erase command. The Flash Linear Address must fall within a region for which BIOS has access permissions. Hardware must convert the FLA into a Flash Physical Address (FPA) before running this cycle on the SPI bus.

### 8.2.4 Discrete Lock Bits (BIOS\_DLOCK)—Offset Ch


**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD				SSEQLOCKDN	SPARE1	SPARE2	SPARE3	PR4LOCKDN
				PR3LOCKDN	PR2LOCKDN	PR1LOCKDN	PR0LOCKDN	SPARE4
				SPARE5	SPARE6	SPARE7	SBMRAGLOCKDN	SBMWAGLOCKDN
				BMRAGLOCKDN	BMWAGLOCKDN			



Bit Range	Default and Access	Field Name (ID): Description
31:17	0h RO	Reserved.
16	0h RW/L	<b>SSEQ Lock-Down (SSEQLOCKDN)</b>
15	0h RW/L	<b>Spare1 (SPARE1)</b>
14	0h RW/L	<b>Spare2 (SPARE2)</b>
13	0h RW/L	<b>Spare3 (SPARE3)</b>
12	0h RW/L	<b>PR4 Lock-Down (PR4LOCKDN)</b>
11	0h RW/L	<b>PR3 Lock-Down (PR3LOCKDN)</b>
10	0h RW/L	<b>PR2 Lock-Down (PR2LOCKDN)</b>
9	0h RW/L	<b>PR1 Lock-Down (PR1LOCKDN)</b>
8	0h RW/L	<b>PR0 Lock-Down (PR0LOCKDN)</b>
7	0h RW/L	<b>Spare4 (SPARE4)</b>
6	0h RW/L	<b>Spare5 (SPARE5)</b>
5	0h RW/L	<b>Spare6 (SPARE6)</b>
4	0h RW/L	<b>Spare7 (SPARE7)</b>
3	0h RW/L	<b>SBMRAG Lock-Down (SBMRAGLOCKDN)</b>
2	0h RW/L	<b>SBMWAG Lock-Down (SBMWAGLOCKDN)</b>
1	0h RW/L	<b>BMRAG Lock-Down (BMRAGLOCKDN)</b>
0	0h RW/L	<b>BMWAG Lock-Down (BMWAGLOCKDN)</b>


## 8.2.5 Flash Data 0 (BIOS\_FDATA0)—Offset 10h

### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Flash Data 0 (FD0):</b> This field is shifted out as the SPI Data on the Master-Out Slave-In Data pin during the data portion of the SPI cycle.</p> <p>This register also shifts in the data from the Master-In Slave-Out pin into this register during the data portion of the SPI cycle. The data is always shifted starting with the least significant byte, msb to lsb, followed by the next least significant byte, msb to lsb, etc. Specifically, the shift order on SPI in terms of bits within this register is: 7-6-5-4-3-2-1-0-15-14-13-...8-23-22-...16-31...24.</p> <p>Bit 24 is the last bit shifted out/in. There are no alignment assumptions; byte 0 always represents the value specified by the cycle address.</p> <p>Note that the data in this register may be modified by the hardware during any programmed SPI transaction. Direct Memory Reads do not modify the contents of this register.</p>


### 8.2.6 Flash Data 1 (BIOS\_FDATA1)—Offset 14h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<p><b>Flash Data 1 (FD1):</b> Flash Data 1 (FD1): Similar definition as Flash Data 0. However, this register does not begin shifting until FD0 has completely shifted in/out.</p>




### 8.2.7 Flash Data 2 (BIOS\_FDATA2)—Offset 18h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Flash Data 2 (FD2):</b> Flash Data 2 (FD2): Similar definition as Flash Data 0. However, this register does not begin shifting until FD1 has completely shifted in/out.


### 8.2.8 Flash Data 3 (BIOS\_FDATA3)—Offset 1Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Flash Data 3 (FD3):</b> Flash Data 3 (FD3): Similar definition as Flash Data 0. However, this register does not begin shifting until FD2 has completely shifted in/out.

### 8.2.9 Flash Data 4 (BIOS\_FDATA4)—Offset 20h

**Access Method**






**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Flash Data 4 (FD4):</b> Flash Data 4 (FD4): Similar definition as Flash Data 0. However, this register does not begin shifting until FD3 has completely shifted in/out.


### 8.2.10 Flash Data 5 (BIOS\_FDATA5)—Offset 24h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Flash Data 5 (FD5):</b> Flash Data 5 (FD5): Similar definition as Flash Data 0. However, this register does not begin shifting until FD4 has completely shifted in/out.

### 8.2.11 Flash Data 6 (BIOS\_FDATA6)—Offset 28h


**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Flash Data 6 (FD6):</b> Flash Data 6 (FD6): Similar definition as Flash Data 0. However, this register does not begin shifting until FD5 has completely shifted in/out.


### 8.2.12 Flash Data 7 (BIOS\_FDATA7)—Offset 2Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Flash Data 7 (FD7):</b> Flash Data 7 (FD7): Similar definition as Flash Data 0. However, this register does not begin shifting until FD6 has completely shifted in/out.


### 8.2.13 Flash Data 8 (BIOS\_FDATA8)—Offset 30h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Flash Data 8 (FD8):</b> Flash Data 8 (FD8): Similar definition as Flash Data 0. However, this register does not begin shifting until FD7 has completely shifted in/out.


### 8.2.14 Flash Data 9 (BIOS\_FDATA9)—Offset 34h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Flash Data 9 (FD9):</b> Flash Data 9 (FD9): Similar definition as Flash Data 0. However, this register does not begin shifting until FD8 has completely shifted in/out.


### 8.2.15 Flash Data 10 (BIOS\_FDATA10)—Offset 38h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Flash Data 10 (FD10):</b> Flash Data 10 (FD10): Similar definition as Flash Data 0. However, this register does not begin shifting until FD9 has completely shifted in/out.


### 8.2.16 Flash Data 11 (BIOS\_FDATA11)—Offset 3Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Flash Data 11 (FD11):</b> Flash Data 11 (FD11): Similar definition as Flash Data 0. However, this register does not begin shifting until FD10 has completely shifted in/out.


### 8.2.17 Flash Data 12 (BIOS\_FDATA12)—Offset 40h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Flash Data 12 (FD12):</b> Flash Data 12 (FD12): Similar definition as Flash Data 0. However, this register does not begin shifting until FD11 has completely shifted in/out.


### 8.2.18 Flash Data 13 (BIOS\_FDATA13)—Offset 44h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Flash Data 13 (FD13):</b> Flash Data 13 (FD13): Similar definition as Flash Data 0. However, this register does not begin shifting until FD12 has completely shifted in/out.


### 8.2.19 Flash Data 14 (BIOS\_FDATA14)—Offset 48h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Flash Data 14 (FD14):</b> Flash Data 14 (FD14): Similar definition as Flash Data 0. However, this register does not begin shifting until FD13 has completely shifted in/out.


### 8.2.20 Flash Data 15 (BIOS\_FDATA15)—Offset 4Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Flash Data 15 (FD15):</b> Flash Data 15 (FD15): Similar definition as Flash Data 0. However, this register does not begin shifting until FD14 has completely shifted in/out.

### 8.2.21 Flash Region Access Permissions (BIOS\_FRACC)—Offset 50h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 42C2h






### 8.2.22 Flash Region 0 (BIOS\_FREG0)—Offset 54h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 7FFFh



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	Reserved.
30:16	0h RO/V	<b>Region Limit (RL):</b> Region Limit (RL) : This specifies address bits 26:12 for the Region 0 Limit. The value in this register is loaded from the contents in the Flash Descriptor.FLREG0.Region Limit
15	0h RO	Reserved.
14:0	7FFFh RO/V	<b>Region Base (RB):</b> Region Base (RB) : This specifies address bits 26:12 for the Region 0 Base. The value in this register is loaded from the contents in the Flash Descriptor.FLREG0.Region Base


### 8.2.23 Flash Region 1 (BIOS\_FREG1)—Offset 58h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 7FFFh













### 8.2.28 Flash Protected Range 0 (BIOS\_FPR0)—Offset 84h


This register cannot be written when the FLOCKDN bit is set to 1.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h





### 8.2.29 Flash Protected Range 1 (BIOS\_FPR1)—Offset 88h


This register cannot be written when the FLOCKDN bit is set to 1.[]

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/L	<b>Write Protection Enable (WPE):</b> Write Protection Enable: When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:16	0h RW/L	<b>Protected Range Limit (PRL):</b> Protected Range Limit: This field corresponds to FLA address bits 26:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	0h RW/L	<b>Read Protection Enable (RPE):</b> Read Protection Enable: When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:0	0h RW/L	<b>Protected Range Base (PRB):</b> Protected Range Base: This field corresponds to FLA address bits 26:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.



### 8.2.30 Flash Protected Range 2 (BIOS\_FPR2)—Offset 8Ch


This register cannot be written when the FLOCKDN bit is set to 1.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/L	<b>Write Protection Enable (WPE):</b> Write Protection Enable: When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:16	0h RW/L	<b>Protected Range Limit (PRL):</b> Protected Range Limit: This field corresponds to FLA address bits 26:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	0h RW/L	<b>Read Protection Enable (RPE):</b> Read Protection Enable: When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:0	0h RW/L	<b>Protected Range Base (PRB):</b> Protected Range Base: This field corresponds to FLA address bits 26:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.



### 8.2.31 Flash Protected Range 3 (BIOS\_FPR3)—Offset 90h


This register cannot be written when the PRR34\_LOCKDN bit is set to 1

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/L	<b>Write Protection Enable (WPE):</b> Write Protection Enable: When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:16	0h RW/L	<b>Protected Range Limit (PRL):</b> Protected Range Limit: This field corresponds to FLA address bits 26:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	0h RW/L	<b>Read Protection Enable (RPE):</b> Read Protection Enable: When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:0	0h RW/L	<b>Protected Range Base (PRB):</b> Protected Range Base: This field corresponds to FLA address bits 26:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.



### 8.2.32 Flash Protected Range 4 (BIOS\_FPR4)—Offset 94h


This register cannot be written when the PRR34\_LOCKDN bit is set to 1

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/L	<b>Write Protection Enable (WPE):</b> Write Protection Enable: When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:16	0h RW/L	<b>Protected Range Limit (PRL):</b> Protected Range Limit: This field corresponds to FLA address bits 26:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	0h RW/L	<b>Read Protection Enable (RPE):</b> Read Protection Enable: When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:0	0h RW/L	<b>Protected Range Base (PRB):</b> Protected Range Base: This field corresponds to FLA address bits 26:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.





### 8.2.33 Global Protected Range 0 (BIOS\_GPR0)—Offset 98h


This register is initialized via softstraps. This protected range applies globally to all masters / flash requesters.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO/V	<b>Write Protection Enable (WPE):</b> Write Protection Enable: When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:16	0h RO/V	<b>Protected Range Limit (PRL):</b> Protected Range Limit: This field corresponds to FLA address bits 26:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	0h RO/V	<b>Read Protection Enable (RPE):</b> Read Protection Enable: When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:0	0h RO/V	<b>Protected Range Base (PRB):</b> Protected Range Base: This field corresponds to FLA address bits 26:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.




### 8.2.34 Secondary Flash Region Access Permissions (BIOS\_SFRACC)—Offset B0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RW/L	<p><b>Secondary BIOS Master Write Access Grant (SECONDARYBIOS_MWAG):</b> Each bit 31:29 corresponds to Master7:0. BIOS can grant one or more masters write access to the Secondary BIOS region 6 overriding the permissions in the Flash Descriptor. Bits for unassigned masters are reserved. The contents of this register are locked by the FLOCKDN bit.</p>
23:16	0h RW/L	<p><b>Secondary BIOS Master Read Access Grant (SECONDARYBIOS_MRAG):</b> Each bit 28:16 corresponds to Master7:0. BIOS can grant one or more masters read access to the Secondary BIOS region 6 overriding the read permissions in the Flash Descriptor. Bits for unassigned masters are reserved. The contents of this register are locked by the FLOCKDN bit.</p>
15:0	0h RO	Reserved.

### 8.2.35 Flash Descriptor Observability Control (BIOS\_FDOC)—Offset B4h


**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5



Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:15	0h RO	Reserved.
14:12	0h RW	<b>Flash Descriptor Section Select (FDSS):</b> Selects which section within the loaded Flash Descriptor to observe. 000: Flash Signature and Descriptor Map 001: Component 010: Region 011: Master Others: Reserved
11:2	0h RW	<b>Flash Descriptor Section Index (FDSI):</b> Selects the DW offse within the Flash Descriptor Section to observe.
1:0	0h RO	Reserved.


### 8.2.36 Flash Descriptor Observability Data (BIOS\_FDOD)—Offset B8h

**Access Method**

Type: MEM Register  
(Size: 32 bits)

Device: 31  
Function: 5

Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Flash Descriptor Section Data (FDSD):</b> Returns the DW of data to observe as selected in the Flash Descriptor Observability Control.




### 8.2.37 Additional Flash Control (BIOS\_AFC)—Offset C0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW/V/P	<p><b>Stop Prefetch on Flush Pending (SPFP):</b> When set to 1, the in progress of a prefetch will be ended if subsequence access from the master of the same interface is detected to be a cache-miss and read cache will be flushed. When set to 0, the prefetch will be allowed to complete prior to flushing.</p>

### 8.2.38 Vendor Specific Component Capabilities for Component 0 (BIOS\_SFDP0\_VSCC0)—Offset C4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 2000h



3	2	2	2	1	1	8	4	0						
1	8	4	0	6	2									
0	0	0	0	0	0	0	0	0						
0	0	0	0	0	1	0	0	0						
0	0	0	0	0	0	0	0	0						
0	0	0	0	0	0	0	0	0						
CPPTV	VCL	EO_64k_VALID	EO_4k_VALID	RPMC_SUPPORTED	DEEP_PWRDN_SUPPORTED	SUSPEND_RESUME_SUPPORTED	SOFT_RST_SUPPORTED	EO_64k	EO_4k	QER	WEWS	WSR	WG	RSVD

Bit Range	Default and Access	Field Name (ID): Description
31	0h RO/V	<b>Component Property Parameter Table Valid (CPPTV):</b> This bit is set to a 1 if the Flash Controller detects a valid SFDP Component Property Parameter Table in Component 0. Note: If this bit is set software must not overwrite bits that were initialized by hardware via SFDP discovery.
30	0h RW/L	<b>Vendor Component Lock (VCL):</b> 0: The lock bit is not set 1: The Vendor Component Lock bit is set. This register locks itself when set.
29	0h RW/V/L	<b>64k Erase Valid (EO_64k_VALID):</b> 0: The EO_64k opcode is not valid. 1: The EO_64k opcode is valid.
28	0h RW/V/L	<b>4k Erase Valid (EO_4k_VALID):</b> 0: The EO_4k opcode is not valid. 1: The EO_4k opcode is valid.
27	0h RW/L	<b>RPMC Supported (RPMC_SUPPORTED):</b> 0 the device does not support RPMC 1 the device supports RPMC
26	0h RW/V/L	<b>Deep Powerdown Supported (DEEP_PWRDN_SUPPORTED):</b> 0 the device does not support Deep Powerdown 1 the device supports Deep Powerdown
25	0h RW/V/L	<b>Suspend/Resume Supported (SUSPEND_RESUME_SUPPORTED):</b> 0 the device does not support Suspend/Resume 1 the device supports Suspend/Resume
24	0h RW/V/L	<b>Soft Reset Supported (SOFT_RST_SUPPORTED):</b> 0 the device does not support Soft Reset 1 the device supports Soft Reset
23:16	0h RW/V/L	<b>64k Erase Opcode (EO_64k):</b> This register is programmed with the Flash 64k sector erase instruction opcode for component 0. This register is locked by the Vendor Component Lock (VCL) bit or the CPPTV bit.



Bit Range	Default and Access	Field Name (ID): Description
15:8	20h RW/V/L	<b>4k Erase Opcode (EO_4k):</b> This register is programmed with the Flash 64k sector erase instruction opcode for component 0. This register is locked by the Vendor Component Lock (VCL) bit or the CPPTV bit.
7:5	0h RW/V/L	<b>Quad Enable Requirements (QER):</b> 000 = Part does not require a Quad Enable bit to be set, either because Quad is not supported or because the manufacturer somehow permanently enables Quad capability. 001 = Part requires bit 9 in status register 2 to be set to enable quad IO. Writing one byte to status register clears all bits in register 2, therefore status register writes MUST be two bytes. 010 = Part requires bit 6 of status register 1 to be set to enable quad IO. 011 = Part requires bit 7 of the configuration register to be set to enable Quad. 100 = Part requires bit 9 in status register 2 to be set to enable quad IO. Writing one byte to the status register does not clear the second byte. This register is locked by the Vendor Component Lock (VCL) bit. If the SFDP table contains this information, the flash controller loads these bits from the table. The flash controller uses this information to prevent clearing the QE bit in the flash device's status register when WSR=1.
4	0h RW/V/L	<b>Write Enable on Write Status (WEWS):</b> 0 = 50h is the opcode to enable a status register write 1 : 06h is the opcode to enable a status register write This register is locked by the Vendor Component Lock (VCL) bit or the CPPTV bit. Note: Hardware ignores the state of this bit.
3	0h RW/V/L	<b>Write Status Required (WSR):</b> 0 = No requirement to write to the Write Status Register prior to a write 1 = A write is required to the Write Status Register prior to write and erase to remove any protection. This is required for SST components. This register is locked by the Vendor Component Lock (VCL) bit or the CPPTV bit. Note: Hardware ignores the state of this bit.
2	0h RW/V/L	<b>Write Granularity (WG):</b> 0 : Reserved 1 : 64 Byte This register is locked by the Vendor Component Lock (VCL) bit or the CPPTV bit. Note: Hardware ignores the state of this bit.
1:0	0h RO	Reserved.



### 8.2.39 Vendor Specific Component Capabilities for Component 1 (BIOS\_SFDP1\_VSCC1)—Offset C8h

This register pertains to cycles targeting addresses outside of Component 0. The lockable bits in this register are locked when either CPPTV is set to 1 by hardware or when VCL is 1.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 2000h

3	2	2	2	1	1	8	4	0						
1	8	4	0	6	2									
0	0	0	0	0	0	0	0	0						
0	0	0	0	0	1	0	0	0						
0	0	0	0	0	0	0	0	0						
CPPTV	RSVD	EO_64k_VALID	EO_4k_VALID	RPMC_SUPPORTED	DEEP_PWRDN_SUPPORTED	SUSPEND_RESUME_SUPPORTED	SOFT_RST_SUPPORTED	EO_64k	EO_4k	QER	WEWS	WSR	WG	RSVD

Bit Range	Default and Access	Field Name (ID): Description
31	0h RO/V	<b>Component Property Parameter Table Valid (CPPTV):</b> This bit is set to a 1 if the Flash Controller detects a valid SFDP Component Property Parameter Table in Component 1. Note: If this bit is set software must not overwrite bits that were initialized by hardware via SFDP discovery RO
30	0h RO	Reserved.
29	0h RW/V/L	<b>64k Erase Valid (EO_64k_VALID):</b> 0: The EO_64k opcode is not valid. 1: The EO_64k opcode is valid.
28	0h RW/V/L	<b>4k Erase Valid (EO_4k_VALID):</b> 0: The EO_4k opcode is not valid. 1: The EO_4k opcode is valid.
27	0h RW/L	<b>RPMC Supported (RPMC_SUPPORTED):</b> 0 the device does not support RPMC 1 the device supports RPMC



Bit Range	Default and Access	Field Name (ID): Description
26	0h RW/V/L	<b>Deep Powerdown Supported (DEEP_PWRDN_SUPPORTED):</b> 0 the device does not support Deep Powerdown 1 the device supports Deep Powerdown
25	0h RW/V/L	<b>Suspend/Resume Supported (SUSPEND_RESUME_SUPPORTED):</b> 1 the device supports Suspend/Resume
24	0h RW/V/L	<b>Soft Reset Supported (SOFT_RST_SUPPORTED):</b> 0 the device does not support Soft Reset 1 the device supports Soft Reset
23:16	0h RW/V/L	<b>64k Erase Opcode (EO_64k):</b> This register is programmed with the Flash 64k sector erase instruction opcode for component 1. This register is locked by the Vendor Component Lock (VCL) bit or the CPPTV bit.
15:8	20h RW/V/L	<b>4k Erase Opcode (EO_4k):</b> This register is programmed with the Flash 4k subsector erase instruction opcode for component 1. Software must program this register if the SFDP table for this component does not show 4 kByte erase capability. This register is locked by the Vendor Component Lock (VCL) bit or the CPPTV bit.
7:5	0h RW/V/L	<b>Quad Enable Requirements (QER):</b> 000 = Part does not require a Quad Enable bit to be set, either because Quad is not supported or because the manufacturer somehow permanently enables Quad capability. 001 = Part requires bit 9 in status register 2 to be set to enable quad IO. Writing one byte to status register clears all bits in register 2, therefore status register writes MUST be two bytes. 010 = Part requires bit 6 of status register 1 to be set to enable quad IO. 011 = Part requires bit 7 of the configuration register to be set to enable Quad. 100 = Part requires bit 9 in status register 2 to be set to enable quad IO. Writing one byte to the status register does not clear the second byte. This register is locked by the Vendor Component Lock (VCL) bit. If the SFDP table contains this information, the flash controller loads these bits from the table. The flash controller uses this information to prevent clearing the QE bit in the flash device's status register when WSR=1.
4	0h RW/V/L	<b>Write Enable on Write Status (WEWS):</b> 0 : 50h is the opcode to enable a status register write 1 : 06h is the opcode to enable a status register write This register is locked by the Vendor Component Lock (VCL) bit or the CPPTV bit.





Bit Range	Default and Access	Field Name (ID): Description
3	0h RW/V/L	<b>Write Status Required (WSR):</b> 0: No requirement to write to the Write Status Register prior to a write 1: A write is required to the Write Status Register prior to write and erase to remove any protection. This is required for SST components. This register is locked by the Vendor Component Lock (VCL) bit or the CPPTV bit.
2	0h RW/V/L	<b>Write Granularity (WG):</b> 0 : Reserved 1 : 64 Byte This register is locked by the Vendor Component Lock (VCL) bit or the CPPTV bit. Note: Hardware ignores the state of this bit.
1:0	0h RO	Reserved.

### 8.2.40 Parameter Table Index (BIOS\_PTINX)—Offset CCh

Observability control for Component Property Tables

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
		RSVD			SPT	HORD	PTDWI	RSVD



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:14	0h RW	<b>Supported Parameter Table (SPT):</b> Selects which supported parameter table to observe. 00 : Component 0 Property Parameter Table 01 : Component 1 Property Parameter Table 10 - 11 : Reserved
13:12	0h RW	<b>Header or Data (HORD):</b> Select parameter table header DW vs Data DW. 00 : SFDP Header 01 : Parameter Table Header 10 : Data 11 : Reserved
11:2	0h RW	<b>Parameter Table DW Index (PTDWI):</b> Selects the DW offset within the parameter table to observe.
1:0	0h RO	Reserved.


### 8.2.41 Parameter Table Data (BIOS\_PTDATA)—Offset D0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Parameter Table DW Data (PTDWD):</b> Returns the DW of data to observe as selected in the Parameter Table Index register. Note: The returned value of reserved fields in the SFDP header or table must be ignored by software. The flash controller may return either 0 or 1 for these fields.

### 8.2.42 SPI Bus Requester Status (BIOS\_SBRS)—Offset D4h

**Access Method**



Type: MEM Register  
(Size: 32 bits)

Device: 31  
Function: 5

Default: 0h

3	2	2	2	1	1	8	4	0		
1	8	4	0	6	2					
0	0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0	0		
TPM_ACC_ONG	ESPI_ACC_ONG	RSVD			M6STATUS	M5STATUS	M4STATUS	M3STATUS	M2STATUS	M1STATUS

Bit Range	Default and Access	Field Name (ID): Description
31	0h RO/V	<b>TPM access ongoing (TPM_ACC_ONG)</b>
30	0h RO/V	<b>eSPI access ongoing (ESPI_ACC_ONG)</b>
29:18	0h RO	Reserved.
17:15	0h RO/V	<b>Master 6 Status (M6STATUS):</b> Master 6 Status (M6STATUS): See description under M1STATUS
14:12	0h RO/V	<b>Master 5 Status (M5STATUS):</b> Master 5 Status (M5STATUS): See description under M1STATUS
11:9	0h RO/V	<b>Master 4 Status (M4STATUS):</b> Master 4 Status (M4STATUS): See description under M1STATUS
8:6	0h RO/V	<b>Master 3 Status (M3STATUS):</b> Master 3 Status (M3STATUS): See description under M1STATUS
5:3	0h RO/V	<b>Master 2 Status (M2STATUS):</b> Master 2 Status (M2STATUS): See description under M1STATUS
2:0	0h RO/V	<b>Master 1 Status (M1STATUS):</b> Indicates whether this master has an outstanding transaction enqueued or in flight and the transaction type. 0xx : no transaction 100 : flash read transaction 101 : flash write transaction 110 : flash erase transaction 111 : flash RPMC transaction



## 8.3 BIOS Flash Program Registers Summary

Table 8-3. Summary of BIOS Flash Program Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
F0h	F3h	Set Strap Msg Lock (SSML)—Offset F0h	0h
F4h	F7h	Set Strap Msg Control (SSMC)—Offset F4h	0h
F8h	FBh	Set Strap Msg Data (SSMD)—Offset F8h	0h

### 8.3.1 Set Strap Msg Lock (SSML)—Offset F0h


Lockable: Yes  
 Power Well: Resume  
 reset\_type= wrsmrst#

#### Access Method

**Type:** MEM Register  
 (Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW/L	<b>Set_Strap Lock (SSL):</b> When set to '1', all of SSML, SSMC and SSMD is locked, including this Lock bit. Note that this bit is reset on CF9 resets.

### 8.3.2 Set Strap Msg Control (SSMC)—Offset F4h

Lockable: Yes  
 Power Well: DSW  
 reset\_type= dsw\_pok  
 The DSW bits are all cleared by dsw\_pok, but must not be cleared by CF9h resets.


#### Access Method

**Type:** MEM Register  
 (Size: 32 bits)

**Device:** 31  
**Function:** 5



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW/L	<b>Set_Strap Mux Select (SSMS):</b> When set to '1', the Set strap message bits [47:32] come from the Set_Strap Msg Data register. This bit is reset by the RSMRST# pin only. When '0', the Set-Strap data continues to come from the soft straps themselves. This register field is locked by the Set Strap Lock (SSML.SSL) bit.

### 8.3.3 Set Strap Msg Data (SSMD)—Offset F8h

Lockable: Yes  
 Power Well: DSW  
 Reset Type: dsw\_pok

This register is used to provide a BIOS programmable sticky register which contains data that will be used in the Set-Strap type 1 msg on subsequent resets. These bits are in the resume well, so only reset on G3.

The usage model is that on each reset BIOS will check the state of the CPU. If the state is correct then BIOS continues. If not, then BIOS writes the SSMD and SSMC registers and does a CF9 reset.

On the reset the value of what was written to SSMD takes effect.

Note that some mobile platforms force G3 on S5 requests. For those platforms, if the user/BIOS wants to have these bits set, there will be 2 resets on every power-on. If the platform accepts the default of '0' for these controls, then there is only one reset.

The bits are in DSW and not RTC well because this allows a user upgrade, assuming the user unplugged the system before doing the upgrade, to revert to a setting of 0. This should reduce any interoperability concerns regarding user upgrades.



The DSW bits are all cleared dsw\_pok, and must not be cleared by CF9h resets.

#### Access Method

**Type:** MEM Register  
 (Size: 32 bits)

**Device:** 31  
**Function:** 5

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h RW/L	<b>Set_Strap Data (SSD):</b> When SSMS is '1', then this data is sent in the Set-Strap msg Type 1 upon reset. This data is sent in the 2nd DW of data, bits[15:0]. This register field is locked by the Set Strap Lock (SSML.SSL) bit.

§ §



## 9 Integrated GbE (D31:F6)

### 9.1 GbE Configuration Registers Summary

Table 9-1. Summary of GbE Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	GbE Vendor and Device Identification Register (GBE_VID_DID)—Offset 0h	156F8086h
4h	7h	PCI Command & Status Register (PCICMD_STS)—Offset 4h	100000h
8h	Bh	Revision Identification & Class Code Register (RID_CC)—Offset 8h	2000000h
Ch	Fh	Cache Line Size Primary Latency Timer & Header Type Register (CLS_PLT_HEADTYP)—Offset Ch	0h
10h	13h	Memory Base Address Register A (MBARA)—Offset 10h	0h
2Ch	2Fh	Subsystem Vendor & Subsystem ID (DMI_CONFIG11)—Offset 2Ch	8086h
30h	33h	Expansion ROM Base Address Register (ERBA)—Offset 30h	0h
34h	37h	Capabilities List Pointer Register (CAPP)—Offset 34h	C8h
3Ch	3Fh	Interrupt Information & Maximum Latency/Minimum Grant Register (INTR_MLMG)—Offset 3Ch	100h
A0h	A3h	LAN Disable Control (LANDISCTRL)—Offset A0h	0h
A4h	A7h	Lock LAN Disable (LOCKLANDIS)—Offset A4h	0h
A8h	ABh	System Time Control High Register (LTRCAP)—Offset A8h	0h
C8h	CBh	Capabilities List and Power Management Capabilities Register (CLIST1_PMC)—Offset C8h	23D001h
CCh	CFh	PCI Power Management Control Status & Data Register (PMCS_DR)—Offset CCh	0h
D0h	D3h	Capabilities List 2 & Message Control Register (CLIST2_MCTL)—Offset D0h	80E005h
D4h	D7h	Message Address Low Register (MADDL)—Offset D4h	0h
D8h	DBh	Message Address High Register (MADDH)—Offset D8h	0h
DCh	DFh	Message Data Register (MDAT)—Offset DCh	0h

#### 9.1.1 GbE Vendor and Device Identification Register (GBE\_VID\_DID)—Offset 0h

##### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 156F8086h







Bit Range	Default and Access	Field Name (ID): Description
28	0h RW/V	<b>Received Target Abort (RTA):</b> 0 = Root port has not received a completion with completer abort from the backbone. 1 = Set when the Gb LAN controller receives a completion with completer abort from the backbone.
27	0h RW/V	<b>Signaled Target Abort (STA):</b> 0 = No target abort received. 1 = Set whenever the Gb LAN controller forwards a target abort received from the downstream device onto the backbone.
26:25	0h RW/V	<b>DEVSEL# Timing Status (DEV_STS):</b> Hardwired to 0.
24	0h RW/V	<b>Master Data Parity Error Detected (DPED):</b> 0 = No data parity error received. 1 = Set when the Gb LAN Controller receives a completion with a data parity error on the backbone and PCIMD.PER (D25:F0, bit 6) is set.
23	0h RW/V	<b>Fast Back to Back Capable (FB2BC):</b> Hardwired to 0.
22	0h RO	Reserved.
21	0h RW/V	<b>66 MHz Capable:</b> Hardwired to 0.
20	1h RW/V	<b>Capabilities List:</b> Hardwired to 1. Indicates the presence of a capabilities list.
19	0h RW/V	<b>Interrupt Status:</b> Indicates status of hot-plug and power management interrupts on the root port that result in INTx# message generation. 0 = Interrupt is de-asserted. 1 = Interrupt is asserted. This bit is not set if MSI is enabled. If MSI is not enabled, this bit is set regardless of the state of PCICMD.Interrupt Disable bit (D25:F0:04h:bit 10).
18:11	0h RO	Reserved.
10	0h RW	<b>Interrupt Disable (INT_DIS):</b> This disables pin-based INTx# interrupts on enabled hot-plug and power management events. This bit has no effect on MSI operation. 0 = Internal INTx# messages are generated if there is an interrupt for hot-plug or power management and MSI is not enabled. 1 = Internal INTx# messages will not be generated. This bit does not affect interrupt forwarding from devices connected to the root port. Assert_INTx and de-assert_INTx messages will still be forwarded to the internal interrupt controllers if this bit is set.
9	0h RW/V	<b>Fast Back to Back Enable (FBE):</b> Hardwired to 0.



Bit Range	Default and Access	Field Name (ID): Description
8	0h RW	<b>SERR# Enable (SEE):</b> 0 = Disable 1 = Enables the Gb LAN controller to generate an SERR# message when PSTS.SSE is set.
7	0h RW/V	<b>Wait Cycle Control (WCC):</b> Hardwired to 0.
6	0h RW	<b>Parity Error Response (PER):</b> 0 = Disable. 1 = Indicates that the device is capable of reporting parity errors as a master on the backbone.
5	0h RW/V	<b>Palette Snoop Enable (PSE):</b> Hardwired to 0.
4	0h RW/V	<b>Postable Memory Write Enable (PMWE):</b> Hardwired to 0.
3	0h RW/V	<b>Special Cycle Enable (SCE):</b> Hardwired to 0.
2	0h RW	<b>Bus Master Enable (BME):</b> 0 = Disable. All cycles from the device are master aborted 1 = Enable. Allows the root port to forward cycles onto the backbone from a Gigabit LAN device.
1	0h RW	<b>Memory Space Enable (MSE):</b> 0 = Disable. Memory cycles within the range specified by the memory base and limit registers are master aborted on the backbone. 1 = Enable. Allows memory cycles within the range specified by the memory base and limit registers can be forwarded to the Gigabit LAN device.
0	0h RW/V	<b>I/O Space Enable (IOSE):</b> This bit controls access to the I/O space registers. 0 = Disable. I/O cycles within the range specified by the I/O base and limit registers are master aborted on the backbone. 1 = Enable. Allows I/O cycles within the range specified by the I/O base and limit registers can be forwarded to the Gigabit LAN device.

### 9.1.1.3 Revision Identification & Class Code Register (RID\_CC)—Offset 8h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 2000000h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0



Bit Range	Default and Access	Field Name (ID): Description
31:8	20000h RW/V	<b>Class Code:</b> Identifies the device as an Ethernet Adapter. 020000h = Ethernet Adapter.
7:0	0h RW/V	<b>Revision ID:</b> Indicates stepping of the host controller. Refer to Device and Revision ID table in Vol1 for specific value.


### 9.1.4 Cache Line Size Primary Latency Timer & Header Type Register (CLS\_PLT\_HEADTYP)—Offset Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RW/V	<b>Reserved</b>
23:16	0h RW/V	<b>Header Type (HT):</b> 00h = Indicates this is a single function device.
15:8	0h RW/V	<b>Latency Timer (LT):</b> Hardwired to 0.
7:0	0h RW/V	<b>Cache Line Size (CLS):</b> This field is implemented by PCI devices as a read/write field for legacy compatibility purposes but has no impact on any device functionality.


### 9.1.5 Memory Base Address Register A (MBARA)—Offset 10h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:17	0h RW	<b>Base Address (BA):</b> Software programs this field with the base address of this region.
16:4	0h RW/V	<b>Memory Size (MSIZE):</b> Memory size is 128KB.
3	0h RW/V	<b>Prefetchable Memory (PM):</b> The GbE LAN controller does not implement prefetchable memory.
2:1	0h RW/V	<b>Memory Type (MT):</b> Set to 00b indicating a 32-bit BAR.
0	0h RW/V	<b>Memory/I/O Space (MIOS):</b> Set to 0 indicating a Memory Space BAR.


### 9.1.6 Subsystem Vendor & Subsystem ID (DMI\_CONFIG11)—Offset 2Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 8086h





Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/V	<b>Subsystem ID (SID):</b> This value may be loaded automatically from the NVM Word 0Bh upon power up or reset depending on the "Load Subsystem ID" bit field in NVM word 0Ah with a default value of 0000h. This value is loadable from NVM word location 0Ah.
15:0	8086h RW/V	<b>Subsystem Vendor ID (SVID):</b> This value may be loaded automatically from the NVM Word 0Ch upon power up or reset depending on the "Load Subsystem ID" bit field in NVM word 0Ah. A value of 8086h is default for this field upon power up if the NVM does not respond or is not programmed. All functions are initialized to the same value.


### 9.1.7 Expansion ROM Base Address Register (ERBA)—Offset 30h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/V	<b>Expansion ROM Base Address (ERBA):</b> This register is used to define the address and size information for boot-time access to the optional FLASH memory. If no Flash memory exists, this register reports 00000000h.


### 9.1.8 Capabilities List Pointer Register (CAPP)—Offset 34h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** C8h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	C8h RW/V	<b>Capabilities Pointer (PTR):</b> Indicates that the pointer for the first entry in the capabilities list is at C8h in configuration space.


### 9.1.9 Interrupt Information & Maximum Latency/Minimum Grant Register (INTR\_MLMG)—Offset 3Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 100h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RW/V	<b>Maximum Latency (ML):</b> Not used. Hardwired to 00h.
23:16	0h RW/V	<b>Minimum Grant (MG):</b> Not used. Hardwired to 00h.
15:8	1h RW/V	<b>Interrupt Pin (IPIN):</b> Indicates the interrupt pin driven by the GbE LAN controller. 01h = The GbE LAN controller implements legacy interrupts on INTA.
7:0	0h RW	<b>Interrupt Line (ILINE):</b> Default = 00h. Software written value indicates which interrupt line (vector) the interrupt is connected. No hardware action is taken on this register.

### 9.1.10 LAN Disable Control (LANDISCTRL)—Offset A0h


**Access Method**



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW	<b>LAN Disable (LD):</b> Setting this bit to 1 will disable the LAN Controller functionality.


### 9.1.11 Lock LAN Disable (LOCKLANDIS)—Offset A4h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW	<b>Lock LAN Disable (LLD):</b> When set this bit blocks writes to the LANDISCTRL register. Note: Once set this bit will only be cleared on host reset.

### 9.1.12 System Time Control High Register (LTRCAP)—Offset A8h


**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6



Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RO	Reserved.
28:26	0h RW	<p><b>Maximum Non-Snoop Latency Scale (MNSLS):</b> Provides a scale for the value contained within the Maximum Non-Snoop Latency Value field.</p> <p>000b = Value times 1 ns                      001b = Value times 32 ns                      010b = Value times 1,024 ns                      011b = Value times 32,768 ns                      100b = Value times 1,048,576 ns                      101b = Value times 33,554,432 ns                      110b-111b = Reserved</p>
25:16	0h RW	<p><b>Maximum Non-Snoop Latency (MNSL):</b> Specifies the maximum non-snoop latency that a device is permitted to request. Software should set this to the platform’s maximum supported latency or less.</p> <p>This field is also an indicator of the platforms maximum latency, should an endpoint send up LTR Latency Values with the Requirement bit not set.</p>
15:13	0h RO	Reserved.
12:10	0h RW	<p><b>Maximum Snoop Latency Scale (MSLS):</b> Provides a scale for the value contained within the Maximum Snoop Latency Value field.</p> <p>000b = Value times 1 ns                      001b = Value times 32 ns                      010b = Value times 1,024 ns                      011b = Value times 32,768 ns                      100b = Value times 1,048,576 ns                      101b = Value times 33,554,432 ns                      110b-111b = Reserved</p>
9:0	0h RW	<p><b>Maximum Snoop Latency (MSL):</b> Specifies the maximum snoop latency that a device is permitted to request. Software should set this to the platform’s maximum supported latency or less. This field is also an indicator of the platforms maximum latency, should an endpoint send up LTR Latency Values with the Requirement bit not set.</p>





### 9.1.13 Capabilities List and Power Management Capabilities Register (CLIST1\_PMC)—Offset C8h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 23D001h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	1	0	0	0
0	0	0	0	0	1	1	1	1
0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	0	0	1
	PMES	D2S	D1S	AC	DSI	RSVD	PMEC	VER
							NEXT	
								CID

Bit Range	Default and Access	Field Name (ID): Description
31:27	0h RW/V	<b>PME_SUPPORT (PMES):</b> This five-bit field indicates the power states in which the function may assert PME#. It depend on PM Ena and AUX-PWR bits in word 0Ah in the NVM: Condition Functionality Value PM Ena=0 No PME at all states 0000b PM Ena and AUX-PWR=0 PME at D0 and D3HOT 01001b PM Ena and AUX-PWR=1 PME at D0, D3HOT and D3COLD 11001b These bits are not reset by Function Level Reset.
26	0h RW/V	<b>D2_SUPPORT (D2S):</b> The D2 state is not supported.
25	0h RW/V	<b>D1_SUPPORT (D1S):</b> The D1 state is not supported.
24:22	0h RW/V	<b>AUX_CURRENT (AC):</b> Required current defined in the Data register.
21	1h RW/V	<b>Device Specific Initialization (DSI):</b> Set to 1. The GbE LAN Controller requires its device driver to be executed following transition to the D0 un-initialized state.
20	0h RO	Reserved.
19	0h RW/V	<b>PME Clock (PMEC):</b> Hardwired to 0.
18:16	3h RW/V	<b>Version (VER):</b> Hardwired to 010b to indicate support for Revision 1.1 of the PCI Power Management Specification.
15:8	D0h RW/V	<b>Next Capability (NEXT):</b> Value of D0h indicates the location of the next pointer.
7:0	1h RW/V	<b>Capability ID (CID):</b> Indicates the linked list item is a PCI Power Management Register.




### 9.1.14 PCI Power Management Control Status & Data Register (PMCS\_DR)—Offset CCh

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15	0h RW/V	<b>PME STATUS (PMES):</b> This bit is set to 1 when the function detects a wake-up event independent of the state of the PMEE bit. Writing a 1 will clear this bit.
14:13	0h RW/V	<b>DATA SCALE (DSC):</b> This field indicates the scaling factor to be used when interpreting the value of the Data register. For the GbE LAN and common functions this field equals 01b (indicating 0.1 watt units) if the PM is enabled in the NVM, and the Data_Select field is set to 0, 3, 4, 7, (or 8 for Function 0). Otherwise, it equals 00b. For the manageability functions, this field equals 10b (indicating 0.01 watt units) if the PM is enabled in the NVM, and the Data_Select field is set to 0, 3, 4, 7. Otherwise, it equals 00b.
12:9	0h RW	<b>Data Select (DSL):</b> This four-bit field is used to select which data is to be reported through the Data register (offset CFh) and Data_Scale field. These bits are writeable only when Power Management is enabled using NVM. 0h = D0 Power Consumption 3h = D3 Power Consumption 4h = D0 Power Dissipation 7h = D3 Power Dissipation 8h = Common Power All other values are reserved.



Bit Range	Default and Access	Field Name (ID): Description
8	0h RW	<b>PME Enable (PMEE):</b> If Power Management is enabled in the NVM, writing a 1 to this bit will enable Wakeup. If Power Management is disabled in the NVM, writing a 1 to this bit has no affect, and will not set the bit to 1. This bit is not reset by Function Level Reset.
7:2	0h RO	Reserved.
1:0	0h RW/V	<b>Power State (PS):</b> This field is used both to determine the current power state of the GbE LAN Controller and to set a new power state. The values are: 00 = D0 state (default) 01 = Ignored 10 = Ignored 11 = D3 state (Power Management must be enabled in the NVM or this cycle will be ignored).

### 9.1.15 Capabilities List 2 & Message Control Register (CLIST2\_MCTL)—Offset D0h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 80E005h

3	2	2	2	1	2	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	1	1	1	0
0	0	0	0	0	0	0	0	0
	RSVD	64BC	MME	MMC	MSIE	NEXT		CID

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	1h RW/V	<b>64-bit Capable (64BC):</b> Set to 1 to indicate that the GbE LAN Controller is capable of generating 64-bit message addresses.
22:20	0h RW/V	<b>Multiple Message Enable (MME):</b> Returns 000b to indicate that the GbE LAN controller only supports a single message.
19:17	0h RW/V	<b>Multiple Message Capable (MMC):</b> The GbE LAN controller does not support multiple messages.



Bit Range	Default and Access	Field Name (ID): Description
16	0h RW	<b>Message Signal Interrupt Enable (MSIE):</b> 0 = MSI generation is disabled. 1 = The Gb LAN controller will generate MSI for interrupt assertion instead of INTx signaling.
15:8	E0h RW/V	<b>Next Capability (NEXT):</b> Value of E0h points to the Function Level Reset capability structure. These bits are not reset by Function Level Reset.
7:0	5h RW/V	<b>Capability ID (CID):</b> Indicates the linked list item is a Message Signaled Interrupt Register.


### 9.1.16 Message Address Low Register (MADDL)—Offset D4h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW/V	<b>Message Address Low (MADDL):</b> These bits combine with MADDL2 to create one 32 bit field which is written by the system to indicate the lower 32 bits of the address to use for the MSI memory write transaction.
1:0	0h RW/V	<b>Message Address Low 2 (MADDL2):</b> These bits combine with MADDL to create one 32 bit field which is written by the system to indicate the lower 32 bits of the address to use for the MSI memory write transaction. These lower two bits will always return 0.


### 9.1.17 Message Address High Register (MADDH)—Offset D8h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Message Address High (MADDH):</b> Written by the system to indicate the upper 32 bits of the address to use for the MSI memory write transaction.


### 9.1.18 Message Data Register (MDAT)—Offset DCh

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h RW	<b>Message Data (MDAT):</b> Written by the system to indicate the lower 16 bits of the data written in the MSI memory write DWord transaction. The upper 16 bits of the transaction are written as 0000h.

## 9.2 GbE Memory Mapped I/O Registers Summary

Table 9-2. Summary of GbE Memory Mapped I/O Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Gigabit Ethernet Capabilities and Status (GBECSR_00)—Offset 0h	0h
18h	1Bh	Gigabit Ethernet Capabilities and Status (GBECSR_18)—Offset 18h	0h
20h	23h	Gigabit Ethernet Capabilities and Status (GBECSR_20)—Offset 20h	10000000h
F00h	F03h	Gigabit Ethernet Capabilities and Status (GBECSR_F00)—Offset F00h	0h



**Table 9-2. Summary of GbE Memory Mapped I/O Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
F10h	F13h	Gigabit Ethernet Capabilities and Status F10 (GBECSR_F10)—Offset F10h	Ch
5400h	5403h	Gigabit Ethernet Capabilities and Status (GBECSR_5400)—Offset 5400h	0h
5404h	5407h	Gigabit Ethernet Capabilities and Status (GBECSR_5404)—Offset 5404h	0h
5800h	5803h	Gigabit Ethernet Capabilities and Status (GBECSR_5800)—Offset 5800h	0h
5B54h	5B57h	Gigabit Ethernet Capabilities and Status (GBECSR_5B54)—Offset 5B54h	0h


### 9.2.1 Gigabit Ethernet Capabilities and Status (GBECSR\_00)—Offset 0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:25	0h RO	Reserved.
24	0h RW	<b>PHY Power Down (PHYPDN):</b> When cleared (0b), the PHY power down setting is controlled by the internal logic of PCH.
23:0	0h RO	Reserved.

### 9.2.2 Gigabit Ethernet Capabilities and Status (GBECSR\_18)—Offset 18h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD			PHYDPEN	RSVD				

Bit Range	Default and Access	Field Name (ID): Description
31:21	0h RO	Reserved.
20	0h RW	<b>PHY Power Down Enable (PHYDPEN):</b> When set, this bit enables the PHY to enter a low-power state when the LAN controller is at the DMOFF/ D3 or with no WOL.
19:0	0h RO	Reserved.

### 9.2.3 Gigabit Ethernet Capabilities and Status (GBECSR\_20)—Offset 20h

#### Access Method

Type: MEM Register  
(Size: 32 bits)

Device: 31  
Function: 6

Default: 10000000h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	1	0	0	0	0	0
0	0	0	0	0	0	0	0	0
				PHYADD	REGADD			

Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/V	<b>Wait:</b> Set to 1 by the Gigabit Ethernet Controller to indicate that a PCI Express* to SMBus transition is taking place. The ME/Host should not issue new MDIC transactions while this bit is set to 1. This bit is auto cleared by hardware after the transition has occurred.
30	0h RW/V	<b>Error:</b> Set to 1 by the Gigabit Ethernet Controller when it fails to complete an MDI read. Software should make sure this bit is clear before making an MDI read or write command.
29	0h RW/V	<b>Interrupt Enable (IE):</b> hen set to 1 by software, it will cause an Interrupt to be asserted to indicate the end of an MDI cycle.



Bit Range	Default and Access	Field Name (ID): Description
28	1h RW/V	<b>Ready Bit (RB):</b> Set to 1 by the Gigabit Ethernet Controller at the end of the MDI transaction. This bit should be reset to 0 by software at the same time the command is written.
27:26	0h RW/V	<b>MDI Type:</b> 01 = MDI Write 10 = MDI Read All other values are reserved.
25:21	0h RW/V	<b>LAN Connected Device Address (PHYADD)</b>
20:16	0h RW/V	<b>LAN Connected Device Register Address (REGADD)</b>
15:0	0h RW/V	<b>DATA:</b> In a Write command, software places the data bits and the MAC shifts them out to the LAN Connected Device. In a Read command, the MAC reads these bits serially from the LAN Connected Device and software can read them from this location.


### 9.2.4 Gigabit Ethernet Capabilities and Status (GBECSR\_F00)—Offset F00h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:6	0h RO	Reserved.
5	0h RW/V	<b>Software Semaphore FLAG (SWFLAG):</b> This bit is set by the device driver to gain access permission to shared CSR registers with the firmware and hardware.
4:0	0h RO	Reserved.

### 9.2.5 Gigabit Ethernet Capabilities and Status F10 (GBECSR\_F10)—Offset F10h

**Access Method**






**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** Ch



Bit Range	Default and Access	Field Name (ID): Description
31:7	0h RO	Reserved.
6	0h RW	<b>Global GbE Disable (GGD):</b> Prevents the PHY from auto-negotiating 1000Mb/s link in all power states.
5:4	0h RO	Reserved.
3	1h RW	<b>GbE Disable at non D0a—:</b> Prevents the PHY from auto-negotiating 1000Mb/s link in all power states except D0a. This bit must be set since GbE is not supported in Sx states.
2	1h RW	<b>LPLU in non D0a (LPLUND):</b> Enables the PHY to negotiate for the slowest possible link in all power states except D0a.
1	0h RW	<b>LPLU in D0a (LPLUD):</b> Enables the PHY to negotiate for the slowest possible link in all power states. This bit overrides bit 2.
0	0h RO	Reserved.


## 9.2.6 Gigabit Ethernet Capabilities and Status (GBECSR\_5400)—Offset 5400h


### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Receive Address Low (RAL):</b> The lower 32 bits of the 48-bit Ethernet Address.


### 9.2.7 Gigabit Ethernet Capabilities and Status (GBECSR\_5404)—Offset 5404h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>Address Valid (AV)</b>
30:16	0h RO	Reserved.
15:0	0h RW	<b>Receive Address High (RAH):</b> The lower 16 bits of the 48-bit Ethernet Address.


### 9.2.8 Gigabit Ethernet Capabilities and Status (GBECSR\_5800)—Offset 5800h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 6

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW	<b>Advanced Power Management Enable (APME):</b> 1 = APM Wakeup is enabled 0 = APM Wakeup is disabled


### 9.2.9 Gigabit Ethernet Capabilities and Status (GBECSR\_5B54)—Offset 5B54h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)


**Device:** 31  
**Function:** 6

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15	0h RW	<b>Firmware Valid Bit (FWVAL):</b> 1 = Firmware is ready 0 = Firmware is not ready
14:0	0h RO	Reserved.

§ §



# 10 Intel® Trace Hub (Intel® TH)

## 10.1 Intel® Trace Hub Configuration Registers Summary

Table 10-1. Summary of Intel® Trace Hub Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Vendor and Device Identification (VID)—Offset 0h	9638086h
4h	7h	Command and Status Register (CMD)—Offset 4h	100000h
8h	Bh	Revision ID (RID)—Offset 8h	1300h
Ch	Fh	Header Type (HT)—Offset Ch	0h
10h	13h	MTB Low BAR (MTB_LBAR)—Offset 10h	4h
14h	17h	MTB Upper BAR (MTB_UBAR)—Offset 14h	0h
18h	1Bh	SW Low BAR (SW_LBAR)—Offset 18h	4h
1Ch	1Fh	SW Upper BAR (SW_UBAR)—Offset 1Ch	0h
20h	23h	RTIT Low BAR (RTIT_LBAR)—Offset 20h	4h
24h	27h	RTIT Upper BAR (RTIT_UBAR)—Offset 24h	0h
34h	37h	Capabilities Pointer (CAP)—Offset 34h	40h
3Ch	3Fh	Interrupt Line and Interrupt Pin (INTL)—Offset 3Ch	1FFh
40h	43h	MSI Capability (MSICID)—Offset 40h	800005h
44h	47h	MSI Lower Message Address (MSILMA)—Offset 44h	0h
48h	4Bh	MSI Upper Message Address (MSIUMA)—Offset 48h	0h
4Ch	4Fh	MSI Message Data (MSIMD)—Offset 4Ch	0h
80h	83h	Device Specific Control and Device Specific Status (NPKDSC)—Offset 80h	1h


### 10.1.1 Vendor and Device Identification (VID)—Offset 0h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 9638086h





Bit Range	Default and Access	Field Name (ID): Description
31:16	963h RO	<b>Device ID (DID):</b> The value that uniquely identifies the Intel(R) Trace Hub from all other PCI devices.
15:0	8086h RO	<b>Vendor ID (VID):</b> Vendor ID: 8086 is Intel Vendor Identification code

### 10.1.2 Command and Status Register (CMD)—Offset 4h

#### Access Method


**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 100000h

3	2	2	2	1	1	8	4	0							
1	8	4	0	6	2										
0	0	0	0	0	0	0	0	0							
0	0	0	0	0	0	0	0	0							
0	0	0	0	0	0	0	0	0							
0	0	0	0	0	0	0	0	0							
RSVD	SSE	RMA	RTA	STA	RSVD	CLIST	INSTAT	RSVD	IE	RSVD	SERREN	RSVD	BME	MSE	RSVD

Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	Reserved.
30	0h RW/1C	<b>SSE:</b> Signaled System Error: This bit is set when the device has detected an un-correctable error and reported it via SERR message over sideband. This requires SERR Enable bit to be set in Command register.
29	0h RW/1C	<b>RMA:</b> Received Master Abort Status: This bit is set when device receives a Completion transaction with Unsupported Request completion status. No error will be reported
28	0h RW/1C	<b>RTA:</b> Received Target Abort Status: This bit is set when device receives a Completion transaction with Completer Abort completion status. No error will be reported
27	0h RW/1C	<b>STA:</b> Signaled Target Abort Status: Set by the device when aborting a request that violates the device programming model. When SERR Enable is set SERR message will be send over sideband
26:21	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
20	1h RO	<b>CLIST:</b> Capabilities List: Indicates the controller contains a capabilities pointer list and the capability pointer register is implemented at offset 0x40 in the configuration space
19	0h RO	<b>INSTAT:</b> Interrupt Status: Reflects the state of the interrupt pin at the input of the enable/disable circuit. When the interrupt is asserted, and cleared when the interrupt is cleared (independent of the state of Interrupt Disable bit in command register. This bit is only associated with the INTx messages and has no meaning if the device is using MSI
18:11	0h RO	Reserved.
10	0h RW	<b>Interrupt Disable (IE):</b> Disables the function to generate INTx interrupt. A value of 0 enables the function to generate INTA messages on IOSF sideband. Note: this bit has no effect on MSI generation.
9	0h RO	Reserved.
8	0h RW	<b>System Error Enable (SERREn):</b> Setting this bit enables the generation of System Error message.
7:3	0h RO	Reserved.
2	0h RW	<b>Bus Master Enable (BME):</b> When set enables the ability to issue Memory or IO requests, including MSI.
1	0h RW	<b>Memory Space Enable (MSE):</b> When set, Memory Space Decoding is enabled and memory transactions targeting the device are accepted. Note: The MSE has to be set to accept any memory transaction on the primary interface targeting any of the Trace Hub's BARs
0	0h RO	Reserved.

### 10.1.3 Revision ID (RID)—Offset 8h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 1300h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	0 0 1 1	0 0 0 0	0 0 0 0	0
C						RID		



Bit Range	Default and Access	Field Name (ID): Description
31:8	13h RO	<b>Class Code (CC)</b>
7:0	0h RO	<b>Revision ID (RID):</b> Indicates stepping of the host controller. Refer to Device and Revision ID table in Vol1 for specific value.


### 10.1.4 Header Type (HT)—Offset Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:23	0h RO	Reserved.
22:16	0h RO	<b>Header Type (HT):</b> Implements a Type 0 configuration header
15:0	0h RO	Reserved.

### 10.1.5 MTB Low BAR (MTB\_LBAR)—Offset 10h



This register sets the lower BAR value for all memory mapped CSRs and the MTB.MSC Trace Buffer

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 4h



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RW	<b>Lower Base Address (LADDR):</b> Lower programmable Base Address.
19:4	0h RO	Reserved.
3	0h RO	<b>Prefetchable (PF):</b> Value of 0 indicates the BAR cannot be prefetched
2:1	2h RO	<b>Address Range (ADRNG):</b> Value of 0x2 indicates that the BAR is located anywhere system memory space (i.e. 64-bit addressing)
0	0h RO	<b>Space Type (SPTY):</b> Value of 0 indicates the BAR is located in memory space.

### 10.1.6 MTB Upper BAR (MTB\_UBAR)—Offset 14h


This register sets the upper BAR value for all memory mapped CSRs and the MTB.MSC Trace Buffer

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Upper Base Address (UADDR):</b> Upper programmable Base Address





### 10.1.7 SW Low BAR (SW\_LBAR)—Offset 18h


This register sets the lower 32 bits of the BAR value for the STMR STH target.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 4h



Bit Range	Default and Access	Field Name (ID): Description
31:21	0h RW	<b>Lower Base Address (ADDR):</b> Lower programmable Base Address
20:4	0h RO	Reserved.
3	0h RO	<b>Prefetchable (PF):</b> Value of 0 indicates the BAR cannot be prefetched
2:1	2h RO	<b>Address Range (ADRNG):</b> Value of 0x2 indicates that the BAR is located anywhere system memory space (i.e. 64-bit addressing)
0	0h RO	<b>Space Type (SPTY):</b> Value of 0 indicates the BAR is located in memory space

### 10.1.8 SW Upper BAR (SW\_UBAR)—Offset 1Ch


This register sets the upper 32 bits of the BAR value for the STMR STH target.


#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Upper Base Address (UADDR):</b> Upper programmable Base Address

### 10.1.9 RTIT Low BAR (RTIT\_LBAR)—Offset 20h

This register sets the lower BAR value for the STH RTIT trace sources. It is to be noted that if the RTIT\_PRESENT parameter is not set, this register will become read-only and will return all zeros if read.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 4h

3	2	2	2	1	1	8	4	0		
1	8	4	0	6	2					
0	0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0	0		
LADDR							RSVD	PF	TYPE	MEM

Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RW	<b>Lower Base Address (LADDR):</b> Lower programmable Base Address
7:4	0h RO	Reserved.
3	0h RO	<b>Prefetchable (PF):</b> Value of 0 indicates the BAR cannot be prefetched
2:1	2h RO	<b>Address Range (TYPE):</b> Value of 0x2 indicates that the BAR is located anywhere system memory space (i.e. 64-bit addressing)
0	0h RO	<b>Space Type (MEM):</b> Value of 0 indicates the BAR is located in memory space

### 10.1.10 RTIT Upper BAR (RTIT\_UBAR)—Offset 24h

This register sets the upper BAR value for the Software Trace Hub RTIT trace sources. It is to be noted that if the RTIT\_PRESENT parameter is not set, this register will become read-only and will return all zeros if read.


#### Access Method



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Upper Base Address (UADDR):</b> Upper programmable Base Address


### 10.1.11 Capabilities Pointer (CAP)—Offset 34h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 40h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	40h RO	<b>Capability Pointer (CP):</b> Pointer to first capability structure at 40h


### 10.1.12 Interrupt Line and Interrupt Pin (INTL)—Offset 3Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 1FFh



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	0	1	1
RSVD				INTPIN		INTL		

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:8	1h RO	<b>Interrupt Pin (INTPIN):</b> The Trace Hub uses a single INTx interrupt bonded to INTA
7:0	FFh RW	<b>Interrupt Line (INTL):</b> Hardware does not use this field. Rather it is programmed by system software and device drivers to communicate interrupt line routing information

### 10.1.13 MSI Capability (MSICID)—Offset 40h

MSI Capability ID, MSI Next Capability Pointer, MSI Message Control Register

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 800005h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	1
RSVD		BAC64	MME	MMC	MSIE	MSINCP	MSICID	

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	1h RO	<b>64-bit Address Capable (BAC64):</b> Trace Hub is capable of generating 64-bit memory addresses
22:20	0h RW	<b>Multiple Message Enable (MME):</b> Indicates the number of messages allocated to the device
19:17	0h RO	<b>Multiple Message Capable (MMC):</b> Value of 0 indicates the device only support single interrupt message



Bit Range	Default and Access	Field Name (ID): Description
16	0h RW	<b>MSI Enable (MSIE):</b> If set, MSI is enabled and the legacy interrupts messages will not be generated
15:8	0h RO	<b>Multiple Message Enable (MSINCP):</b> Indicates the number of messages allocated to the device
7:0	5h RO	<b>MSI Capability ID (MSICID):</b> A value of 05h indicating the presence of the MSI capability register set


### 10.1.14 MSI Lower Message Address (MSILMA)—Offset 44h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>MSI Message Lower Address (MSILMA):</b> Lower 32-bits of system software assigned message address to the device with bits[1:0] always cleared indicating message address has to always be DW aligned
1:0	0h RO	Reserved.



### 10.1.15 MSI Upper Message Address (MSIUMA)—Offset 48h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>MSI Message Upper Address (MSIUMA):</b> Upper 32-bits of system software assigned message address to the device


### 10.1.16 MSI Message Data (MSIMD)—Offset 4Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h RW	<b>MSI Message Data (MSIMD):</b> 16-bit message data pattern assigned by the system software to the device. When MSI is generated the actual data is 32-bit and the upper 16 bits are always 0


### 10.1.17 Device Specific Control and Device Specific Status (NPKDSC)—Offset 80h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 31  
**Function:** 7

**Default:** 1h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	1h RW	<b>Trace Hub Bypass (BYP):</b> If set, the Trace Hub logic will be bypassed

§ §



# 11 UART Interface (D30:F0/F1 and D25:F0)

## 11.1 UART PCI Configuration Registers Summary

Table 11-1. Summary of UART PCI Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Device ID and Vendor ID Register (DEVVENDID)—Offset 0h	See register
4h	7h	Status and Command (STATUSCOMMAND)—Offset 4h	100000h
8h	Bh	Revision ID and Class Code (REVCLASSCODE)—Offset 8h	0h
Ch	Fh	Cache Line Latency Header and BIST (CLLATHEADERBIST)—Offset Ch	0h
10h	13h	Base Address Register (BAR)—Offset 10h	0h
14h	17h	Base Address Register High (BAR_HIGH)—Offset 14h	0h
18h	1Bh	Base Address Register 1 (BAR1)—Offset 18h	0h
1Ch	1Fh	Base Address Register1 High (BAR1_HIGH)—Offset 1Ch	0h
2Ch	2Fh	Subsystem Vendor and Subsystem ID (SUBSYSTEMID)—Offset 2Ch	0h
30h	33h	Expansion ROM Base Address (EXPANSION_ROM_BASEADDR)—Offset 30h	0h
34h	37h	Capabilities Pointer (CAPABILITYPTR)—Offset 34h	80h
3Ch	3Fh	Interrupt Register (INTERRUPTREG)—Offset 3Ch	100h
80h	83h	Power Management Capability ID (POWERCAPID)—Offset 80h	48030001h
84h	87h	PME Control and Status (PMECTRLSTATUS)—Offset 84h	8h
90h	93h	PCI Device Idle Capability Record (PCIDEVIDLE_CAP_RECORD)—Offset 90h	F0140009h
98h	9Bh	SW LTR Update MMIO Location Register (D0I3_CONTROL_SW_LTR_MMIO_REG)—Offset 98h	0h
9Ch	9Fh	Device IDLE pointer register (DEVICE_IDLE_POINTER_REG)—Offset 9Ch	0h
A0h	A3h	Device PG Config (D0I3_MAX_POW_LAT_PG_CONFIG)—Offset A0h	800h

### 11.1.1 Device ID and Vendor ID Register (DEVVENDID)—Offset 0h


#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** xxxx8086h





Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	<b>Device ID (DEVICEID):</b> This is a 16-bit value assigned to the controller. See the Device and Version ID Table in Volume 1 for the default value.
15:0	8086 RO	<b>Vendor ID (VENDORID):</b> Identifies the manufacturer of the device.


### 11.1.2 Status and Command (STATUSCOMMAND)—Offset 4h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 100000h



Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29	0h RW/1C	<b>Received Master Abort (RMA):</b> If the completion status received from is UR, this bit is set. S/W writes a '1' to this bit to clear it.
28	0h RW/1C	<b>Received Target Abort (RTA):</b> If the completion status received is CA, this bit is set. S/W writes a '1' to this bit to clear it.
27:21	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
20	1h RO	<b>Capabilities List (CAPLIST):</b> Indicates that the controller contains a capabilities pointer list. The first item is pointed to by looking at configuration offset 34h.
19	0h RO	<b>Interrupt Status (INTR_STATUS):</b> This bit reflects state of interrupt in the device. Only when the Interrupt Disable bit in the command register is a 0 and this Interrupt Status bit is a 1, will the device's/function's interrupt message be sent. Setting the Interrupt Disable bit to a 1 has no effect on the state of this bit. This bit reflects Legacy interrupt status.
18:11	0h RO	Reserved.
10	0h RW	<b>Interrupt Disable (INTR_DISABLE):</b> Setting this bit disables INTx assertion. The interrupt disabled is legacy INTx# interrupt.
9	0h RO	Reserved.
8	0h RW	<b>SERR# Enable (SERR_ENABLE):</b> Not implemented
7:3	0h RO	Reserved.
2	0h RW	<b>Bus Master Enable (BME)</b>
1	0h RW	<b>Memory Space Enable (MSE):</b> 0 = Disables memory mapped Configuration space. 1 = Enables memory mapped Configuration space.
0	0h RO	Reserved.


### 11.1.3 Revision ID and Class Code (REVCLASSCODE)—Offset 8h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	<b>Class Codes (CLASS_CODES):</b> The register is read-only and is used to identify the generic function of the device.
7:0	0h RO	<b>Revision ID (RID):</b> Indicates stepping of the host controller. Refer to Device and Revision ID table in Vol1 for specific value.


### 11.1.4 Cache Line Latency Header and BIST (CLLHEADERBIST)—Offset Ch

**Access Method**


**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RO	<b>Multi Function Device (MULFNDEV):</b> 0 = Single Function Device 1 = Multi Function device
22:16	0h RO	<b>Header Type (HEADERTYPE):</b> Implements Type 0 Configuration header.
15:8	0h RO	<b>Latency Timer (LATTIMER):</b> Hardwired to 00h.
7:0	0h RW	<b>Cache Line Size (CACHELINE_SIZE)</b>



### 11.1.5 Base Address Register (BAR)—Offset 10h


Bits [31:12] indicate the Base Address register. Power-up software can determine how much address space the Interface Module requires by writing a value of all ones to the register and then reading the value back. The register returns zeros in all don't-care address bits, effectively specifying the address space required.

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>Base Address (BASEADDR):</b> Provides system memory base address for the controller.
11:4	0h RO	<b>Size Indicator (SIZEINDICATOR)</b>
3	0h RO	<b>Prefetchable (PREFETCHABLE):</b> Indicates that this BAR is not prefetchable.
2:1	0h RO	<b>Type (TYPE):</b> 00 indicates BAR lies in 32bit address range 10 Indicates BAR lies in 64 bit address range
0	0h RO	<b>Memory Space Indicator (MESSAGE_SPACE):</b> '0' Indicates this BAR is present in the memory space.


### 11.1.6 Base Address Register High (BAR\_HIGH)—Offset 14h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Base Address High (BASEADDR_HIGH)</b>


### 11.1.7 Base Address Register 1 (BAR1)—Offset 18h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>Base Address Register1 (BASEADDR1):</b> This field is present if BAR1 is enabled.
11:4	0h RO	<b>Size Indicator (SIZEINDICATOR1):</b> Always will be zero as minimum size is 4K.



Bit Range	Default and Access	Field Name (ID): Description
3	0h RO	<b>Prefetchable (PREFETCHABLE1):</b> Indicates that this BAR is not prefetchable.
2:1	0h RO	<b>Type (TYPE1):</b> 00 indicates BAR lies in 32bit address range 10 Indicates BAR lies in 64 bit address range.
0	0h RO	<b>MESSAGE_SPACE1</b>


### 11.1.8 Base Address Register1 High (BAR1\_HIGH)—Offset 1Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Base Address High 1 (BASEADDR1_HIGH)</b>


### 11.1.9 Subsystem Vendor and Subsystem ID (SUBSYSTEMID)—Offset 2Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/O	<b>Subsystem ID (SUBSYSTEMID):</b> The register, in combination with the Subsystem Vendor ID register make it possible for the operating environment to distinguish one subsystem from the other. This register is a Read Write Once type register.
15:0	0h RW/O	<b>Subsystem Vendor ID (SUBSYSTEMVENDORID):</b> The register, in combination with the Subsystem ID register, enables the operating environment to distinguish one subsystem from the other. This register is a Read Write Once register.


### 11.1.10 Expansion ROM Base Address (EXPANSION\_ROM\_BASEADDR)—Offset 30h


**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>Expansion ROM Base (EXPANSION_ROM_BASE):</b> Value of 0 indicates no support for Expansion ROM.


### 11.1.11 Capabilities Pointer (CAPABILITYPTR)—Offset 34h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 80h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	80h RO	<b>Capabilities Pointer (CAPPTR_POWER):</b> Indicates what the next capability is. This capability points to the PM Capability (0x80) structure.

### 11.1.12 Interrupt Register (INTERRUPTREG)—Offset 3Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 100h





3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
MAX_LAT			MIN_GNT		RSVD	INTPIN	INTLINE	

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Max Latency (MAX_LAT):</b> Value of 0 indicates device has no major requirements for the settings of latency timers
23:16	0h RO	<b>Min Latency (MIN_GNT):</b> Value of 0 indicates device has no major requirements for the settings of latency timers
15:12	0h RO	Reserved.
11:8	1h RO	<b>Interrupt Pin (INTPIN)</b>
7:0	0h RW	<b>Interrupt Line (INTLINE):</b> Used to communicate to software the interrupt line that the interrupt pin is connected to.

### 11.1.13 Power Management Capability ID (POWERCAPID)—Offset 80h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 48030001h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	1	0	0	0	0	0	0	0
0	1	0	0	0	1	1	0	0
PMESUPPORT		RSVD		VERSION	NXTCAP		POWER_CAP	



Bit Range	Default and Access	Field Name (ID): Description
31:27	9h RO	<b>PME Support (PMESUPPORT)</b>
26:19	0h RO	Reserved.
18:16	3h RO	<b>Version (VERSION):</b> Indicates support for Revision 1.2 of the PCI Power Management Specification
15:8	0h RO	<b>Next Capability (NXTCAP):</b> Points to the next capability structure. This points to NULL.
7:0	1h RO	<b>Power Management Capability (POWER_CAP):</b> Indicates power management capability.


### 11.1.14 PME Control and Status (PMECTRLSTATUS)—Offset 84h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 8h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
3	1h RO	<b>No Soft Reset (NO_SOFT_RESET):</b> When set, this bit indicates that devices transitioning from D3hot to D0 because of PowerState commands do not perform an internal reset. Configuration Context is preserved.
2	0h RO	Reserved.
1:0	0h RW	<b>Power State (POWERSTATE):</b> This field is used both to determine the current power state and to set a new power state. The values are: 00 = D0 state 11 = D3HOT state Others = Reserved Notes: If software attempts to write a value of 01b or 10b in to this field, the data is discarded and no state change occurs. When in the D3HOT states, interrupts are blocked.

### 11.1.15 PCI Device Idle Capability Record (PCIDEVIDLE\_CAP\_RECORD)—Offset 90h

#### Access Method


**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** F0140009h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
1 1 1 1	0 0 0 0	0 0 0 1	0 1 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 0 0 1
VEND_CAP	REVID	CAP_LENGTH	NEXT_CAP	CAPID				

Bit Range	Default and Access	Field Name (ID): Description
31:28	Fh RO	<b>Vendor Capability (VEND_CAP):</b> Indicates this is Vendor Specific capability.
27:24	0h RO	<b>Revision ID (REVID):</b> Revision ID of capability structure



Bit Range	Default and Access	Field Name (ID): Description
23:16	14h RO	<b>Length (CAP_LENGTH):</b> Indicates the number of bytes in the capability structure.
15:8	0h RO	<b>Next Capability (NEXT_CAP):</b> Points to the next capability structure. This points to NULL.
7:0	9h RO	<b>Capability ID (CAPID)</b>


### 11.1.16 SW LTR Update MMIO Location Register (D0I3\_CONTROL\_SW\_LTR\_MMIO\_REG)—Offset 98h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	<b>Location Pointer Offset (SW_LAT_DWORD_OFFSET):</b> This register contains the location pointer to the SW LTR register in MMIO space, as an offset from the specified BAR. The value of this register is a don't care, if the Valid bit is not set.
3:1	0h RO	<b>BAR Number (SW_LAT_BAR_NUM):</b> Indicates that the SW LTR update MMIO location is always at BAR0.
0	0h RO	<b>Valid (SW_LAT_VALID)</b>

### 11.1.17 Device IDLE pointer register (DEVICE\_IDLE\_POINTER\_REG)—Offset 9Ch

**Access Method**



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
DWORD_OFFSET							BAR_NUM	VALID

Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	<b>DevIdle Pointer (DWORD_OFFSET):</b> This register contains the location pointer to the DevIdle register in MMIO space, as an offset from the specified BAR. The value of this register is a don't care, if the Valid bit is not set.
3:1	0h RO	<b>BAR Number (BAR_NUM):</b> Indicates that the DevIdle update MMIO location is always at BAR0
0	0h RO	<b>Valid (VALID):</b> 0= not valid 1= valid

### 11.1.18 Device PG Config (D0I3\_MAX\_POW\_LAT\_PG\_CONFIG)—Offset A0h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 800h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	0	0
RSVD				PGE I3_ENABLE PMCRE	RSVD	POW_LAT_SCALE	POW_LAT_VALUE	



Bit Range	Default and Access	Field Name (ID): Description
31:19	0h RO	Reserved.
18	0h RW	<b>PG Enable (PGE):</b> If clear, then the controller will never request a PG. If set, then the controller may request PG when proper conditions are met. Note: This Bit must be set by BIOS for PG to function
17	0h RW	<b>I3 Enable (I3_ENABLE):</b> If '1', then the function will power gate when idle and the DevIdle register (DevIdleC[2] = '1') is set.
16	0h RW	<b>PMC Request Enable (PMCRE):</b> If this bit is set to '1', the function will power gate when idle.
15:13	0h RO	Reserved.
12:10	2h RW/O	<b>Power On Latency Scale (POW_LAT_SCALE):</b> Support for codes 010 (1us) or 011 (32us) for Exit Latency Scale (1us - 32ms total span) only. This value is written by BIOS to communicate to the Driver.
9:0	0h RW/O	<b>Power On Latency Value (POW_LAT_VALUE):</b> This value is written by BIOS to communicate to the Driver.

## 11.2 UART Memory Mapped Registers Summary

The registers in this section are memory-mapped registers based on the BAR defined in PCH Configuration space.

**Table 11-2. Summary of UART Memory Mapped Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Receive Buffer Register (RBR)—Offset 0h	0h
0h	3h	Transmit Holding Register (THR)—Offset 0h	0h
0h	3h	Divisor Latch Low Register (DLL)—Offset 0h	0h
4h	7h	Interrupt Enable Register (IER)—Offset 4h	0h
4h	7h	Divisor Latch High (DLH)—Offset 4h	0h
8h	Bh	Interrupt Identification (IIR)—Offset 8h	0h
8h	Bh	FIFO Control (FCR)—Offset 8h	1h
Ch	Fh	Line Control Register (LCR)—Offset Ch	0h
10h	13h	MCR (MCR)—Offset 10h	0h
14h	17h	LSR (LSR)—Offset 14h	60h
18h	1Bh	MSR (MSR)—Offset 18h	0h
1Ch	1Fh	SCR (SCR)—Offset 1Ch	0h
30h	33h	SRBR_STHR0 (SRBR_STHR0)—Offset 30h	0h
70h	73h	FAR (FAR)—Offset 70h	0h
74h	77h	TFR (TFR)—Offset 74h	0h



**Table 11-2. Summary of UART Memory Mapped Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
78h	7Bh	RFW (RFW)—Offset 78h	0h
7Ch	7Fh	USR (USR)—Offset 7Ch	6h
80h	83h	TFL (TFL)—Offset 80h	0h
84h	87h	RFL (RFL)—Offset 84h	0h
88h	8Bh	SRR (SRR)—Offset 88h	0h
8Ch	8Fh	SRTS (SRTS)—Offset 8Ch	0h
90h	93h	SBCR (SBCR)—Offset 90h	0h
94h	97h	SDMAM (SDMAM)—Offset 94h	0h
98h	9Bh	SFE (SFE)—Offset 98h	0h
9Ch	9Fh	SRT (SRT)—Offset 9Ch	0h
A0h	A3h	STET (STET)—Offset A0h	0h
A4h	A7h	HTX (HTX)—Offset A4h	0h
A8h	ABh	DMASA (DMASA)—Offset A8h	0h
F4h	F7h	CPR (CPR)—Offset F4h	43F32h

### 11.2.1 Receive Buffer Register (RBR)—Offset 0h


RBR mode is only available when LCR register, DLAB bit = 0.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	0h RO	<b>Receive Buffer (RBR):</b> Data byte received on the serial input port in UART mode. The data in this register is valid only if the Data Ready (DR) bit in the Line Status Register (LCR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it is overwritten, resulting in an over-run error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO is preserved, but any incoming data are lost and an over-run error occurs.

### 11.2.2 Transmit Holding Register (THR)—Offset 0h


THR mode is only available when LCR register, DLAB bit = 0.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	0h w	<b>Transmit Holding Register (THR):</b> Data to be transmitted on the serial output port in UART mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] = 0) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] = 1) and THRE is set, 64 characters of data may be written to the THR before the FIFO is full. Any attempt to write data when the FIFO is full results in the write data being lost.





### 11.2.3 Divisor Latch Low Register (DLL)—Offset 0h


DLL mode is only available when LCR register, DLAB bit = 1.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	0h RW	<p><b>Devisor Latch Low (DLL):</b> Lower 8 bits of a 16-bit, read/write Divisor Latch register that contains the baud rate divisor for the UART. This register may be accessed only when the DLAB bit (LCR[7]) is set.</p> <p>The output baud rate is equal to the serial clock frequency divided by sixteen times the value of the baud rate divisor, as follows:  <math>\text{baud rate} = (\text{serial clock freq}) / (16 * \text{divisor})</math>.</p> <p>Note that with the Divisor Latch Registers (DLL and DLH) set to zero, the baud clock is disabled and no serial communications occur.</p>

### 11.2.4 Interrupt Enable Register (IER)—Offset 4h


IER mode is only available when LCR register [7] (DLAB bit) = 0.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7	0h RW	<b>PTIME (PTIME):</b> THRE Interrupt Mode Enable: This is used to enable/disable the generation of THRE Interrupt. 0 = disabled 1 = enabled
6:4	0h RO	Reserved.
3	0h RW	<b>EDSSI (EDSSI):</b> Enable Modem Status Interrupt: This is used to enable/disable the generation of Modem Status Interrupt. This is the fourth highest priority interrupt. 0 = disabled 1 = enabled
2	0h RW	<b>ELSI (ELSI):</b> Enable Receiver Line Status Interrupt. This is used to enable/disable the generation of Receiver Line Status Interrupt. This is the highest priority interrupt. 0 = disabled 1 = enabled
1	0h RW	<b>ETBEI (ETBEI):</b> Enable Transmit Holding Register Empty Interrupt. This is used to enable/disable the generation of Transmitter Holding Register Empty Interrupt. This is the third highest priority interrupt. 0 = disabled 1 = enabled
0	0h RW	<b>ERBFI (ERBFI):</b> Enable Received Data Available Interrupt. This is used to enable/disable the generation of Received Data Available Interrupt and the Character Timeout Interrupt (if in FIFO mode and FIFOs enabled). These are the second highest priority interrupts. 0 = disabled 1 = enabled

### 11.2.5 Divisor Latch High (DLH)—Offset 4h

DLH mode is only available when LCR register [7] (DLAB bit) = 1

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD							DLH	

Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	0h RW	<b>Devvisor Latch High (DLH):</b> Upper 8-bits of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may be accessed only when the DLAB bit (LCR[7]) is set. The output baud rate is equal to the serial clock frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor). Note that with the Divisor Latch Registers (DLL and DLH) set to zero, the baud clock is disabled and no serial communications occur.

### 11.2.6 Interrupt Identification (IIR)—Offset 8h

Note that the register can also be used as FIFO Control Register (FCR) when it is written to.


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
RSVD							FIFOSE	RSVD	IID



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:6	0h RO	<b>FIFOSE (FIFOSE):</b> FIFOs Enabled. This is used to indicate whether the FIFOs are enabled or disabled. 00 = disabled 11 = enabled
5:4	0h RO	Reserved.
3:0	0h RO	<b>Interrupt ID. (IID):</b> This indicates the highest priority pending interrupt which can be one of the following types: 0000 = modem status 0001 = no interrupt pending 0010 = THR empty 0100 = received data available 0110 = receiver line status 0111 = busy detect 1100 = character timeout Note: An interrupt of type 0111 (busy detect) is never indicated because the controller is compatible with UART_16550 mode. Bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt.

### 11.2.7 FIFO Control (FCR)—Offset 8h

Note that the register can also be used as Interrupt Identification register (IIR) when it is read from.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 1h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 1
RSVD						RCVR	TET	RSVD XFIFOR RFIFOR FIFOE



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:6	0h WO	<b>RCVR Trigger (RCVR):</b> This is used to select the trigger level in the receiver FIFO at which the Received Data Available Interrupt is generated. The following trigger levels are supported: 00 = 1 character in the FIFO 01 = FIFO ¼ full 10 = FIFO ½ full 11 = FIFO 2 less than full
5:4	0h WO	<b>TX Empty Trigger (TET):</b> This is used to select the empty threshold level at which the THRE Interrupts are generated when the mode is active. The following trigger levels are supported: 00 = FIFO empty 01 = 2 characters in the FIFO 10 = FIFO ¼ full 11 = FIFO ½ full
3	0h RO	Reserved.
2	0h WO	<b>XMIT FIFO Reset (XFIFOR):</b> This resets the control portion of the transmit FIFO and treats the FIFO as empty. Note that this bit is 'self-clearing'. It is not necessary to clear this bit.
1	0h WO	<b>RCVR FIFO Reset (RFIFOR):</b> This resets the control portion of the receive FIFO and treats the FIFO as empty. Note that this bit is 'self-clearing'. It is not necessary to clear this bit.
0	1h WO	<b>FIFOs Enabled (FIFOE):</b> This is used to indicate whether the FIFOs are enabled or disabled. 00 = disabled 11 = enabled

### 11.2.8 Line Control Register (LCR)—Offset Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
			RSVD				DLAB	BREAK
							RSVD	EPS
							PEN	STOP
							DLS	



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7	0h RW	<b>Divisor Latch Access Bit (DLAB):</b> This bit is used to enable reading and writing of the Divisor Latch register(DLL and DLH) to set the baud rate of the UART. This bit must be cleared after initialbaud rate setup in order to access other registers
6	0h RW	<b>Break Control Bit (BREAK):</b> This is used to cause a break condition to be transmitted to the receiving device. If set to one the serial output is forced to the spacing (logic 0) state. When not in Loopback Mode, as determined by MCR[4], the serial out line is forced low until the Break bit is cleared. If SIR_MODE == Enabled and active (MCR[6] set to one) the sir_out_n line is continuously pulsed. When in Loopback Mode, the break condition is internally looped back to the receiver and the sir_out_n line is forced low.
5	0h RO	Reserved.
4	0h RW	<b>Even Parity Select (EPS):</b> Even Parity Select. If UART_16550_COMPATIBLE == NO, then writeable only when UART is not busy (USR[0] is zero); otherwise always writable, always readable. This is used to select between even and odd parity, when parity is enabled (PEN set to one). If set to one, an even number of logic 1s is transmitted or checked. If set to zero, an odd number of logic 1s is transmitted or checked. Reset Value: 0x0
3	0h RW	<b>Parity Enable (PEN):</b> Parity Enable. This bit is used to enable and disable parity generation and detection in transmitted and received serial character respectively. 0 = parity disabled 1 = parity enabled
2	0h RW	<b>Number of Stop Bits (STOP):</b> This is used to select the number of stop bits per character that the peripheral transmits and receives. If set to zero, one stop bit is transmitted in the serial data. If set to one and the data bits are set to 5 (LCR[1:0] set to zero) one and a half stop bits is transmitted. Otherwise, two stop bits are transmitted. Note that regardless of the number of stop bits selected, the receiver checks only the first stop bit. 0 = 1 stop bit 1 = 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit
1:0	0h RW	<b>Data Length Select (DLS):</b> This is used to select the number of data bits per character that the peripheral transmits and receives. The number of bit that may be selected areas follows: 00 = 5 bits 01 = 6 bits 10 = 7 bits 11 = 8 bits



### 11.2.9 MCR (MCR)—Offset 10h


Modem Control Register

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:6	0h RO	Reserved.
5	0h RW	<b>AFCE (AFCE):</b> Auto Flow Control Enable. When FIFOs are enabled and the Auto Flow Control Enable (AFCE) bit is set. The bit is used to help for flow control using external IO pins with the pairing device. 0 = Auto Flow Control Mode disabled 1 = Auto Flow Control Mode enabled
4	0h RW	<b>LoopBack (LoopBack):</b> LoopBack Bit. This is used to put the UART into a diagnostic mode for test purposes. Data on the serial out line is held high, while serial data output is looped back to the serial in line, internally. In this mode all the interrupts are fully functional. Also, in loop back mode, the modem control input (cts_n,) are disconnected and the modem control output (rts_n) are looped back to the inputs, internally.
3	0h RW	<b>Reserved</b>



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>Reserved</b>
1	0h RW	<p><b>RTS (RTS):</b> Request to Send. This is used to directly control the Request to Send (rts_n) output. The Request To Send output is used to inform the modem or data set that the UART is ready to exchange data.</p> <p>When Auto RTS Flow Control is not enabled (MCR[5] set to zero), the rts_n signal is set low by programming MCR[1] (RTS) to a high. In Auto Flow Control, (MCR[5] set to one) and FIFOs enable (FCR[0] set to one), the rts_n output is controlled in the same way, but is also gated with the receiver FIFO threshold trigger (rts_n is inactive high when above the threshold). The rts_n signal is de-asserted when MCR[1] is set low.</p> <p>Note that in Loopback mode (MCR[4] set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</p>
0	0h RW	<b>Reserved</b>

### 11.2.10 LSR (LSR)—Offset 14h

Line Status Register

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 60h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
			RSVD				RFE	TEMT
							THRE	BT
							FE	PE
							OE	DR





Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7	0h RW	<p><b>RFE (RFE):</b> Receiver FIFO Error bit. This bit is only relevant when FIFOs are enabled (FCR[0] set to one). This is used to indicate if there is at least one parity error, framing error, or break indication in the FIFO.</p> <p>0 = no error in RX FIFO 1 = error in RX FIFO</p> <p>This bit is cleared when the LSR is read and the character with the error is at the top of the receiver FIFO and there are no subsequent errors in the FIFO</p>
6	1h RW	<p><b>TEMT (TEMT):</b> Transmitter Empty bit. If FIFOs enabled(FCR[0] set to one), this bit is set whenever the Transmitter Shift Register and the FIFO are both empty. If FIFOs are disabled, this bit is set whenever the Transmitter Holding Register and the Transmitter Shift Register are both empty.</p>
5	1h RW	<p><b>THRE (THRE):</b> Transmit Holding Register Empty bit. If THRE mode is disabled (IER[7] set to zero) and regardless of FIFO's being implemented/enabled or not, this bit indicates that the THR or TX FIFO is empty. This bit is set whenever data is transferred from the THR or TX FIFO to the transmitter shift register and no new data has been written to the THR or TX FIFO. This also causes a THRE Interrupt to occur, if the THRE Interrupt is enabled. If both THRE Interrupt and FIFO modes are active (IER[7] set to one and FCR[0] set to one respectively), the functionality is switched to indicate the transmitter FIFO is full, and no longer controls THRE interrupts, which are then controlled by the FCR[5:4] threshold setting</p>
4	0h RW	<p><b>BI (BI):</b> Break Interrupt bit. This is used to indicate the detection of a break sequence on the serial input data. It is set whenever the serial input (sin) is held in a logic '0' state for longer than the sum of start time + data bits + parity + stop bits. A break condition on serial input causes one and only one character, consisting of all zeros, to be received by the UART. In the FIFO mode, the character associated with the break condition is carried through the FIFO and is revealed when the character is at the top of the FIFO. Reading the LSR clears the BI bit. In the non-FIFO mode, the BI indication occurs immediately and persists until the LSR is read.</p>



Bit Range	Default and Access	Field Name (ID): Description
3	0h RW	<p><b>FE (FE):</b> Framing Error bit. This is used to indicate the occurrence of a framing error in the receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received data. In the FIFO mode, since the framing error is associated with a character received, it is revealed when the character with the framing error is at the top of the FIFO. When a framing error occurs, the UART tries to resynchronize. It does this by assuming that the error was due to the start bit of the next character and then continues receiving the other bit i.e. data, and/or parity and stop. It should be noted that the Framing Error (FE) bit(LSR[3]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit(LSR[4]).</p> <p>0 = no framing error 1 = framing error Reading the LSR clears the FE bit.</p>
2	0h RW	<p><b>PE (PE):</b> Parity Error bit. This is used to indicate the occurrence of a parity error in the receiver if the Parity Enable (PEN) bit (LCR[3]) is set. In the FIFO mode, since the parity error is associated with a character received, it is revealed when the character with the parity error arrives at the top of the FIFO. It should be noted that the Parity Error (PE) bit (LSR[2]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]).</p> <p>0 = no parity error 1 = parity error Reading the LSR clears the PE bit.</p>
1	0h RW	<p><b>OE (OE):</b> Overrun error bit. This is used to indicate the occurrence of an overrun error. This occurs if a new data character was received before the previous data was read. In the non-FIFO mode, the OE bit is set when a new character arrives in the receiver before the previous character was read from the RBR. When this happens, the data in the RBR is overwritten. In the FIFO mode, an overrun error occurs when the FIFO is full and anew character arrives at the receiver. The data in the FIFO is retained and the data in the receive shift register is lost.</p> <p>0 = no overrun error 1 = overrun error Reading the LSR clears the OE bit.</p>
0	0h RW	<p><b>DR (DR):</b> Data Ready bit. This is used to indicate that the receiver contains at least one character in the RBR or the receiver FIFO.</p> <p>0 = no data ready 1 = data ready This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</p>

### 11.2.11 MSR (MSR)—Offset 18h

Modem Status Register


#### Access Method




Type: MEM Register  
(Size: 32 bits)

Device: 30  
Function: 0

Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7	0h RO	<b>Reserved</b>
6	0h RO	<b>Reserved</b>
5	0h RO	<b>Reserved</b>
4	0h RO	<b>CTS (CTS):</b> Clear to Send. This is used to indicate the current state of the modem control line cts_n. This bit is the complement of cts_n. When the Clear to Send input (cts_n) is asserted it is an indication that the modem or data set is ready to exchange data with the UART. 0 = cts_n input is de-asserted (logic 1) 1 = cts_n input is asserted (logic 0) In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).
3	0h RO	<b>Reserved</b>
2	0h RO	<b>Reserved</b>
1	0h RO	<b>Reserved</b>
0	0h RO	<b>DCTS (DCTS):</b> Delta Clear to Send. This is used to indicate that the modem control line cts_n has changed since the last time the MSR was read. 0 = no change on cts_n since last read of MSR 1 = change on cts_n since last read of MSR Reading the MSR clears the DCTS bit. In Loopback Mode (MCR[4] = 1), DCTS reflects changes on MCR[1] (RTS). Note, if the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.



### 11.2.12 SCR (SCR)—Offset 1Ch


Scratchpad Register

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	0h RW	<b>scr (scr):</b> This register is for programmers to use as a temporary storage space.

### 11.2.13 SRBR\_STHR0 (SRBR\_STHR0)—Offset 30h

NOTE: There are a total of 16 Shadow Receive Buffer Registers (SRBR\_STHR[15:0]). The register description is the same for all of them. The other registers are at the following offsets:


- SRBR\_STHR1 at offset 34h
- SRBR\_STHR2 at offset 38h
- SRBR\_STHR3 at offset 3Ch
- .....
- SRBR\_STHR14 at offset 68h
- SRBR\_STHR15 at offset 6Ch

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	0h RW	<p><b>srbr_sthr0 (srbr_sthr0):</b> Used as SRBR:            This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set.            If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it is overwritten, resulting in an overrun error.            If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO are preserved, but any incoming data is lost. An overrun error also occurs.</p> <p>Used as STHR:            This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set.            If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten.            If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p>

### 11.2.14 FAR (FAR)—Offset 70h


FIFO Access Register

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW	<b>srbr_sthr (srbr_sthr):</b> Writes have no effect when FIFO_ACCESS == No, always readable. This register is use to enable a FIFO access mode for testing, so that the receive FIFO can be written by the master and the transmit FIFO can be read by the master when FIFOs are implemented and enabled. When FIFOs are not implemented or not enabled it allows the RBR to be written by the master and the THR to be read by the master. 0 = FIFO access mode disabled 1 = FIFO access mode enabled Note, that when the FIFO access mode is enabled/disabled, the control portion of the receive FIFO and transmit FIFO is reset and the FIFOs are treated as empty. Reset Value: 0x0

### 11.2.15 TFR (TFR)—Offset 74h


Transmit FIFO Read


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	0h RW	<b>tfr (tfr)</b> : Transmit FIFO Read. These bits are only valid when FIFO access mode is enabled (FAR[0] is set to one). When FIFOs are implemented and enabled, reading this register gives the data at the top of the transmit FIFO. Each consecutive read pops the transmit FIFO and gives the next data value that is currently at the top of the FIFO. When FIFOs are not implemented or not enabled, reading this register gives the data in the THR. Reset Value: 0x0

### 11.2.16 RFW (RFW)—Offset 78h


Receive FIFO Write

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h na	<b>Reserved</b>



Bit Range	Default and Access	Field Name (ID): Description
9	0h WO	<b>RFPE (RFPE):</b> Receive FIFO Framing Error. These bits are only valid when FIFO access mode is enabled (FAR[0] is set to one). When FIFOs are enabled, this bit is used to write framing error detection information to the receive FIFO. When FIFOs are not implemented or not enabled, this bit is used to write framing error detection information to the RBR.
8	0h WO	<b>RFPE (RFPE):</b> Receive FIFO Parity Error. These bits are only valid when FIFO access mode is enabled (FAR[0] is set to one). When FIFOs are enabled, this bit is used to write parity error detection information to the receive FIFO. When FIFOs are not implemented or not enabled, this bit is used to write parity error detection information to the RBR.
7:0	0h WO	<b>RFWD (RFWD):</b> Receive FIFO Write Data. These bits are only valid when FIFO access mode is enabled (FAR[0] is set to one). When FIFOs are enabled, the data that is written to the RFWD is pushed into the receive FIFO. Each consecutive write pushes the new data to the next write location in the receive FIFO. When FIFOs are not implemented or not enabled, the data that is written to the RFWD is pushed into the RBR.

### 11.2.17 USR (USR)—Offset 7Ch

UART Status Register

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 6h

3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0	0			
RSVD							RF	RFNE	TFE	TFNE	
								0	1	1	0





Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h RO	<b>RFF (RFF):</b> Receive FIFO Full. This is used to indicate that the receive FIFO is completely full. 0 = Receive FIFO not full 1 = Receive FIFO Full This bit is cleared when the RX FIFO is no longer full.
3	0h RO	<b>RFNE (RFNE):</b> Receive FIFO Not Empty. This is used to indicate that the receive FIFO contains one or more entries. 0 = Receive FIFO is empty 1 = Receive FIFO is not empty This bit is cleared when the RX FIFO is empty.
2	1h RO	<b>TFE (TFE):</b> Transmit FIFO Empty. This is used to indicate that the transmit FIFO is completely empty. 0 = Transmit FIFO is not empty 1 = Transmit FIFO is empty This bit is cleared when the TX FIFO is no longer empty
1	1h RO	<b>TFNF (TFNF):</b> Transmit FIFO Not Full. This is used to indicate that the transmit FIFO in not full. 0 = Transmit FIFO is full 1 = Transmit FIFO is not full This bit is cleared when the TX FIFO is full.
0	0h RO	<b>Reserved</b>

### 11.2.18 TFL (TFL)—Offset 80h

Transmit FIFO Level

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD							TF	



Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4:0	0h RO	<b>tfl (tfl)</b> : Transmit FIFO Level. This indicates the number of data entries in the transmit FIFO. Reset Value: 0x0

### 11.2.19 RFL (RFL)—Offset 84h


Receive FIFO Level

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4:0	0h RO	<b>rfl (rfl)</b> : Receive FIFO Level. This indicates the number of data entries in the receive FIFO. Reset Value: 0x0

### 11.2.20 SRR (SRR)—Offset 88h


Software Reset Register

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RO	Reserved.
2	0h RW	<b>XFR (XFR):</b> XMIT FIFO Reset. This is a shadow register for the XMIT FIFO Reset bit (FCR[2]). This can be used to remove the burden on software having to store previously written FCR values (which are pretty static) just to reset the transmit FIFO. This resets the control portion of the transmit FIFO and treats the FIFO as empty. Note that this bit is 'self-clearing'. It is not necessary to clear this bit.
1	0h RW	<b>RFR (RFR):</b> RCVR FIFO Reset. This is a shadow register for the RCVR FIFO Reset bit (FCR[1]). This can be used to remove the burden on software having to store previously written FCR values (which are pretty static) just to reset the receive FIFO This resets the control portion of the receive FIFO and treats the FIFO as empty. Note that this bit is 'self-clearing'. It is not necessary to clear this bit.
0	0h RW	<b>UR (UR):</b> UART Reset. This asynchronously resets the UART controller and synchronously removes the reset assertion.

### 11.2.21 SRTS (SRTS)—Offset 8Ch


Shadow Request to Send

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW	<b>srts (srts):</b> Shadow Request to Send. This is a shadow register for the RTS bit (MCR[1]), this can be used to remove the burden of having to performing a read-modify-write on the MCR. This is used to directly control the Request to Send (rts_n) output. The Request To Send (rts_n) output is used to inform the modem or data set that the DW_apb_uart is ready to exchange data. When Auto RTS Flow Control is not enabled (MCR[5] = 0), the rts_n signal is set low by programming MCR[1] (RTS) to a high. In Auto Flow Control, AFCE_MODE == Enabled and active (MCR[5] = 1) and FIFOs enable (FCR[0] = 1), the rts_n output is controlled in the same way, but is also gated with the receiver FIFO threshold trigger (rts_n is inactive high when above the threshold). Note that in Loopback mode (MCR[4] = 1), the rts_n output is held inactive-high while the value of this location is internally looped back to an input. Reset Value: 0x0

### 11.2.22 SBCR (SBCR)—Offset 90h

Shadow Break Control Bit

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
				RSVD				sbc



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW	<b>sbc</b> ( <b>sbc</b> ): Shadow Break Control Register. This is a shadow register for the Break bit (LCR[6]), this can be used to remove the burden of having to performing a read modify write on the LCR. This is used to cause a break condition to be transmitted to the receiving device. If set to one the serial output is forced to the spacing (logic 0) state. When not in Loopback Mode, as determined by MCR[4], the sout line is forced low until the Break bit is cleared. When in Loopback Mode, the break condition is internally looped back to the receiver.

### 11.2.23 SDMAM (SDMAM)—Offset 94h


Shadow DMA Mode

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0


**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW	<b>sdmam</b> ( <b>sdmam</b> ): Shadow DMA Mode. This is a shadow register for the DMA mode bit (FCR[3]). This can be used to remove the burden of having to store the previously written value to the FCR in memory and having to mask this value so that only the DMA Mode bit gets updated. 0 = mode 0 1 = mode 1

### 11.2.24 SFE (SFE)—Offset 98h

Shadow FIFO Enable




**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW	<b>sfe (sfe):</b> Shadow FIFO Enable. This is a shadow register for the FIFO enable bit (FCR[0]). This can be used to remove the burden of having to store the previously written value to the FCR in memory and having to mask this value so that only the FIFO enable bit gets updated. This enables/disables the transmit (XMIT) and receive (RCVR) FIFOs. If this bit is set to zero (disabled) after being enabled then both the XMIT and RCVR controller portion of FIFOs are reset. Reset Value: 0x0

**11.2.25 SRT (SRT)—Offset 9Ch**


Shadow RCVR Trigger

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RW	<b>srt (srt):</b> Shadow RCVR Trigger. This is a shadow register for the RCVR trigger bits(FCR[7:6]). This can be used to remove the burden of having to store the previously written value to the FCR in memory and having to mask this value so that only the RCVR trigger bit gets updated. This is used to select the trigger level in the receiver FIFO at which the Received Data Available Interrupt is generated. It also determines when the dma_rx_req_n signal is asserted when DMA Mode (FCR[3]) = 1. The following trigger levels are supported: 00 = 1 character in the FIFO 01 = FIFO ¼ full 10 = FIFO ½ full 11 = FIFO 2 less than full

### 11.2.26 STET (STET)—Offset A0h

Shadow TX Empty Trigger. This is a shadow register for the TX empty trigger bits(FCR[5:4]). This can be used to remove the burden of having to store the previously written value to the FCR in memory and having to mask this value so that only the TXempty trigger bit gets updated. This is used to select the empty threshold level at which the THRE Interrupts are generated when the mode is active.


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD								stet



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RW	<p><b>stet (stet):</b> Shadow TX Empty Trigger: This is a shadow register for the TX empty trigger bits(FCR[5:4]). This can be used to remove the burden of having to store the previously written value to the FCR in memory and having to mask this value so that only the TX empty trigger bit gets updated. 165 This is used to select the empty threshold level at which the THRE Interrupts are generated when the mode is active. The following trigger levels are supported:</p> <p>00 = FIFO empty                      01 = 2 characters in the FIFO                      10 = FIFO ¼ full                      11 = FIFO ½ full</p>

### 11.2.27 HTX (HTX)—Offset A4h


Halt TX

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW	<p><b>htx (htx):</b> This register is use to halt transmissions for testing, so that the transmit FIFO can be filled by the master when FIFOs are implemented and enabled.</p> <p>0 = Halt TX disabled                      1 = Halt TX enabled</p> <p>Note, if FIFOs are not enabled, the setting of the halt TX register has no effect on operation.</p>





### 11.2.28 DMASA (DMASA)—Offset A8h


DMA Software Acknowledge

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h WO	<b>dmasa (dmasa):</b> This register is use to perform a DMA software acknowledge if a transfer needs to be terminated due to an error condition. For example, if the DMA disables the channel, then the UART should clear its request. This causes the TX request, TX single, RX request and RX single signals to de-assert. Note that this bit is 'self-clearing'. It is not necessary to clear this bit.

### 11.2.29 CPR (CPR)—Offset F4h

Component Parameter Register

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 43F32h





## 11.3 UART Additional Registers Summary

The registers in this section are memory-mapped registers based on the BAR defined in PCH Configuration space.

**Table 11-3. Summary of UART Additional Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
200h	203h	CLOCKS (CLOCKS)—Offset 200h	0h
204h	207h	RESETS (RESETS)—Offset 204h	0h
210h	213h	Active LTR (ACTIVELTR_VALUE)—Offset 210h	800h
214h	217h	IDLE LTR (IDLELTR_VALUE)—Offset 214h	800h
218h	21Bh	reg_TX_BYTE_COUNT (TX_BYTE_COUNT)—Offset 218h	0h
21Ch	21Fh	reg_RX_BYTE_COUNT (RX_BYTE_COUNT)—Offset 21Ch	0h
228h	22Bh	SW_SCRATCH 0 (SW_SCRATCH_0)—Offset 228h	0h
238h	23Bh	reg_CLOCK_GATE (CLOCK_GATE)—Offset 238h	0h
240h	243h	reg_REMAP_ADDR_LO (REMAP_ADDR_LO)—Offset 240h	0h
244h	247h	reg_REMAP_ADDR_HI (REMAP_ADDR_HI)—Offset 244h	0h
24Ch	24Fh	reg_DEVIDLE_CONTROL (DEVIDLE_CONTROL)—Offset 24Ch	8h
2FCh	2FFh	Capabilities (CAPABILITIES)—Offset 2FCh	10h
618h	61Bh	UART Byte Address Control (GEN_REGRW7)—Offset 618h	0h

### 11.3.1 CLOCKS (CLOCKS)—Offset 200h


Private Clock Configuration


**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>clk_update (clk_update):</b> Update the clock divider after setting new m and n values. 0 – No clock Update 1 – Clock gets updated.
30:16	0h RW	<b>N_VAL (n_val):</b> This is the denominator value (N) for the M over N divider logic that creates CLK_OUT. Used to generate the input clk to the UART.
15:1	0h RW	<b>M_VAL (m_val):</b> The numerator value (M) for the M over N divider logic that creates the CLK_OUT. Used to generate the input clk to the UART.
0	0h RW	<b>clk_en (clk_en):</b> UART Serial Clock (output of M/N, input to UART) Clock Enable 0 – Clock disabled 1 – Clock Enabled.

### 11.3.2 RESETS (RESETS)—Offset 204h

Software Reset

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
RSVD								reset_dma	Reset



Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RO	Reserved.
2	0h	<b>Reset_DMA (reset_dma):</b> Reset the DMA controller
1:0	0h	<p><b>Reset_UART (Reset):</b> UART Host Controller reset. Used to reset the UART Host Controller by SW control. All Configuration State and Operational State will be forced to the Default state. There is no timing requirement (SW can assert and de-assert in back to back transactions)</p> <p>This reset does NOT impact the settings by BIOS, the PCI configuration header information, DMA channel configuration and interrupt assignment/mapping/etc.</p> <p>Driver should re-initialize registers related to Driver context following an UART host controller reset.</p> <p>00 = UART Host Controller is in reset (Reset Asserted)            01 = Reserved            10 = Reserved            11 = UART Host Controller is NOT at reset (Reset Released)</p>

### 11.3.3 Active LTR (ACTIVELTR\_VALUE)—Offset 210h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 800h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
non_snoop_requirement	RSVD	non_snoop_latency_scale	non_snoop_value	snoop_requirement	RSVD	snoop_latency_scale	snoop_value	



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	<b>Non_Snoop_Requirment (non_snoop_requirement):</b> If the Requirement (bit 15) is clear, that indicates that the device has no LTR requirement for this type of traffic (i.e. it can wait for service indefinitely). If the 10-bit latency value is zero it indicates that the device cannot tolerate any delay and needs the best possible service/response time.
30:29	0h RO	Reserved.
28:26	0h RO	<b>Non_Snoop_latency_scale (non_snoop_latency_scale):</b> Support for codes 010 (1us) or 011 (32us) for Snoop Latency Scale (1us -> 32ms total span) only. Writes to this CSR which don't match those values will be dropped completely, next read will return previous value.
25:16	0h RO	<b>Non_Snoop_value (non_snoop_value):</b> 10-bit latency value
15	0h RW	<b>Snoop_Requirment (snoop_requirement):</b> If the Requirement (bit 15) is clear, that indicates that the device has no LTR requirement for this type of traffic (i.e. it can wait for service indefinitely). If the 10-bit latency value is zero it indicates that the device cannot tolerate any delay and needs the best possible service/response time.
14:13	0h RO	Reserved.
12:10	2h RW	<b>Snoop_latency_scale (snoop_latency_scale):</b> Support for codes 010 (1us) or 011 (32us) for Snoop Latency Scale(1us -> 32ms total span) only. Writes to this CSR which do not match those values will be dropped completely, next read will return previous value.
9:0	0h RW	<b>Snoop_value (snoop_value):</b> 10-bit latency value

### 11.3.4 IDLE LTR (IDLELTR\_VALUE)—Offset 214h


**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 800h






**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	<b>tx_count_overflow (tx_count_overflow):</b> 0= count valid 1= count overflow/invalid
30:24	0h RO	Reserved.
23:0	0h RO	<b>tx_byte_count (tx_byte_count):</b> 24-bit up-counter which counts the number of TX Bytes on the Serial bus. The Counter is forced to be cleared by software Read.


### 11.3.6 reg\_RX\_BYTE\_COUNT (RX\_BYTE\_COUNT)—Offset 21Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	<b>rx_count_overflow (rx_count_overflow)</b> : 0= count valid 1= count overflow/invalid
30:24	0h RO	Reserved.
23:0	0h RO	<b>rx_byte_count (rx_byte_count)</b> : 24-bit up-counter which counts the number of RX Bytes on the Serial bus. The Counter is forced to be cleared by software Read.

### 11.3.7 SW SCRATCH 0 (SW\_SCRATCH\_0)—Offset 228h

NOTE: The same registers are available at the following offsets:

SW SCRATCH 1: offset 22Ch

SW SCRATCH 2: offset 230h


SW SCRATCH 3: offset 234h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>reg_SW_Scratch_0 (SW_Scratch_0)</b>



### 11.3.8 reg\_CLOCK\_GATE (CLOCK\_GATE)—Offset 238h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3:2	0h	<b>sw_dma_clk_ctl (sw_dma_clk_ctl):</b> DMA Clock Control 00 = Dyanamic Clock Gate Enable 01 = Reserved 10 = Force iDMA Clock off 11 = Force iDMA Clock on
1:0	0h	<b>sw_ip_clk_ctl (sw_ip_clk_ctl):</b> Clock Control 00 = Dyanamic Clock Gate Enable 01 = Reserved 10 = Force IP Clocks off 11 = Force IP Clocks on


### 11.3.9 reg\_REMAP\_ADDR\_LO (REMAP\_ADDR\_LO)—Offset 240h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>uart_remap_addr_low (uart_remap_addr_low):</b> Low 32 bits of BAR address read by SW


### 11.3.10 reg\_REMAP\_ADDR\_HI (REMAP\_ADDR\_HI)—Offset 244h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>uart_remap_addr_high (uart_remap_addr_high):</b> High 32 bits of BAR address read by SW


### 11.3.11 reg\_DEVIDLE\_CONTROL (DEVIDLE\_CONTROL)—Offset 24Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 8h



Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h RO	<b>Interrupt Request Capable (intr_req_capable):</b> Set to '1' by HW if it is capable of generating an interrupt on command completion, else '0'.
3	1h RW1C	<b>Restore Require (restore_required):</b> When set (by HW), SW must restore state to the controller. The state may have been lost due to a reset or full power lost. SW clears the bit by writing a '1'. This bit will be set on initial power up.
2	0h RW	<b>Device Idle (devidle):</b> SW sets this bit to '1' to move the function into the DevIdle state. Writing this bit to '0' will return the function to the fully active D0 state (D0i0).
1	0h RO	Reserved.
0	0h RO	<b>Command-In-Progress (cmd_in_progress):</b> HW sets this bit on a 1->0 or 0->1 transition of DEVIDLE. While set, the other bits in this register are not valid and it is illegal for SW to write to any bit in this register. HW clears this bit upon completing the DevIdle transition command. When clear, all the other bits in the register are valid and SW may write to any bit. If Interrupt Request (IR) was set for the current command, HW may clear this bit before the interrupt has been made visible to SW, since when SW actually handles a particular interrupt is not visible to the HW. SW writes to this bit have no effect.


### 11.3.12 Capabilities (CAPABLITIES)—Offset 2FCh

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 10h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h RO	<b>DMA Present (iDMA_present):</b> 0= DMA present 1= DMA not present
7:4	1h RO	<b>Instant Type (instance_type):</b> 0000 = IC2 0001 = UART 0010 = SPI 0011 - 1111 = Reserved
3:0	0h RO	<b>Instant Number (instance_number)</b>

### 11.3.13 UART Byte Address Control (GEN\_REGRW7)—Offset 618h


This register controls the 16550 8-Bit Addressing Mode. After setting any of the bits in this register, BIOS/SW must immediately issue an MMIO Read transaction to a UARTn BAR0 + Offset Register (For example: 0x0F8, the read data can be discarded). This MUST BE done in order for the UART 16550 8-bit Legacy Mode to become active.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>UART Byte Address Enable (GEN_REG_RW7):</b> Settings: 0 = Inactive (Off) 1 = Active (On) The following bits are assigned to the UART controllers: Bit 0: UART0 controller Bit 1: UART1 controller Bit 2: UART2 controller Other bits are reserved

## 11.4 UART DMA Controller Registers Summary

The registers in this section are memory-mapped registers based on the BAR defined in PCH Configuration space.

**Table 11-4. Summary of UART DMA Controller Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
800h	803h	DMA Transfer Source Address Low (SAR_LO0)—Offset 800h	0h
804h	807h	DMA Transfer Source Address High (SAR_HI0)—Offset 804h	0h
808h	80Bh	DMA Transfer Destination Address Low (DAR_LO0)—Offset 808h	0h
80Ch	80Fh	DMA Transfer Destination Address High (DAR_HI0)—Offset 80Ch	0h
810h	813h	Linked List Pointer Low (LLP_LO0)—Offset 810h	0h
814h	817h	Linked List Pointer High (LLP_HI0)—Offset 814h	0h
818h	81Bh	Control Register Low (CTL_LO0)—Offset 818h	0h
81Ch	81Fh	Control Register High (CTL_HI0)—Offset 81Ch	0h
820h	823h	Source Status (SSTAT0)—Offset 820h	0h
828h	82Bh	Destination Status (DSTAT0)—Offset 828h	0h
830h	833h	Source Status Address Low (SSTATAR_LO0)—Offset 830h	0h
834h	837h	Source Status Address High (SSTATAR_HI0)—Offset 834h	0h
838h	83Bh	Destination Status Address Low (DSTATAR_LO0)—Offset 838h	0h
83Ch	83Fh	Destination Status Address High (DSTATAR_HI0)—Offset 83Ch	0h
840h	843h	DMA Transfer Configuration Low (CFG_LO0)—Offset 840h	203h
844h	847h	DMA Transfer Configuration High (CFG_HI0)—Offset 844h	0h
848h	84Bh	Source Gather (SGR0)—Offset 848h	0h
850h	853h	Destination Scatter (DSR0)—Offset 850h	0h
AC0h	AC3h	Raw Interrupt Status (RawTfr)—Offset AC0h	0h
AC8h	ACBh	Raw Status for Block Interrupts (RawBlock)—Offset AC8h	0h
AD0h	AD3h	Raw Status for Source Transaction Interrupts (RawSrcTran)—Offset AD0h	0h
AD8h	ADBh	Raw Status for Destination Transaction Interrupts (RawDstTran)—Offset AD8h	0h
AE0h	AE3h	Raw Status for Error Interrupts (RawErr)—Offset AE0h	0h
AE8h	AEBh	Interrupt Status (StatusTfr)—Offset AE8h	0h



**Table 11-4. Summary of UART DMA Controller Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
AF0h	AF3h	Status for Block Interrupts (StatusBlock)—Offset AF0h	0h
AF8h	AFBh	Status for Source Transaction Interrupts (StatusSrcTran)—Offset AF8h	0h
B00h	B03h	Status for Destination Transaction Interrupts (StatusDstTran)—Offset B00h	0h
B08h	B0Bh	Status for Error Interrupts (StatusErr)—Offset B08h	0h
B10h	B13h	Mask for Transfer Interrupts (MaskTfr)—Offset B10h	0h
B18h	B1Bh	Mask for Block Interrupts (MaskBlock)—Offset B18h	0h
B20h	B23h	Mask for Source Transaction Interrupts (MaskSrcTran)—Offset B20h	0h
B28h	B2Bh	Mask for Destination Transaction Interrupts (MaskDstTran)—Offset B28h	0h
B30h	B33h	Mask for Error Interrupts (MaskErr)—Offset B30h	0h
B38h	B3Bh	Clear for Transfer Interrupts (ClearTfr)—Offset B38h	0h
B40h	B43h	Clear for Block Interrupts (ClearBlock)—Offset B40h	0h
B48h	B4Bh	Clear for Source Transaction Interrupts (ClearSrcTran)—Offset B48h	0h
B50h	B53h	Clear for Destination Transaction Interrupts (ClearDstTran)—Offset B50h	0h
B58h	B5Bh	Clear for Error Interrupts (ClearErr)—Offset B58h	0h
B60h	B63h	Combined Status register (StatusInt)—Offset B60h	0h
B98h	B9Bh	DMA Configuration (DmaCfgReg)—Offset B98h	0h
BA0h	BA3h	DMA Channel Enable (ChEnReg)—Offset BA0h	0h

### 11.4.1 DMA Transfer Source Address Low (SAR\_LO0)—Offset 800h

NOTE: SAR\_LO0 is for DMA Channel 0. The same register definition, SAR\_LO1, is available for Channel 1 at address 858h.

SAR\_LO0 (CH0): offset 800h

SAR\_LO1 (CH1): offset 858h


The starting source address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the source address of the current transfer.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>SAR_LO:</b> Current Source Address of DMA transfer.</p> <p>Updated after each source transfer. The SINC field in the CTL_LO[n]: Control Register determines whether the address increments or is left unchanged on every source transfer throughout the block transfer. When the channel is enabled (i.e. CH_EN is 1), the read back value will reflect the updated source transfer addresses. However, when the channel is disabled, the original programmed value will be reflected when reading this register.</p> <p>It's important to notice the following:</p> <ol style="list-style-type: none"> <li>1. Once the block transfer is in progress (i.e. when channel is enabled), the read-back value correlates with the OCP Read Address that one would see in an OCP tracker.</li> <li>2. If the read to this register comes during a block transfer, the LAST DMA Read address sent on the OCP before the register read is what's reflected in the read-back value.</li> <li>3. If the last DMA read was a burst read (i.e. burst length &gt; 1), the read-back value reflects the first address of the burst read since this is what gets sent on the OCP fabric.</li> <li>4. If the read to the register occurred after the whole block got transferred, then the channel gets disabled and the returned value would be the original programmed value.</li> <li>5. Since the read-back value is OCP based, only DW aligned addresses will be reflected (i.e. OCP Byte-Enable values would not be reflected).</li> <li>6. Based on the above remarks, this value should be used as pseudo DMA read progress indicator when the channel is enabled and not an absolute one.</li> </ol> <p>Decrementing addresses are not supported.</p>

### 11.4.2 DMA Transfer Source Address High (SAR\_HI0)—Offset 804h

NOTE: SAR\_HI0 is for DMA Channel 0. The same register definition, SAR\_HI1, is available for Channel 1 at address 85Ch.

SAR\_HI0 (CH0): offset 804h

SAR\_HI1 (CH1): offset 85Ch

The starting source address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the source address of the current transfer.

#### Access Method


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0





Default: 0h




Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>SAR_HI:</b> Current Source Address of DMA transfer.</p> <p>Updated after each source transfer. The SINC field in the CTL_LO[n]: Control Register determines whether the address increments or is left unchanged on every source transfer throughout the block transfer. When the channel is enabled (i.e. CH_EN is 1), the read back value will reflect the updated source transfer addresses. However, when the channel is disabled, the original programmed value will be reflected when reading this register.</p> <p>It's important to notice the following:</p> <ol style="list-style-type: none"> <li>1. Once the block transfer is in progress (i.e. when channel is enabled), the read-back value correlates with the OCP Read Address that one would see in an OCP tracker.</li> <li>2. If the read to this register comes during a block transfer, the LAST DMA Read address sent on the OCP before the register read is what's reflected in the read-back value.</li> <li>3. If the last DMA read was a burst read (i.e. burst length &gt; 1), the read-back value reflects the first address of the burst read since this is what gets sent on the OCP fabric.</li> <li>4. If the read to the register occurred after the whole block got transferred, then the channel gets disabled and the returned value would be the original programmed value.</li> <li>5. Since the read-back value is OCP based, only DW aligned addresses will be reflected (i.e. OCP Byte-Enable values would not be reflected)</li> <li>6. Based on the above remarks, this value should be used as pseudo DMA read progress indicator when the channel is enabled and not an absolute one.</li> </ol> <p>Decrementing addresses are not supported.</p>

### 11.4.3 DMA Transfer Destination Address Low (DAR\_LO0)—Offset 808h

NOTE: DAR\_LO0 is for DMA Channel 0. The same register definition, DAR\_LO1, is available for Channel 1 at address 860h.

DAR\_LO0 (CH0): offset 808h

DAR\_LO1 (CH1): offset 860h




The starting destination address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the destination address of the current transfer.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>DAR_LO:</b> Current Destination Address of DMA transfer.</p> <p>Updated after each destination transfer. The DINC field in the CTL_LO[n]: Control Register determines whether the address increments or is left unchanged on every destination transfer throughout the block transfer. When the channel is enabled (i.e. CH_EN is 1), the read back value will reflect the updated destination transfer addresses. However, when the channel is disabled, the original programmed value will be reflected when reading this register.</p> <p>It's important to notice the following:</p> <ol style="list-style-type: none"> <li>1. Once the block transfer is in progress (i.e. when channel is enabled), the read-back value correlates with the OCP Write Address that one would see in an OCP tracker.</li> <li>2. If the read to this register comes during a block transfer, the LAST DMA Write address sent on the OCP before the register read is what's reflected in the read-back value.</li> <li>3. If the last DMA write was a burst write (i.e. burst length &gt; 1), the read-back value reflects the first address of the burst write since this is what gets sent on the OCP fabric.</li> <li>4. If the read to the register occurred after the whole block got transferred, then the channel gets disabled and the returned value would be the original programmed value.</li> <li>5. Since the read-back value is OCP based, only DW aligned addresses will be reflected (i.e. OCP Byte-Enable values would not be reflected)</li> <li>6. Based on the above remarks, this value should be used as pseudo DMA write progress indicator when the channel is enabled and not an absolute one.</li> </ol> <p>Decrementing addresses are not supported.</p>

### 11.4.4 DMA Transfer Destination Address High (DAR\_HI0)—Offset 80Ch

NOTE: DAR\_HI0 is for DMA Channel 0. The same register definition, DAR\_HI1, is available for Channel 1 at address 864h.

DAR\_HI0 (CH0): offset 80Ch

DAR\_HI1 (CH1): offset 864h

The starting destination address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the destination address of the current transfer.


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0



Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>DAR_HI:</b> Current Destination Address of DMA transfer.</p> <p>Updated after each destination transfer. The DINC field in the CTL_LO[n]: Control Register determines whether the address increments or is left unchanged on every destination transfer throughout the block transfer. When the channel is enabled (i.e. CH_EN is 1), the read back value will reflect the updated destination transfer addresses. However, when the channel is disabled, the original programmed value will be reflected when reading this register.</p> <p>It's important to notice the following:</p> <ol style="list-style-type: none"> <li>1. Once the block transfer is in progress (i.e. when channel is enabled), the read-back value correlates with the OCP Write Address that one would see in an OCP tracker.</li> <li>2. If the read to this register comes during a block transfer, the LAST DMA Write address sent on the OCP before the register read is what's reflected in the read-back value.</li> <li>3. If the last DMA write was a burst write (i.e. burst length &gt; 1), the read-back value reflects the first address of the burst write since this is what gets sent on the OCP fabric.</li> <li>4. If the read to the register occurred after the whole block got transferred, then the channel gets disabled and the returned value would be the original programmed value.</li> <li>5. Since the read-back value is OCP based, only DW aligned addresses will be reflected (i.e. OCP Byte-Enable values would not be reflected)</li> <li>6. Based on the above remarks, this value should be used as pseudo DMA write progress indicator when the channel is enabled and not an absolute one.</li> </ol> <p>Decrementing addresses are not supported.</p>

### 11.4.5 Linked List Pointer Low (LLP\_LO0)—Offset 810h

NOTE: LLP\_LO0 is for DMA Channel 0. The same register definition, LLP\_LO1, is available for Channel 1 at address 868h.  
 LLP\_LO0 (CH0): offset 810h



LLP\_LO1 (CH1): offset 868h


The register needs to be programmed to point to the first Linked List Item (LLI) in memory prior to enabling the channel if block chaining is enabled.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>LOC:</b> Starting Address In Memory of next LLI if block chaining is enabled. Note that the two LSBs of the starting address are not stored because the address is assumed to be aligned to a 32-bit boundary. LLI accesses are always 32-bit accesses and cannot be changed or programmed to anything other than 32-bit.
1:0	0h RO	Reserved.

**11.4.6 Linked List Pointer High (LLP\_HI0)—Offset 814h**

NOTE: LLP\_HI0 is for DMA Channel 0. The same register definition, LLP\_HI1, is available for Channel 1 at address 86Ch.

LLP\_HI0 (CH0): offset 814h

LLP\_LO1 (CH1): offset 86Ch


The register needs to be programmed to point to the first Linked List Item (LLI) in memory prior to enabling the channel if block chaining is enabled.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>LOC:</b> Starting Address In Memory of next LLI if block chaining is enabled. Note that the two LSBs of the starting address are not stored because the address is assumed to be aligned to a 32-bit boundary. LLI accesses are always 32-bit accesses and cannot be changed or programmed to anything other than 32-bit.
1:0	0h RO	Reserved.

### 11.4.7 Control Register Low (CTL\_LO0)—Offset 818h

NOTE: CTL\_LO0 is for DMA Channel 0. The same register definition, CTL\_LO1, is available for Channel 1 at address 870h.

LLP\_HI0 (CH0): offset 818h

LLP\_LO1 (CH1): offset 870h

This register contains fields that control the DMA transfer. The CTL\_HI register is part of the block descriptor (linked list item - LLI) when block chaining is enabled. It can be varied on a block-by-block basis within a DMA transfer when block chaining is enabled. If status write-back is enabled, CTL\_HI is written to then control registers location of the LLI in system memory at the end of the block transfer.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0	
RSVD	LLP_SRC_EN LLP_DST_EN	RSVD	TT_FC	RSVD DST_SCATTER_EN SRC_GATHER_EN	SRC_MSIZ	DEST_MSIZ	SINC RSVD DINC RSVD	SRC_TR_WIDTH DST_TR_WIDTH	INT_EN



Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RO	Reserved.
28	0h RW	<b>LLP_SRC_EN:</b> Block chaining is enabled on the source side only if the LLP_SRC_EN field is high and LLPn.LOC is non-zero and (LLP_EN == 1)
27	0h RW	<b>LLP_DST_EN:</b> Block chaining is enabled on the destination side only if the LLP_DST_EN field is high and LLPn.LOC is non-zero and (LLP_EN == 1)
26:22	0h RO	Reserved.
21:20	0h RW	<b>TT_FC:</b> The following transfer types are supported. Memory to Memory (00) Memory to Peripheral (01) Peripheral to Memory (10) Peripheral to Peripheral (11) Flow Control is always assigned to the DMA.
19	0h RO	Reserved.
18	0h RW	<b>DST_SCATTER_EN:</b> 0 = Scatter disabled 1 = Scatter enabled  Scatter on the destination side is applicable only when the CTL_LOn.DINC bit indicates an incrementing address control.
17	0h RW	<b>SRC_GATHER_EN:</b> 0 = Gather disabled 1 = Gather enabled  Gather on the source side is applicable only when the CTL_LOn.SINC bit indicates an incrementing address control.
16:14	0h RW	<b>SRC_MSIZ:</b> Number of data items, each of width CTL_LOn.SRC_TR_WIDTH, to be read from the source.
13:11	0h RW	<b>DEST_MSIZ:</b> Number of data items, each of width CTL_LOn.DST_TR_WIDTH, to be written to the destination.
10	0h RW	<b>SINC:</b> Indicates whether to increment or decrement the source address on every source transfer. If the device is fetching data from a source peripheral FIFO with a fixed address, then set this field to No change. 0 = Increment 1 = Fixed (No Change)
9	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
8	0h RW	<b>DINC:</b> Indicates whether to increment or decrement the destination address on every destination transfer. If your device is writing data to a destination peripheral FIFO with a fixed address, then set this field to No change. 0 = Increment 1 = Fixed (No change)
7	0h RO	Reserved.
6:4	0h RW	<b>SRC_TR_WIDTH:</b> BURST_SIZE = (2 ^ MSIZE) 1. Transferred Bytes Per Burst = (BURST_SIZE * TR_WIDTH) 2. For incrementing addresses and (Transfer_Width < 4 Bytes), the MSIZE parameter is ignored since only single transactions are supported (due to OCP limitations)
3:1	0h RW	<b>DST_TR_WIDTH:</b> Destination Transfer Width. BURST_SIZE = (2 ^ MSIZE) 1. Transferred Bytes Per Burst = (BURST_SIZE * TR_WIDTH) 2. For incrementing addresses and (Transfer_Width < 4 Bytes), the MSIZE parameter is ignored since only single transactions are supported (due to OCP limitations)
0	0h RW	<b>INT_EN:</b> Interrupt Enable Bit. If set, then all interrupt-generating sources are enabled.

### 11.4.8 Control Register High (CTL\_HI0)—Offset 81Ch

NOTE: CTL\_HI0 is for DMA Channel 0. The same register definition, CTL\_HI1, is available for Channel 1 at address 874h.

CTL\_HI0 (CH0): offset 81Ch

CTL\_HI1 (CH1): offset 874h

This register contains fields that control the DMA transfer. The CTL\_HI register is part of the block descriptor (linked list item - LLI) when block chaining is enabled. It can be varied on a block-by-block basis within a DMA transfer when block chaining is enabled. If status write-back is enabled, CTL\_HI is written to then control registers location of the LLI in system memory at the end of the block transfer.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
CH_CLASS	CH_WEIGHT			DONE	BLOCK_TS			





Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RW	<b>CH_CLASS:</b> A Class of (N_CHNLS-1) is the highest priority, and 0 is the lowest. This field must be programmed within 0 to (N_CHNLS-1). A programmed value outside this range will cause erroneous behavior.
28:18	0h RW	<b>CH_WEIGHT</b>
17	0h RW	<b>DONE:</b> If status write-back is enabled, the upper word of the control register, CTL_HIIn, is written to the control register location of the Linked List Item (LLI) in system memory at the end of the block transfer with the done bit set. Software can poll the LLI CTL_HI.DONE bit to see when a block transfer is complete. The LLI CTL_HI.DONE bit should be cleared when the linked lists are set up in memory prior to enabling the channel. The DMA will not transfer the block if the DONE bit in the LLI is not cleared.
16:0	0h RW	<b>BLOCK_TS:</b> Block Transfer Size (in Bytes). Since the DMA is always the flow controller, the user needs to write this field before the channel is enabled in order to indicate the block size. The number programmed into BLOCK_TS indicates the total number of bytes to transfer for every block transfer. Once the transfer starts (i.e. channel is enabled), the read-back value is the total number of bytes for which Read Commands have already been sent to the source. It does not mean Bytes that are already in the FIFO. However, when the channel is disabled, the original programmed value will be reflected when reading this register. Theoretical Byte Size range is from 0 to (2 <sup>17</sup> - 1) = (128 KB - 1).

### 11.4.9 Source Status (SSTAT0)—Offset 820h

NOTE: SSTAT0 is for DMA Channel 0. The same register definition, SSTAT1, is available for Channel 1 at address 878h.

SSTAT0 (CH0): offset 820h

SSTAT1 (CH1): offset 878h

After each block transfer completes, hardware can retrieve the source status information from the address pointed to by the contents of the SSTATARx register. This status information is then stored in the SSTATx register and written out to the SSTATx register location of the LLI before the start of the next block.

Note : This register is a temporary placeholder for the source status information on its way to the SSTATx register location of the LLI. The source status information should be retrieved by software from the SSTATx register location of the LLI, and not by a read of this register over the DMA slave interface.


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>SSTAT:</b> Source status information retrieved by hardware from the address pointed to by the contents of the Source Status Address Register. This register is a temporary placeholder for the source status information on its way to the SSTATn register location of the LLI. The source status information should be retrieved by software from the SSTATn register location of the LLI, and not by a read of this register over the DMA slave interface.</p>

### 11.4.10 Destination Status (DSTAT0)—Offset 828h

NOTE: DSTAT0 is for DMA Channel 0. The same register definition, DSTAT1, is available for Channel 1 at address 880h.

DSTAT0 (CH0): offset 828h

DSTAT1 (CH1): offset 880h

After the completion of each block transfer, hardware can retrieve the destination status information from the address pointed to by the contents of the DSTATARx register. This status information is then stored in the DSTATx register and written out to the DSTATx register location of the LLI.


Note : This register is a temporary placeholder for the destination status information on its way to the DSTATx register location of the LLI. The destination status information should be retrieved by software from the DSTATx register location of the LLI and not by a read of this register over the DMA slave interface.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>DSTAT:</b> Destination status information retrieved by hardware from the address pointed to by the contents of the Destination Status Address Register. This register is a temporary placeholder for the destination status information on its way to the DSTATn register location of the LLI. The destination status information should be retrieved by software from the DSTATn register location of the LLI and not by a read of this register over the DMA slave interface.

### 11.4.11 Source Status Address Low (SSTATAR\_LO0)—Offset 830h

NOTE: SSTATAR\_LO0 is for DMA Channel 0. The same register definition, SSTATAR\_LO1, is available for Channel 1 at address 888h.

SSTATAR\_LO0(CH0): offset 830h

SSTATAR\_LO1(CH1): offset 888h


After the completion of each block transfer, hardware can retrieve the source status information from the address pointed to by the contents of the SSTATARx register.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>SSTATAR_LO:</b> Pointer from where hardware can fetch the source status information, which is registered in the SSTATn register and written out to the SSTATn register location of the LLI before the start of the next block.

### 11.4.12 Source Status Address High (SSTATAR\_HI0)—Offset 834h

NOTE: SSTATAR\_HI0 is for DMA Channel 0. The same register definition, SSTATAR\_HI1, is available for Channel 1 at address 88Ch.

SSTATAR\_HI0(CH0): offset 834h



SSTATAR\_HI1(CH1): offset 88Ch


After the completion of each block transfer, hardware can retrieve the source status information from the address pointed to by the contents of the SSTATARx register.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>SSTATAR_HI:</b> Pointer from where hardware can fetch the source status information, which is registered in the SSTATn register and written out to the SSTATn register location of the LLI before the start of the next block.

**11.4.13 Destination Status Address Low (DSTATAR\_LO0)—Offset 838h**

NOTE: DSTATAR\_LO0 is for DMA Channel 0. The same register definition, DSTATAR\_LO1, is available for Channel 1 at address 890h.

DSTATAR\_LO0(CH0): offset 838h

DSTATAR\_LO1(CH1): offset 890h


After the completion of each block transfer, hardware can retrieve the destination status information from the address pointed to by the contents of the DSTATARx register.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>DSTATAR_LO:</b> Pointer from where hardware can fetch the destination status information, which is registered in the DSTATn register and written out to the DSTATn register location of the LLI before the start of the next block.

### 11.4.14 Destination Status Address High (DSTATAR\_HI0)—Offset 83Ch

NOTE: DSTATAR\_LO0 is for DMA Channel 0. The same register definition, DSTATAR\_HI1, is available for Channel 1 at address 894h.

DSTATAR\_HI0(CH0): offset 83Ch

DSTATAR\_HI1(CH1): offset 894h


After the completion of each block transfer, hardware can retrieve the destination status information from the address pointed to by the contents of the DSTATARx register.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
21	0h RW	<b>SRC_OPT_BL:</b> Optimize Source Burst Length : 0 = Writes will use only BL=1 or BL=(2 ^ SRC_MSIZ)E) 1 = Writes will use (1 &lt;= BL &lt;= (2 ^ SRC_MSIZ)E) *** This bit should be set to (0) if Source HW-Handshake is enabled
20	0h RW	<b>DST_OPT_BL:</b> Optimize Destination Burst Length : 0 = Writes will use only BL=1 or BL=(2 ^ DST_MSIZ)E) 1 = Writes will use (1 &lt;= BL &lt;= (2 ^ DST_MSIZ)E) *** This bit should be set to (0) if Destination HW-Handshake is enabled
19	0h RW	<b>SRC_HS_POL:</b> Source Handshaking Interface Polarity. 0 = Active high 1 = Active low
18	0h RW	<b>DST_HS_POL:</b> Destination Handshaking Interface Polarity. 0 = Active high 1 = Active low
17:11	0h RO	Reserved.
10	0h RW	<b>CH_DRAIN:</b> Forces channel FIFO to drain while in suspension. This bit has effect only when CH_SUSPEND is asserted.
9	1h RO	<b>FIFO_EMPTY:</b> Indicates if there is data left in the channel FIFO. Can be used in conjunction with CFGx.CH_SUSP to cleanly disable a channel. 1 = Channel FIFO empty 0 = Channel FIFO not empty
8	0h RW	<b>CH_SUSP:</b> Channel Suspend. Suspends all DMA data transfers from the source until this bit is cleared. There is no guarantee that the current transaction will complete. Can also be used in conjunction with CFGx.FIFO_EMPTY to cleanly disable a channel without losing any data. 0 = Not suspended. 1 = Suspend DMA transfer from the source.
7	0h RW	<b>SS_UPD_EN:</b> Source Status Update Enable. Source status information is fetched only from the location pointed to by the SSTATARn register, stored in the SSTATn register and written out to the SSTATn location of the LLI if SS_UPD_EN is high. This bit is ignored if (LLP_EN == 0) or (LLP_WB_EN == 0)
6	0h RW	<b>DS_UPD_EN:</b> Destination Status Update Enable. Destination status information is fetched only from the location pointed to by the DSTATARn register, stored in the DSTATn register and written out to the DSTATn location of the LLI if DS_UPD_EN is high. This bit is ignored if (LLP_EN == 0) or (LLP_WB_EN == 0)
5	0h RW	<b>CTL_HI_UPD_EN:</b> CTL_HI Update Enable. If set, the CTL_HI register is written out to the CTL_HI location of the LLI. This bit is ignored if (LLP_EN == 0) or (LLP_WB_EN == 0)



Bit Range	Default and Access	Field Name (ID): Description
4	0h RO	Reserved.
3	0h RW	<b>HSHAKE_NP_WR:</b> 0x1 : Issues Non-Posted writes on HW-Handshake on DMA Write Port 0x0 : Issues Posted writes on HW-Handshake on DMA Write Port (Except end-of-block writes which will be Non-Posted) This bit must be set to 1 for proper operation
2	0h RW	<b>ALL_NP_WR:</b> 0x1 : Forces ALL writes to be Non-Posted on DMA Write Port 0x0 : Non-Posted Writes will only be used at end of block transfers and in HW-Handshake (if HW_NP_WR=1); for all other cases, Posted Writes will be used.
1	1h RW	<b>SRC_BURST_ALIGN:</b> 0x1 : SRC Burst Transfers are broken at a Burst Length aligned boundary 0x0 : SRC Burst Transfers are not broken at a Burst Length aligned boundary
0	1h RW	<b>DST_BURST_ALIGN:</b> 0x1 : DST Burst Transfers are broken at a Burst Length aligned boundary 0x0 : DST Burst Transfers are not broken at a Burst Length aligned boundary.

### 11.4.16 DMA Transfer Configuration High (CFG\_HI0)—Offset 844h

NOTE: CFG\_HI0 is for DMA Channel 0. The same register definition, CFG\_HI1, is available for Channel 1 at address 89Ch.

CFG\_HI0(CH0): offset 844h

CFG\_HI1(CH1): offset 89Ch

This register contains fields that configure the DMA transfer. The channel configuration register remains fixed for all blocks of a multi-block transfer. This Register should be programmed to enabling the channel

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
RSVD	WR_ISSUE_THD			RD_ISSUE_THD		DST_PER	SRC_PER	





Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	Reserved.
27:18	0h RW	<b>WR_ISSUE_THD:</b> Write Issue Threshold. Used to relax the issue criterion for Writes. Value ranges from 0 to $(2^{10}-1 = 1023)$ but should not exceed maximum Write burst size = $(2^{DST\_MSIZE}) * TW$ .
17:8	0h RW	<b>RD_ISSUE_THD:</b> Read Issue Threshold. Used to relax the issue criterion for Reads. Value ranges from 0 to $(2^{10}-1 = 1023)$ but should not exceed maximum Read burst size = $(2^{SRC\_MSIZE}) * TW$ .
7:4	0h RW	<b>DST_PER:</b> Destination Peripheral ID : Assigns a hardware handshaking interface (0 - 15) to the destination of channel n. The channel can then communicate with the destination peripheral connected to that interface through the assigned hardware handshaking interface.  NOTE: For correct DMA operation, only one peripheral (source or destination) should be assigned to the same handshaking interface.
3:0	0h RW	<b>SRC_PER:</b> Source Peripheral ID : Assigns a hardware handshaking interface (0 - 15) to the source of channel n. The channel can then communicate with the source peripheral connected to that interface through the assigned hardware handshaking interface.  NOTE: For correct DMA operation, only one peripheral (source or destination) should be assigned to the same handshaking interface.

### 11.4.17 Source Gather (SGR0)—Offset 848h

NOTE: SGR0 is for DMA Channel 0. The same register definition, SGR1, is available for Channel 1 at address 8A0h.

SGR0(CH0): offset 848h

SGR1(CH1): offset 8A0h

The Source Gather register contains two fields: Source gather count field (SGRx.SGC). Specifies the number of contiguous source transfers of CTLx.SRC\_TR\_WIDTH between successive gather intervals. This is defined as a gather boundary. Source gather interval field (SGRx.SGI). Specifies the source address increment/decrement in multiples of CTLx.SRC\_TR\_WIDTH on a gather boundary when gather mode is enabled for the source transfer. The CTLx.SINC field controls whether the address increments or decrements. When the CTLx.SINC field indicates a fixed-address control, then the address remains constant throughout the transfer and the SGRx register is ignored.


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RW	<b>SGC</b>
19:0	0h RW	<b>SGI</b>

### 11.4.18 Destination Scatter (DSR0)—Offset 850h

NOTE: DSR0 is for DMA Channel 0. The same register definition, DSR1, is available for Channel 1 at address 8A8h.

DSR0(CH0): offset 850h

DSR1(CH1): offset 8A8h


The Destination Scatter register contains two fields: Destination scatter count field (DSRx.DSC) . Specifies the number of contiguous destination transfers of CTLx.DST\_TR\_WIDTH between successive scatter boundaries. Destination scatter interval field (DSRx.DSI) . Specifies the destination address increment/decrement in multiples of CTLx.DST\_TR\_WIDTH on a scatter boundary when scatter mode is enabled for the destination transfer. The CTLx.DINC field controls whether the address increments or decrements. When the CTLx.DINC field indicates a fixed address control, then the address remains constant throughout the transfer and the DSRx register is ignored.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RW	<b>DSC</b>
19:0	0h RW	<b>DSI</b>


### 11.4.19 Raw Interrupt Status (RawTfr)—Offset AC0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>RAW:</b> Bit0 for channel 0 and bit 1 for channel 1.


### 11.4.20 Raw Status for Block Interrupts (RawBlock)—Offset AC8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>RAW:</b> Bit 0 for channel 0 and bit 1 for channel 1.


### 11.4.21 Raw Status for Source Transaction Interrupts (RawSrcTran)—Offset AD0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>RAW:</b> Bit 0 for channel 0 and bit 1 for channel 1.


### 11.4.22 Raw Status for Destination Transaction Interrupts (RawDstTran)—Offset AD8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>RAW:</b> Bit 0 for channel 0 and bit 1 for channel 1.


### 11.4.23 Raw Status for Error Interrupts (RawErr)—Offset AE0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>RAW:</b> Bit 0 for channel 0 and bit 1 for channel 1.


### 11.4.24 Interrupt Status (StatusTfr)—Offset AE8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>STATUS:</b> Bit 0 for channel 0 and bit 1 for channel 1.


### 11.4.25 Status for Block Interrupts (StatusBlock)—Offset AF0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>STATUS:</b> Bit 0 for channel 0 and bit 1 for channel 1.


### 11.4.26 Status for Source Transaction Interrupts (StatusSrcTran)—Offset AF8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>STATUS:</b> Bit 0 is for channel 0 and bit 1 is for channel 1.


### 11.4.27 Status for Destination Transaction Interrupts (StatusDstTran)—Offset B00h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>STATUS:</b> Bit 0 is for channel 0 and bit 1 is for channel 1.


### 11.4.28 Status for Error Interrupts (StatusErr)—Offset B08h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>STATUS:</b> Bit 0 is for channel 0 and bit 1 is for channel 1.


### 11.4.29 Mask for Transfer Interrupts (MaskTfr)—Offset B10h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:8	0h WO	<b>INT_MASK_WE:</b> 0 = write disabled 1 = write enabled
7:2	0h RO	Reserved.
1:0	0h RW	<b>INT_MASK:</b> 0-mask 1-unmask

### 11.4.30 Mask for Block Interrupts (MaskBlock)—Offset B18h



**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:8	0h WO	<b>INT_MASK_WE:</b> 0 = write disabled 1 = write enabled
7:2	0h RO	Reserved.
1:0	0h RW	<b>INT_MASK:</b> 0-mask 1-unmask


### 11.4.31 Mask for Source Transaction Interrupts (MaskSrcTran)—Offset B20h


**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:8	0h WO	<b>INT_MASK_WE:</b> 0 = write disabled 1 = write enabled
7:2	0h RO	Reserved.
1:0	0h RW	<b>INT_MASK:</b> 0-mask 1-unmask


### 11.4.32 Mask for Destination Transaction Interrupts (MaskDstTran)—Offset B28h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:8	0h WO	<b>INT_MASK_WE:</b> 0 = write disabled 1 = write enabled
7:2	0h RO	Reserved.
1:0	0h RW	<b>INT_MASK:</b> 0-mask 1-unmask

### 11.4.33 Mask for Error Interrupts (MaskErr)—Offset B30h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:8	0h WO	<b>INT_MASK_WE:</b> 0 = write disabled 1 = write enabled
7:2	0h RO	Reserved.
1:0	0h RW	<b>INT_MASK:</b> 0-mask 1-unmask


### 11.4.34 Clear for Transfer Interrupts (ClearTfr)—Offset B38h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h WO	<b>CLEAR:</b> 0 = no effect 1 = clear interrupt


### 11.4.35 Clear for Block Interrupts (ClearBlock)—Offset B40h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h WO	<b>CLEAR:</b> 0 = no effect 1 = clear interrupt


### 11.4.36 Clear for Source Transaction Interrupts (ClearSrcTran)—Offset B48h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h WO	<b>CLEAR:</b> 0 = no effect 1 = clear interrupt


### 11.4.37 Clear for Destination Transaction Interrupts (ClearDstTran)—Offset B50h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h WO	<b>CLEAR:</b> 0 = no effect 1 = clear interrupt


### 11.4.38 Clear for Error Interrupts (ClearErr)—Offset B58h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h WO	<b>CLEAR:</b> 0 = no effect 1 = clear interrupt


### 11.4.39 Combined Status register (StatusInt)—Offset B60h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h RO	<b>ERR:</b> OR of the contents of StatusErr register.
3	0h RO	<b>DSTT:</b> OR of the contents of StatusDst register.
2	0h RO	<b>SRCT:</b> OR of the contents of StatusSrcTran register
1	0h RO	<b>BLOCK:</b> OR of the contents of StatusBlock register.
0	0h RO	<b>TFR:</b> OR of the contents of StatusTfr register.


### 11.4.40 DMA Configuration (DmaCfgReg)—Offset B98h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW	<b>DMA_EN:</b> 0 = DMA Disabled 1 = DMA Enabled


### 11.4.41 DMA Channel Enable (ChEnReg)—Offset BA0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
9:8	0h WO	<b>CH_EN_WE</b>
7:2	0h RO	Reserved.
1:0	0h RW	<b>CH_EN:</b> Enables/Disables the channel. Setting this bit enables a channel, clearing this bit disables the channel. 0 = Disable the Channel 1 = Enable the Channel The ChEnReg.CH_EN bit is automatically cleared by hardware to disable the channel after the last OCP transfer of the DMA transfer to the destination has completed. Software can therefore poll this bit to determine when this channel is free for a new DMA transfer.

## 11.5 UART PCR Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

**Table 11-5. Summary of UART PCR Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
220h	223h	PCI Configuration Control (PCICFGCTRL) for UART0	00000100h
224h	227h	PCI Configuration Control (PCICFGCTRL) for UART1	00000100h
228h	22Bh	PCI Configuration Control (PCICFGCTRL) for UART2	00000100h

### 11.5.1 PCI Configuration Control (PCICFGCTRL)

**Default:** 00000100h

NOTE: This register applies to the following UART controllers as follows:

- UART0: at offset 220h
- UART1: at offset 224h
- UART2: at offset 228h





Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
27:20	0h RW	<p><b>PCI IRQ:</b> IRQ number to be sent in the message with data field for Assert_IRQ and Deassert_IRQ message,            Note: Bridge does not wire-or the interrupts from different functions before sending them even if they are tied to the same IPIN value of the same IRQ value by the BIOS. It is the responsibility of the interrupt controller to ensure that interrupts are wire-ored.            Note: each PCI device (B:D:F) for Intel Serial IO interfaces (i.e.I2C, UART, GSPI) is limit to 4 functions max per PCI device, allowing each function to map to dedicated INT[A-D] and thus a unique IRQ number.            Sharing IRQs is not allowed across any Serial IO interfaces B:D:F. All Serial IO interface B:D:F must have a unique IRQ number.</p>
19:12	0h RW	<p><b>ACPI IRQ:</b> IRQ number to be sent in the message with data field for Assert_IRQ and Deassert_IRQ message,            Note: Bridge does not wire-or the interrupts from different functions before sending them even if they are tied to the same IPIN value of the same IRQ value by the BIOS. It is the responsibility of the interrupt controller to ensure that interrupts are wire-ored.            Note: each PCI device (B:D:F) for Intel Serial IO interfaces (i.e.I2C, UART, GSPI) is limit to 4 functions max per PCI device, allowing each function to map to dedicated INT[A-D] and thus a unique IRQ number.            Sharing IRQs is not allowed across any Serial IO interfaces B:D:F. All Serial IO interface B:D:F must have a unique IRQ number.</p>
11:8	0h RW	<p><b>Interrupt Pin:</b> This register indicates the values to be used for Global Interrupts. This value will also be reflected in the PCOS register IPIN value.</p> <p>0 = No interrupt Pin            1 = INTA            2 = INTB            3 = INTC            4 = INTD            5 - FF: Reserved</p>
7	0h RW	<p><b>BAR1 Disable:</b> BAR1 register in the PCOS space will become Read Only when this bit is set,</p>
6:2	0h RW	<p><b>PME Support:</b> The value in this register will be XOR with the value in the PME_support strap and reflected in the PME_support register in the PCI configuration space. This register can be used as a mechanism to change the value of the PME_Status PCI config register field.</p>
1	0h RW	<p><b>ACPI_INTR_EN:</b> When set, ACPI IRQ number field (bits 19:12) will be used for IRQ messages. When 0, PCI IRQ number field (bits 27:20) will be used for IRQ message.</p>
0	0h RW	<p><b>PCI_CFG_DIS:</b> When set, PCI configuration accesses return UR response. When 0, PCI configuration accesses are supported.</p>





# 12 Generic SPI Interface (D30:F2)

## 12.1 Generic SPI PCI Configuration Registers Summary

Table 12-1. Summary of Generic SPI PCI Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Device ID and Vendor ID Register (DEVVENDID)—Offset 0h	xxxx8086h
4h	7h	Status and Command (STATUSCOMMAND)—Offset 4h	100000h
8h	Bh	Revision ID and Class Code (REVCLASSCODE)—Offset 8h	1180000h
Ch	Fh	Cache Line Latency Header and BIST (CLLATHEADERBIST)—Offset Ch	0h
10h	13h	Base Address Register (BAR)—Offset 10h	0h
14h	17h	Base Address Register High (BAR_HIGH)—Offset 14h	0h
18h	1Bh	Base Address Register 1 (BAR1)—Offset 18h	0h
1Ch	1Fh	Base Address Register1 High (BAR1_HIGH)—Offset 1Ch	0h
2Ch	2Fh	Subsystem Vendor and Subsystem ID (SUBSYSTEMID)—Offset 2Ch	0h
30h	33h	Expansion ROM base address (EXPANSION_ROM_BASEADDR)—Offset 30h	0h
34h	37h	Capabilities Pointer (CAPABILITYPTR)—Offset 34h	80h
3Ch	3Fh	Interrupt Register (INTERRUPTREG)—Offset 3Ch	100h
80h	83h	PowerManagement Capability ID (POWERCAPID)—Offset 80h	48030001h
84h	87h	PME Control and Status (PMECTRLSTATUS)—Offset 84h	8h
90h	93h	PCI Device Idle Capability Record (PCIDEVIDLE_CAP_RECORD)—Offset 90h	F0140009h
98h	9Bh	SW LTR Update MMIO Location Register (D0I3_CONTROL_SW_LTR_MMIO_REG)—Offset 98h	0h
9Ch	9Fh	Device IDLE pointer register (DEVICE_IDLE_POINTER_REG)—Offset 9Ch	0h
A0h	A3h	Device PG Config (D0I3_MAX_POW_LAT_PG_CONFIG)—Offset A0h	800h


### 12.1.1 Device ID and Vendor ID Register (DEVVENDID)—Offset 0h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** xxxx8086h



Bit Range	Default and Access	Field Name (ID): Description
31:16	-- RO	<b>Device Identification (DEVICEID):</b> This is a 16-bit value assigned to the controller. See the Device and Version ID Table in Volume 1 for the default value.
15:0	0h RO	<b>Vendor Identification (VENDORID):</b> Identifies the manufacturer of the device.


### 12.1.2 Status and Command (STATUSCOMMAND)—Offset 4h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 100000h



Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29	0h RW/1C	<b>Received Master Abort (RMA):</b> If the completion status received from is UR, this bit is set. S/W writes a '1' to this bit to clear it.
28	0h RW/1C	<b>RTA</b>
27:21	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
20	1h RO	<b>CAPLIST</b>
19	0h RO	<b>Interrupt Status (INTR_STATUS):</b> This bit reflects state of interrupt in the device. Only when the Interrupt Disable bit in the command register is a 0 and this Interrupt Status bit is a 1, will the device's/function's interrupt message be sent. Setting the Interrupt Disable bit to a 1 has no effect on the state of this bit. This bit reflects Legacy interrupt status.
18:11	0h RO	Reserved.
10	0h RW	<b>Interrupt Disable (INTR_DISABLE):</b> Setting this bit disables INTx assertion. The interrupt disabled is legacy INTx# interrupt.
9	0h RO	Reserved.
8	0h RW	<b>SERR# Enable (SERR_ENABLE):</b> Not implemented
7:3	0h RO	Reserved.
2	0h RW	<b>Bus Master Enable (BME)</b>
1	0h RW	<b>Memory Space Enable (MSE):</b> 0 = Disables memory mapped Configuration space. 1 = Enables memory mapped Configuration space.
0	0h RO	Reserved.


### 12.1.3 Revision ID and Class Code (REVCLASSCODE)—Offset 8h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 1180000h





Bit Range	Default and Access	Field Name (ID): Description
31:8	11800h RO	<b>Class Codes (CLASS_CODES):</b> The register is read-only and is used to identify the generic function of the device.
7:0	0h RO	<b>Revision ID (RID):</b> Indicates stepping of the host controller. Refer to Device and Revision ID table in Vol1 for specific value.


### 12.1.4 Cache Line Latency Header and BIST (CLLHEADERBIST)—Offset Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RO	<b>Multi Function Device (MULFNDEV):</b> 0 = Single Function Device 1 = Multi Function device
22:16	0h RO	<b>Header Type (HEADERTYPE):</b> Implements Type 0 Configuration header.
15:8	0h RO	<b>Latency Timer (LATTIMER)</b>
7:0	0h RW	<b>Cache Line Size (CACHELINE_SIZE)</b>



### 12.1.5 Base Address Register (BAR)—Offset 10h


Bits [31:12] indicate the Base Address register. Power-up software can determine how much address space the Interface Module requires by writing a value of all ones to the register and then reading the value back. The register returns zeros in all don't-care address bits, effectively specifying the address space required.

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>Base Address (BASEADDR):</b> Provides system memory base address for the controller.
11:4	0h RO	<b>SIZEINDICATOR</b>
3	0h RO	<b>Prefetchable (PREFETCHABLE):</b> Indicates that this BAR is not prefetchable.
2:1	0h RO	<b>Type (TYPE):</b> 00 indicates BAR lies in 32bit address range 10 Indicates BAR lies in 64 bit address range
0	0h RO	<b>Memory Space Indicator (MESSAGE_SPACE):</b> '0' Indicates this BAR is present in the memory space.


### 12.1.6 Base Address Register High (BAR\_HIGH)—Offset 14h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Base Address High (BASEADDR_HIGH)</b>


### 12.1.7 Base Address Register 1 (BAR1)—Offset 18h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>BASEADDR1</b>
11:4	0h RO	<b>SIZEINDICATOR1</b>
3	0h RO	<b>Prefetchable (PREFETCHABLE1):</b> Indicates that this BAR is not prefetchable.
2:1	0h RO	<b>Type (TYPE1):</b> 00 indicates BAR lies in 32bit address range 10 Indicates BAR lies in 64 bit address range.
0	0h RO	<b>MESSAGE_SPACE1</b>




### 12.1.8 Base Address Register1 High (BAR1\_HIGH)—Offset 1Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>BASEADDR1_HIGH</b>


### 12.1.9 Subsystem Vendor and Subsystem ID (SUBSYSTEMID)—Offset 2Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/O	<b>Subsystem ID (SUBSYSTEMID):</b> The register, in combination with the Subsystem Vendor ID register make it possible for the operating environment to distinguish one subsystem from the other. This register is a Read Write Once type register.
15:0	0h RW/O	<b>Subsystem Vendor ID (SUBSYSTEMVENDORID):</b> The register, in combination with the Subsystem ID register, enables the operating environment to distinguish one subsystem from the other. This register is a Read Write Once register.


### 12.1.10 Expansion ROM base address (EXPANSION\_ROM\_BASEADDR)—Offset 30h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>Expansion ROM Base (EXPANSION_ROM_BASE):</b> Value of 0 indicates no support for Expansion ROM.


### 12.1.11 Capabilities Pointer (CAPABILITYPTR)—Offset 34h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 80h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	0	0
RSVD							CAPPTR_POWER	

Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	80h RO	<b>Capability Pointer (CAPPTR_POWER):</b> Indicates what the next capability is. This capability points to the PM Capability (0x80) structure.

### 12.1.12 Interrupt Register (INTERRUPTREG)—Offset 3Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 100h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0
MAX_LAT		MIN_GNT		RSVD	INTPIN	INTLINE		

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Max Latency (MAX_LAT):</b> Value of 0 indicates device has no major requirements for the settings of latency timers
23:16	0h RO	<b>Min Latency (MIN_GNT):</b> Value of 0 indicates device has no major requirements for the settings of latency timers
15:12	0h RO	Reserved.
11:8	1h RO	<b>Interrupt Pin (INTPIN)</b>
7:0	0h RW	<b>Interrupt Line (INTLINE):</b> Used to communicate to software the interrupt line that the interrupt pin is connected to.




### 12.1.13 PowerManagement Capability ID (POWERCAPID)—Offset 80h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 48030001h



Bit Range	Default and Access	Field Name (ID): Description
31:27	9h RO	<b>PME Support (PMESUPPORT)</b>
26:19	0h RO	Reserved.
18:16	3h RO	<b>VERSION:</b> Indicates support for Revision 1.2 of the PCI Power Management Specification
15:8	0h RO	<b>Next Capability (NXTCAP):</b> Points to the next capability structure. This points to NULL.
7:0	1h RO	<b>Power Management Capability (POWER_CAP):</b> Indicates power management capability.


### 12.1.14 PME Control and Status (PMECTRLSTATUS)—Offset 84h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 8h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3	1h RO	<b>No Soft Reset (NO_SOFT_RESET):</b> When set, this bit indicates that devices transitioning from D3hot to D0 because of PowerState commands do not perform an internal reset. Configuration Context is preserved.
2	0h RO	Reserved.
1:0	0h RW	<b>Power State (POWERSTATE):</b> This field is used both to determine the current power state and to set a new power state. The values are: 00 = D0 state 11 = D3HOT state Others = Reserved Notes: If software attempts to write a value of 01b or 10b in to this field, the data is discarded and no state change occurs. When in the D3HOT states, interrupts are blocked.


### 12.1.15 PCI Device Idle Capability Record (PCIDEVIDLE\_CAP\_RECORD)—Offset 90h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** F0140009h





Bit Range	Default and Access	Field Name (ID): Description
31:28	Fh RO	<b>Vendor Capability (VEND_CAP):</b> Indicates this is Vendor Specific capability.
27:24	0h RO	<b>Revision ID (REVID):</b> Revision ID of capability structure
23:16	14h RO	<b>CAP_LENGTH</b>
15:8	0h RO	<b>Next Capability (NEXT_CAP):</b> Points to the next capability structure. This points to NULL.
7:0	9h RO	<b>Capability ID (CAPID)</b>


### 12.1.16 SW LTR Update MMIO Location Register (D0I3\_CONTROL\_SW\_LTR\_MMIO\_REG)—Offset 98h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	<b>Location Pointer Offset (SW_LAT_DWORD_OFFSET):</b> This register contains the location pointer to the SW LTR register in MMIO space, as an offset from the specified BAR. The value of this register is a don't care, if the Valid bit is not set.
3:1	0h RO	<b>BAR Number (SW_LAT_BAR_NUM):</b> Indicates that the SW LTR update MMIO location is always at BAR0.
0	0h RO	<b>Valid (SW_LAT_VALID)</b>




### 12.1.17 Device IDLE pointer register (DEVICE\_IDLE\_POINTER\_REG)—Offset 9Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	<b>DevIdle Pointer (DWORD_OFFSET):</b> This register contains the location pointer to the DevIdle register in MMIO space, as an offset from the specified BAR. The value of this register is a don't care, if the Valid bit is not set.
3:1	0h RO	<b>BAR Number (BAR_NUM):</b> Indicates that the DevIdle update MMIO location is always at BAR0
0	0h RO	<b>Valid (VALID):</b> 0= not valid 1= valid


### 12.1.18 Device PG Config (D0I3\_MAX\_POW\_LAT\_PG\_CONFIG)—Offset A0h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 800h



Bit Range	Default and Access	Field Name (ID): Description
31:19	0h RO	Reserved.
18	0h RW	<b>Power Gate Enable (PGE):</b> If clear, then the controller will never request a PG. If set, then the controller may request PG when proper conditions are met. Note: This Bit must be set by BIOS for PG to function
17	0h RW	<b>I3 Enable (I3_ENABLE):</b> If '1', then the function will power gate when idle and the DevIdle register (DevIdleC[2] = '1') is set.
16	0h RW	<b>PMC Request Enable (PMCRE):</b> If this bit is set to '1', the function will power gate when idle.
15:13	0h RO	Reserved.
12:10	2h RW/O	<b>Power On Latency Scale (POW_LAT_SCALE):</b> Support for codes 010 (1us) or 011 (32us) for Exit Latency Scale (1us - 32ms total span) only. This value is written by BIOS to communicate to the Driver.
9:0	0h RW/O	<b>Power On Latency Value (POW_LAT_VALUE):</b> This value is written by BIOS to communicate to the Driver.

## 12.2 Generic SPI (GSPI) Memory Mapped Registers Summary

Table 12-2. Summary of Generic SPI (GSPI) Memory Mapped Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	SSP (GSPI) Control Register 0 (SSCR0)—Offset 0h	0h
4h	7h	SSP (GSPI) Control Register 1 (SSCR1)—Offset 4h	0h
8h	Bh	SSP (GSPI) Status Register (SSSR)—Offset 8h	4h
10h	13h	SSP (GSPI) Data (SSDR)—Offset 10h	0h
28h	2Bh	SSP (GSPI) Time Out (SSTO)—Offset 28h	0h
44h	47h	SPI Transmit FIFO (SITF)—Offset 44h	0h
48h	4Bh	SPI Receive FIFO (SIRF)—Offset 48h	0h



### 12.2.1 SSP (GSPI) Control Register 0 (SSCR0)—Offset 0h

All bits must be set to the preferred value before enabling the Enhanced SSP. Note that Writes to reserved bits must be zeroes, and Read values of these bits is undetermined.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h

3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0	0			
MOD	ACS	RSVD	TIM	RIM	NCS	EDSS	SCR	SSE	ECS	FRF	DSS

Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>MOD (MOD):</b> Mode Set to 0 - Normal SSP Mode : Full Duplex Serial peripheral interface. 1 = reserved
30	0h RW	<b>ACS (ACS):</b> Audio Clock Select 0 - Clock selection is determined by the NCS and ECS bits 1 - reserved
29	0h RW	<b>Reserved</b>
28:24	0h RO	Reserved.
23	0h RW	<b>TIM (TIM):</b> Transmit FIFO Under Run Interrupt Mask When set, this bit will mask the Transmit FIFO Under Run (TUR) event from generating an SSP interrupt. The SSSR status register will still indicate that an TUR event has occurred. This bit can be written to at any time (before or after SSP is enabled). 0 = Transmit FIFO Under Run(TUR) events will generate an SSP interrupt 1 = TUR events will be masked
22	0h RW	<b>RIM (RIM):</b> Receive FIFO Over Run Interrupt Mask When set, this bit will mask the Receive FIFO Over Run (ROR) event from generating an SSP interrupt. The SSSR status register will still indicate that an ROR event has occurred. This bit can be written to at any time (before or after SSP is enabled) 0 = receive FIFO Over Run(ROR) events will generate an SSP interrupt 1 = ROR events will be masked
21	0h RW	<b>NCS (NCS):</b> Network Clock Select The SSCR0.NCS bit in conjunction with SSCR0.ECS determines which clock is used. 0 - Clock selection is determined by ECS bit 1 - Reserved





Bit Range	Default and Access	Field Name (ID): Description
20	0h RW	<b>EDSS (EDSS):</b> Extended Data Size Select The 1-bit extended field is used in conjunction with the data size select SSCR0.DSS bits to select the size of the data transmitted and received by the Enhanced SSP. 0 = A zero is prepended to the DSS value which sets the DSS range from 4-16 bits 1 = A one is pre-appended to the DSS value which sets the DSS range from 17-32 bits
19:8	0h RW	<b>SCR (SCR):</b> Serial Clock Rate Value (0 to 4095) used to generate transmission rate of SSP. Serial bit rate = SSP clock/(SCR+1), where SCR is decimal integer.
7	0h RW	<b>SSE (SSE):</b> Synchronous Serial Port Enable 0 - SSP operation disabled 1 - SSP operation enabled
6	0h RW	<b>ECS (ECS):</b> External Clock Select: 0 = use On-chip clock (output of M/N Divider) to produce the SSP's serial clock (SSPCLK). Selects the use of the the output of the M/N Divider (MBAR0 + 0x800, CLOCKS) to create the SSP's serial clock (SSPCLK) Note: Setting M=N=1 will provide a pass through of the M/N Divider of the serial clock. See SCR for Serial Clock Rate generation. 1 = Reserved
5:4	0h RW	<b>FRF (FRF):</b> Frame Format Set to 00 - Motorola Serial Peripheral Interface (SPI) 01 - 10 = reserved
3:0	0h RW	<b>DSS (DSS):</b> Data Size Select With EDSS as MSB, value+1 gives data size. Values 4 to 32 allowed.

### 12.2.2 SSP (GSPI) Control Register 1 (SSCR1)—Offset 4h

The Enhanced SSP Control 1 registers contain bit fields that control various SSP functions. Bits must be set to the preferred value before enabling the Enhanced SSP. Note that Writes to reserved bits should be zeroes, and Read value of these bits are undetermined.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
	RSVD		RWOT TRAIL TSRE RSRE TINTE	RSVD	IFS	RSVD		SPH SPO RSVD TIE RIE



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW	<b>RWOT (RWOT):</b> Receive With Out Transmit 0 = Transmit/Receive mode 1 = Receive without transmit mode
22	0h RW	<b>TRAIL (TRAIL):</b> Trailing Byte 0 = Processor based, trailing bytes are handled by processor 1 - DMA based, trailing bytes are handled by DMA
21	0h RW	<b>TSRE (TSRE):</b> Transmit Service Request Enable 0 = DMA Service Request is disabled 1 = DMA Service Request is enabled
20	0h RW	<b>RSRE (RSRE):</b> Receive Service Request Enable 0 = DMA Service Request is disabled 1 = DMA Service Request is enabled
19	0h RW	<b>TINTE (TINTE):</b> Receiver Time-out Interrupt Enable  0 - Receiver Time-out interrupts are disabled 1 - Receiver Time-out interrupts are enabled
18:17	0h RO	Reserved.
16	0h RW	<b>IFS (IFS):</b> Invert Frame Signal 0 = Frame signal (Chip Select) is active low 1 = Frame signal (Chip Select) is active high
15:5	0h RO	Reserved.
4	0h RW	<b>SPH (SPH):</b> Motorola SPI SSPSCLK phase setting 0 = SSPSCLK is inactive one cycle at the start of a frame and cycle at the end of a frame 1 = SSPSCLK is inactive for one half cycle at the start of a frame and one cycle at the end of a frame
3	0h RW	<b>SPO (SPO):</b> Motorola SPI SSPSCLK polarity setting 0 = The inactive or idle state of SSPSCLK is low 1 = The inactive or idle state of SSPSCLK is high
2	0h RO	Reserved.
1	0h RW	<b>TIE (TIE):</b> Transmit FIFO Interrupt Enable  0 = Transmit FIFO level interrupt is disabled 1 = Transmit FIFO level interrupt is enabled
0	0h RW	<b>RIE (RIE):</b> Receive FIFO Interrupt Enable  0 = Receive FIFO level interrupt is disabled 1 = Receive FIFO level interrupt is enabled



### 12.2.3 SSP (GSPI) Status Register (SSSR)—Offset 8h

The Enhanced SSP Status registers contain bits that signal overrun errors as well as the Transmit and Receive FIFO service requests. Each of these hardware-detected events signals an Interrupt request to the Interrupt controller. The Status register also contains flags that indicate when the Enhanced SSP is actively transmitting data, when the Transmit FIFO is not full, and when the Receive FIFO is not empty. One Interrupt signal is sent to the Interrupt Controller for each SSP. These events can cause an Interrupt: End-of-Chain, Receiver Time-out, Peripheral Trailing Byte, Receive FIFO overrun, Receive FIFO request, and Transmit FIFO request.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 4h

3	2	2	2	1	1	8	4	0						
1	8	4	0	6	2									
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 1 0 0						
RSVD			TUR	TINT	PINT	RSVD		ROR	RFS	TFS	BSY	RNE	TNF	RSVD

Bit Range	Default and Access	Field Name (ID): Description
31:22	0h RO	Reserved.
21	0h RW1C	<b>TUR (TUR):</b> Transmit FIFO Under Run 0 = Transmit FIFO has not experienced an under run 1 = Attempted read from the transmit FIFO when the FIFO was empty, request interrupt
20	0h RW1C	<b>Reserved</b>
19	0h RW1C	<b>TINT (TINT):</b> Receiver Time-out Interrupt 0 = No receiver time-out pending 1 = Receiver time-out pending
18	0h RW1C	<b>PINT (PINT):</b> Peripheral Trailing Byte Interrupt 0 - No peripheral trailing byte interrupt pending 1 - Peripheral trailing byte interrupt pending
17:8	0h RO	Reserved.
7	0h RW1C	<b>ROR (ROR):</b> Receive FIFO Overrun 0 = Receive FIFO has not experienced an overrun 1 = Attempted data write to full receive FIFO, request interrupt



Bit Range	Default and Access	Field Name (ID): Description
6	0h RO	<b>RFS (RFS):</b> Receive FIFO Service Request 0 = Receive FIFO level is at or below RFT threshold (RFT), or SSP disabled 1 = Receive FIFO level exceeds RFT threshold (RFT), request interrupt
5	0h RO	<b>TFS (TFS):</b> Transmit FIFO Service Request 0 = Transmit FIFO level exceeds the Low Water Mark Transmit FIFO (SITF.LWMTF), or SSP disabled 1 = Transmit FIFO level is at or below the Low Water Mark Transmit FIFO (SITF.LWMTF), request interrupt
4	0h RO	<b>BSY (BSY):</b> SSP Busy 0 = SSP is idle or disabled 1 = SSP currently transmitting or receiving a frame
3	0h RO	<b>RNE (RNE):</b> Receive FIOF Not Empty 0 = Receive FIFO is empty 1 = Receive FIFO is not empty
2	1h RO	<b>TNF (TNF):</b> Transmit FIFO Not Full 0 = Transmit FIFO is full 1 = Transmit FIFO is not full
1:0	0h RO	Reserved.

### 12.2.4 SSP (GSPI) Data (SSDR)—Offset 10h


The Enhanced SSP Data registers are single address locations that Read-Write data transfers can access.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>DATA (DATA):</b> Data word to be written to/read from transmit/receive FIFO



### 12.2.5 SSP (GSPI) Time Out (SSTO)—Offset 28h


The Enhanced SSP Time-Out registers have single bit fields that specify the time-out value used to signal a period of inactivity within the Receive FIFO. Note that Writes to reserved bits must be zeroes, and Read value of these bits are undetermined.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:0	0h RW	<p><b>TIMEOUT (TIMEOUT):</b> Timeout Value Is the value that defines the timeout interval for the rcv FIFO. The Interval is given by TIMEOUT/Parallel (Bus) Clock Frequency.</p> <p>When the number of samples in the Receive FIFO is less than rcv FIFO trigger threshold level, and no additional data is received, the Timeout timer will decrement. The time-out timer is reset after a new sample is received.</p> <p>In DMA Mode of operation this value needs to be set when the Rcv FIFO Trigger Threshold is greater than 1 Rcv FIFO Entry (the required MSize (Single Burst) for SSP DMA peripheral transfers)</p> <p>When in PIO mode of operation this value needs to be set when the total transfer size is not a even divison of the Rcv FIFO trigger threshold level. Is such a case the TIMEOUT value is calculated to be greater than the time to transfer the FIFO Entry size at the desired Bit Rate.</p>

### 12.2.6 SPI Transmit FIFO (SITF)—Offset 44h

The SPI Transmit FIFO register is for writing the water mark for the SPI transmit FIFO and also for reading the number of entries in the SPI transmit FIFO


**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:22	0h RO	Reserved.
21:16	0h RO	<b>SITFL (SITFL):</b> SPI Transmit FIFO Level Number of entries in SPI Transmit FIFO.
15:14	0h RO	Reserved.
13:8	0h RW	<b>LWMTF (LWMTF):</b> Low Water Mark Transmit FIFO. Set the low water mark of the SPI transmit FIFO. 6'b000000 = 1 entry through 6'b111111 = 64 entries
7:6	0h RO	Reserved.
5:0	0h RW	<b>HWMTF (HWMTF):</b> High Water Mark Transmit FIFO. Set the high water mark of the SPI transmit FIFO. 6'b000000 = 1 entry through 6'b111111 = 64 entries

### 12.2.7 SPI Receive FIFO (SIRF)—Offset 48h


The SPI Receive FIFO register is for writing the water mark for the SPI receive FIFO and also for reading the number of entries in the SPI receive FIFO

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RO	Reserved.
13:8	0h RO	<b>SIRFL (SIRFL):</b> SPI Receive FIFO Level Number of entries in SPI Receive FIFO.
7:6	0h RO	Reserved.
5:0	0h RW	<b>WMRF (WMRF):</b> Water Mark Receive FIFO. Set the water mark of the SPI receive FIFO. 6'b000000 = 1 entry through 6'b111111 = 64 entries

## 12.3 Generic SPI (GSPI) Additional Registers Summary

The registers in this section are memory mapped based on the BAR defined in PCI configuration space.

Table 12-3. Summary of Generic SPI (GSPI) Additional Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
200h	203h	CLOCKS (CLOCKS)—Offset 200h	0h
204h	207h	RESETS (RESETS)—Offset 204h	0h
210h	213h	ACTIVE LTR (ACTIVELTR_VALUE)—Offset 210h	800h
214h	217h	Idle LTR Value (IDLELTR_VALUE)—Offset 214h	800h
218h	21Bh	TX Bit Count (TX_BIT_COUNT)—Offset 218h	0h
21Ch	21Fh	Rx Bit Count (RX_BIT_COUNT)—Offset 21Ch	0h
220h	223h	reg_SSP_REG (SSP_REG)—Offset 220h	0h
224h	227h	SPI CS CONTROL (SPI_CS_CONTROL)—Offset 224h	1000h
228h	22Bh	SW SCRATCH [3:0] (SW_SCRATCH)—Offset 228h	0h
238h	23Bh	Clock Gate (CLOCK_GATE)—Offset 238h	0h
240h	243h	Remap Address Low (REMAP_ADDR_LO)—Offset 240h	0h
244h	247h	Remap Address High (REMAP_ADDR_HI)—Offset 244h	0h
24Ch	24Fh	Device Idle Control (DEVIDLE_CONTROL)—Offset 24Ch	8h
250h	253h	Delay Rx Clock (DEL_RX_CLK)—Offset 250h	0h
2FCh	2FFh	Capabilities (CAPABILITIES)—Offset 2FCh	1E20h

### 12.3.1 CLOCKS (CLOCKS)—Offset 200h


#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**



Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>Clock Update (CLK_UPDATE):</b> Update the clock divider after seeing new m and n values 0 = No clock Update. 1 = Clock gets updated.
30:16	0h RW	<b>N_VAL (N_VAL):</b> n value for the m over n divider
15:1	0h RW	<b>M_Value (M_VAL):</b> m value for the m over n divider.
0	0h RW	<b>Clock Enable (CLK_EN):</b> Clock Enable of the m over n divider 0 = Clock disabled 1 = Clock Enabled.

### 12.3.2 RESETS (RESETS)—Offset 204h


Software reset

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

Default: 0h







Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RO	Reserved.
2	0h	<b>DMA Reset (RESET_DMA):</b> DMA Software Reset Control 0 = DMA is in reset (Reset Asserted) 1 = DMA is NOT at reset (Reset Released)
1:0	0h	<b>Host Controller reset (RESET):</b> Used to reset the Host Controller by SW control. All SSP Configuration State and Operational State will be forced to the Default state. There is no timing requirement (SW can assert and de-assert in back to back transactions) 00 = Host Controller is in reset (Reset Asserted) 01 = Reserved 10 = Reserved 11 = Host Controller is NOT at reset (Reset Released)

### 12.3.3 ACTIVE LTR (ACTIVELTR\_VALUE)—Offset 210h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 800h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
non_snoop_requirement	RSVD	non_snoop_latency_scale	non_snoop_value	snoop_requirement	RSVD	snoop_latency_scale	SNOOP_VALUE	



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	<b>Non Snoop Requirement (non_snoop_requirement):</b> If the Requirement (bit 15) is clear, that indicates that the device has no LTR requirement for this type of traffic (i.e. it can wait for service indefinitely). If the 10-bit latency value is zero it indicates that the device cannot tolerate any delay and needs the best possible service/response time.
30:29	0h RO	Reserved.
28:26	0h RO	<b>Non-Snoop Latency Scale (non_snoop_latency_scale):</b> Support for codes 010 (1us) or 011 (32us) for Snoop Latency Scale (1us -> 32ms total span) only. Writes to this CSR which dont match those values will be dropped completely, next read will return previous value.
25:16	0h RO	<b>Non-Snoop Value (non_snoop_value):</b> 10-bit latency value
15	0h RW	<b>Snoop Requirement (snoop_requirement):</b> If the Requirement (bit 15) is clear, that indicates that the device has no LTR requirement for this type of traffic (i.e. it can wait for service indefinitely). If the 10-bit latency value is zero it indicates that the device cannot tolerate any delay and needs the best possible service/response time.
14:13	0h RO	Reserved.
12:10	2h RW	<b>Snoop Latency Scale (snoop_latency_scale):</b> Support for codes 010 (1us) or 011 (32us) for Snoop Latency Scale(1us -> 32ms total span) only. Writes to this CSR which dont match those values will be dropped completely, next read will return previous value.
9:0	0h RW	<b>Snoop Value (SNOOP_VALUE):</b> 10-bit latency value


### 12.3.4 Idle LTR Value (IDLELTR\_VALUE)—Offset 214h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 800h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	<b>Non Snoop Requirement (non_snoop_requirement):</b> If the Requirement (bit 15) is clear, that indicates that the device has no LTR requirement for this type of traffic (i.e. it can wait for service indefinitely). If the 10-bit latency value is zero it indicates that the device cannot tolerate any delay and needs the best possible service/response time.
30:29	0h RO	Reserved.
28:26	0h RO	<b>Non Snoop Latency Scale (non_snoop_latency_scale):</b> Support for codes 010 (1us) or 011 (32us) for Snoop Latency Scale (1us -> 32ms total span) only. Writes to this CSR which dont match those values will be dropped completely, next read will return previous value.
25:16	0h RO	<b>Non Snoop Value (non_snoop_value):</b> 10-bit latency value
15	0h RW	<b>Snoop Requirement (snoop_requirement):</b> If the Requirement (bit 15) is clear, that indicates that the device has no LTR requirement for this type of traffic (i.e. it can wait for service indefinitely). If the 10-bit latency value is zero it indicates that the device cannot tolerate any delay and needs the best possible service/response time.
14:13	0h RO	Reserved.
12:10	2h RW	<b>Snoop Latency Scale (snoop_latency_scale):</b> Support for codes 010 (1us) or 011 (32us) for Snoop Latency Scale(1us -> 32ms total span) only. Writes to this CSR which dont match those values will be dropped completely, next read will return previous value.
9:0	0h	<b>Snoop Value (snoop_value):</b> 10-bit latency value.

### 12.3.5 TX Bit Count (TX\_BIT\_COUNT)—Offset 218h


#### Access Method



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	<b>Tx Count Overflow (tx_count_overflow):</b> 0 = Count valid 1 = count overflow/invalid
30:24	0h RO	Reserved.
23:0	0h RO	<b>Tx Bit Count (tx_bit_count):</b> 24-bit up-counter which counts the number of TX bits on the Serial bus. The counter is forced to be cleared by software Read


### 12.3.6 Rx Bit Count (RX\_BIT\_COUNT)—Offset 21Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	<b>Rx Count Overflow (rx_count_overflow):</b> 0 = count valid 1 = count overflow/invalid
30:24	0h RO	Reserved.
23:0	0h RO	<b>Rx Bit Count (rx_bit_count):</b> 24-bit up-counter which counts the number of RX Bits on the Serial bus. The counter is forced to be cleared by software Read


### 12.3.7 reg\_SSP\_REG (SSP\_REG)—Offset 220h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>Disable DMA Finish (disable_ssp_dma_finish):</b> This bit needs to be set to 1 if SPI is using DMA multi-Block Chaining and the SW driver does not plan to re-enable the DMA manually after every Link List completion 1 = DMA finish Disabled Note: Required for multi-block transfer 0 – DMA finish not disabled.

### 12.3.8 SPI CS CONTROL (SPI\_CS\_CONTROL)—Offset 224h


**Access Method**



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 1000h



Bit Range	Default and Access	Field Name (ID): Description
31:13	0h RO	Reserved.
12	1h	<b>Chip Select Polarity:</b> 0 = low, 1 = high
11:10	0h RO	Reserved.
9:8	0h	<b>cs_output_sel (cs1_output_sel):</b> These Bits select which SPI CS Signal is to be driven by the SSP Frame (CS). 00 = SPI CS0 01 = Reserved 10 = Reserved 11 = Reserved
7:2	0h RO	Reserved.
1	0h	<b>Chip Select State (cs_state):</b> Manual SW control of SPI Chip Select (CS) 0 = CS is set to low 1 = CS is set to high
0	0h	<b>Chip Select Mode (cs_mode):</b> SPI Chip Select Mode Section. 0 = HW Mode- CS is under SSP control 1 = SW Mode - CS is under SW Control using cs_state bit

### 12.3.9 SW SCRATCH [3:0] (SW\_SCRATCH)—Offset 228h

NOTE: The same registers are available at the following offsets:

SW SCRATCH 1: offset 22Ch


SW SCRATCH 2: offset 230h

SW SCRATCH 3: offset 234h


#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**



Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>SW Scratch Pad (reg_SW_Scratch_0):</b> Scratch Pad Register for SW to generate Local DATA for DMA


### 12.3.10 Clock Gate (CLOCK\_GATE)—Offset 238h

#### Access Method

Type: MSG Register  
(Size: 32 bits)

Device:  
Function:

Default: 0h





Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3:2	0h	<b>DMA Clock Control (sw_dma_clk_ctl):</b> DMA Clock Control 00 = Dyanamic Clock Gate Enable 01 = Reserved 10 = Force DMA Clock off 11 = Force DMA Clock on
1:0	0h	<b>Clock Control (sw_ip_clk_ctl):</b> Clock Control 00 = Dyanamic Clock Gate Enable 01 = Reserved 10 = Force Clocks off 11 = Force Clocks on


### 12.3.11 Remap Address Low (REMAP\_ADDR\_LO)—Offset 240h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Remap Address Low (spi_remap_addr_low):</b> Low 32 bits of BAR address read by SW

### 12.3.12 Remap Address High (REMAP\_ADDR\_HI)—Offset 244h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**







Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h RO	<b>Interrupt Request Capable (intr_req_capable):</b> Set to '1' by HW if it is capable of generating an interrupt on command completion, else '0'.
3	1h RW1C	<b>Restore Required (restore_required):</b> When set (by HW), SW must restore state to the controller. The state may have been lost due to a reset or full power lost. SW clears the bit by writing a '1'. This bit will be set on initial power up.
2	0h RW	<b>Device Idle (devidle):</b> SW sets this bit to '1' to move the function into the DevIdle state. Writing this bit to '0' will return the function to the fully active D0 state (D0i0).
1	0h RO	Reserved.
0	0h RO	<b>CMD In Progress (cmd_in_progress):</b> HW sets this bit on a 1->0 or 0->1 transition of DEVIDLE. While set, the other bits in this register are not valid and it is illegal for SW to write to any bit in this register. HW clears this bit upon completing the DevIdle transition command. When clear, all the other bits in the register are valid and SW may write to any bit. If Interrupt Request (IR) was set for the current command, HW may clear this bit before the interrupt has been made visible to SW, since when SW actually handles a particular interrupt is not visible to the HW. SW writes to this bit have no effect.


### 12.3.14 Delay Rx Clock (DEL\_RX\_CLK)—Offset 250h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RW	<p><b>Delayed Rx Clock Select (RX_CLK_SEL):</b>            00 = The output of the internal (M/N and/or baud rate) clock divider is used as-is to clock in the receive data to the RxFIFO.            01 = An internally delayed version of the internal clock divider output is used to clock in the receive data to the RxFIFO. This allows some additional setup time on the PCH side.            10 = The receive data is clocked on the subsequent negedge of the Tx clock, allowing a full cycle propagation delay on the platform.            11: The receive data is clocked on the subsequent negedge of the delayed Rx clock, maximizing the amount of delay allowed for capturing the receive data.            Note: This capability is only supported for default SSP configuration with active high clocks (SSCR1.SPO = 0 and SSCR1.SPH = 0). Other combinations of SPO and SPH setting are not supported for non-zero settings of this field.</p>

### 12.3.15 Capabilities (CAPABLITIES)—Offset 2FCh

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 1E20h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1	1 1 1 0	0 0 1 0	0 0 0 0
RSVD					cs_output_select	iDMA_present	instance_type	instance_number



Bit Range	Default and Access	Field Name (ID): Description
31:13	0h RO	Reserved.
12:9	Fh RO	<b>CS Output Select (cs_output_select):</b> 0 = Un connected ; 1 = connected
8	0h RO	<b>DMA Present (iDMA_present):</b> 0= DMA present 1= DMA not present
7:4	2h RO	<b>instance_type (instance_type):</b> 0000 = IC2 0001 = UART 0010 = SPI 0011 - 1111 = Reserved
3:0	0h RO	<b>Instance Number (instance_number):</b> 0h: SPI0 1h: SPI1

## 12.4 Generic SPI (GSPI) DMA Controller Registers Summary

The registers in this section are memory mapped based on the BAR defined in PCI configuration space.

**Table 12-4. Summary of Generic SPI (GSPI) DMA Controller Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
800h	803h	DMA Transfer Source Address Low (SAR_LO0)—Offset 800h	0h
804h	807h	DMA Transfer Source Address High (SAR_HI0)—Offset 804h	0h
808h	80Bh	DMA Transfer Destination Address Low (DAR_LO0)—Offset 808h	0h
80Ch	80Fh	DMA Transfer Destination Address High (DAR_HI0)—Offset 80Ch	0h
810h	813h	Linked List Pointer Low (LLP_LO0)—Offset 810h	0h
814h	817h	Linked List Pointer High (LLP_HI0)—Offset 814h	0h
818h	81Bh	Control Register Low (CTL_LO0)—Offset 818h	0h
81Ch	81Fh	Control Register High (CTL_HI0)—Offset 81Ch	0h
820h	823h	Source Status (SSTAT0)—Offset 820h	0h
828h	82Bh	Destination Status (DSTAT0)—Offset 828h	0h
830h	833h	Source Status Address Low (SSTATAR_LO0)—Offset 830h	0h
834h	837h	Source Status Address High (SSTATAR_HI0)—Offset 834h	0h
838h	83Bh	Destination Status Address Low (DSTATAR_LO0)—Offset 838h	0h
83Ch	83Fh	Destination Status Address High (DSTATAR_HI0)—Offset 83Ch	0h
840h	843h	DMA Transfer Configuration Low (CFG_LO0)—Offset 840h	203h
844h	847h	DMA Transfer Configuration High (CFG_HI0)—Offset 844h	0h
848h	84Bh	Source Gather (SGR0)—Offset 848h	0h



**Table 12-4. Summary of Generic SPI (GSPI) DMA Controller Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
850h	853h	Destination Scatter (DSR0)—Offset 850h	0h
AC0h	AC3h	Raw Interrupt Status (RawTfr)—Offset AC0h	0h
AC8h	ACBh	Raw Status for Block Interrupts (RawBlock)—Offset AC8h	0h
AD0h	AD3h	Raw Status for Source Transaction Interrupts (RawSrcTran)—Offset AD0h	0h
AD8h	ADBh	Raw Status for Destination Transaction Interrupts (RawDstTran)—Offset AD8h	0h
AE0h	AE3h	Raw Status for Error Interrupts (RawErr)—Offset AE0h	0h
AE8h	AEBh	Interrupt Status (StatusTfr)—Offset AE8h	0h
AF0h	AF3h	Status for Block Interrupts (StatusBlock)—Offset AF0h	0h
AF8h	AFBh	Status for Source Transaction Interrupts (StatusSrcTran)—Offset AF8h	0h
B00h	B03h	Status for Destination Transaction Interrupts (StatusDstTran)—Offset B00h	0h
B08h	B0Bh	Status for Error Interrupts (StatusErr)—Offset B08h	0h
B10h	B13h	Mask for Transfer Interrupts (MaskTfr)—Offset B10h	0h
B18h	B1Bh	Mask for Block Interrupts (MaskBlock)—Offset B18h	0h
B20h	B23h	Mask for Source Transaction Interrupts (MaskSrcTran)—Offset B20h	0h
B28h	B2Bh	Mask for Destination Transaction Interrupts (MaskDstTran)—Offset B28h	0h
B30h	B33h	Mask for Error Interrupts (MaskErr)—Offset B30h	0h
B38h	B3Bh	Clear for Transfer Interrupts (ClearTfr)—Offset B38h	0h
B40h	B43h	Clear for Block Interrupts (ClearBlock)—Offset B40h	0h
B48h	B4Bh	Clear for Source Transaction Interrupts (ClearSrcTran)—Offset B48h	0h
B50h	B53h	Clear for Destination Transaction Interrupts (ClearDstTran)—Offset B50h	0h
B58h	B5Bh	Clear for Error Interrupts (ClearErr)—Offset B58h	0h
B60h	B63h	Combined Status register (StatusInt)—Offset B60h	0h
B98h	B9Bh	DMA Configuration (DmaCfgReg)—Offset B98h	0h
BA0h	BA3h	DMA Channel Enable (ChEnReg)—Offset BA0h	0h

### 12.4.1 DMA Transfer Source Address Low (SAR\_LO0)—Offset 800h

NOTE: SAR\_LO0 is for DMA Channel 0. The same register definition, SAR\_LO1, is available for Channel 1 at address 858h.

SAR\_LO0 (CH0): offset 800h

SAR\_LO1 (CH1): offset 858h


The starting source address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the source address of the current transfer.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>SAR_LO:</b> Current Source Address of DMA transfer.</p> <p>Updated after each source transfer. The SINC field in the CTL_LO[n]: Control Register determines whether the address increments or is left unchanged on every source transfer throughout the block transfer. When the channel is enabled (i.e. CH_EN is 1), the read back value will reflect the updated source transfer addresses. However, when the channel is disabled, the original programmed value will be reflected when reading this register.</p> <p>It's important to notice the following:</p> <ol style="list-style-type: none"> <li>1. Once the block transfer is in progress (i.e. when channel is enabled), the read-back value correlates with the OCP Read Address that one would see in an OCP tracker.</li> <li>2. If the read to this register comes during a block transfer, the LAST DMA Read address sent on the OCP before the register read is what's reflected in the read-back value.</li> <li>3. If the last DMA read was a burst read (i.e. burst length &gt; 1), the read-back value reflects the first address of the burst read since this is what gets sent on the OCP fabric.</li> <li>4. If the read to the register occurred after the whole block got transferred, then the channel gets disabled and the returned value would be the original programmed value.</li> <li>5. Since the read-back value is OCP based, only DW aligned addresses will be reflected (i.e. OCP Byte-Enable values would not be reflected)</li> <li>6. Based on the above remarks, this value should be used as pseudo DMA read progress indicator when the channel is enabled and not an absolute one.</li> </ol> <p>Decrementing addresses are not supported.</p>

### 12.4.2 DMA Transfer Source Address High (SAR\_HI0)—Offset 804h

NOTE: SAR\_HI0 is for DMA Channel 0. The same register definition, SAR\_HI1, is available for Channel 1 at address 85Ch.

SAR\_HI0 (CH0): offset 804h

SAR\_HI1 (CH1): offset 85Ch

The starting source address is programmed by software before the DMA channel is





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>SAR_HI:</b> Current Source Address of DMA transfer.</p> <p>Updated after each source transfer. The SINC field in the CTL_LO[n]: Control Register determines whether the address increments or is left unchanged on every source transfer throughout the block transfer. When the channel is enabled (i.e. CH_EN is 1), the read back value will reflect the updated source transfer addresses. However, when the channel is disabled, the original programmed value will be reflected when reading this register.</p> <p>It's important to notice the following:</p> <ol style="list-style-type: none"> <li>1. Once the block transfer is in progress (i.e. when channel is enabled), the read-back value correlates with the OCP Read Address that one would see in an OCP tracker.</li> <li>2. If the read to this register comes during a block transfer, the LAST DMA Read address sent on the OCP before the register read is what's reflected in the read-back value.</li> <li>3. If the last DMA read was a burst read (i.e. burst length &gt; 1), the read-back value reflects the first address of the burst read since this is what gets sent on the OCP fabric.</li> <li>4. If the read to the register occurred after the whole block got transferred, then the channel gets disabled and the returned value would be the original programmed value.</li> <li>5. Since the read-back value is OCP based, only DW aligned addresses will be reflected (i.e. OCP Byte-Enable values would not be reflected)</li> <li>6. Based on the above remarks, this value should be used as pseudo DMA read progress indicator when the channel is enabled and not an absolute one.</li> </ol> <p>Decrementing addresses are not supported.</p>

### 12.4.3 DMA Transfer Destination Address Low (DAR\_LO0)—Offset 808h

NOTE: DAR\_LO0 is for DMA Channel 0. The same register definition, DAR\_LO1, is available for Channel 1 at address 860h.

DAR\_LO0 (CH0): offset 808h

DAR\_LO1 (CH1): offset 860h

The starting destination address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the destination address of the current transfer.

#### Access Method


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2





Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>DAR_LO:</b> Current Destination Address of DMA transfer.</p> <p>Updated after each destination transfer. The DINC field in the CTL_LO[n]: Control Register determines whether the address increments or is left unchanged on every destination transfer throughout the block transfer. When the channel is enabled (i.e. CH_EN is 1), the read back value will reflect the updated destination transfer addresses. However, when the channel is disabled, the original programmed value will be reflected when reading this register.</p> <p>It's important to notice the following:</p> <ol style="list-style-type: none"> <li>1. Once the block transfer is in progress (i.e. when channel is enabled), the read-back value correlates with the OCP Write Address that one would see in an OCP tracker.</li> <li>2. If the read to this register comes during a block transfer, the LAST DMA Write address sent on the OCP before the register read is what's reflected in the read-back value.</li> <li>3. If the last DMA write was a burst write (i.e. burst length &gt; 1), the read-back value reflects the first address of the burst write since this is what gets sent on the OCP fabric.</li> <li>4. If the read to the register occurred after the whole block got transferred, then the channel gets disabled and the returned value would be the original programmed value.</li> <li>5. Since the read-back value is OCP based, only DW aligned addresses will be reflected (i.e. OCP Byte-Enable values would not be reflected)</li> <li>6. Based on the above remarks, this value should be used as pseudo DMA write progress indicator when the channel is enabled and not an absolute one.</li> </ol> <p>Decrementing addresses are not supported.</p>

### 12.4.4 DMA Transfer Destination Address High (DAR\_HI0)—Offset 80Ch

NOTE: DAR\_HI0 is for DMA Channel 0. The same register definition, DAR\_HI1, is available for Channel 1 at address 864h.

DAR\_HI0 (CH0): offset 80Ch

DAR\_HI1 (CH1): offset 864h




The starting destination address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the destination address of the current transfer.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>DAR_HI:</b> Current Destination Address of DMA transfer.</p> <p>Updated after each destination transfer. The DINC field in the CTL_LO[n]: Control Register determines whether the address increments or is left unchanged on every destination transfer throughout the block transfer. When the channel is enabled (i.e. CH_EN is 1), the read back value will reflect the updated destination transfer addresses. However, when the channel is disabled, the original programmed value will be reflected when reading this register.</p> <p>It's important to notice the following:</p> <ol style="list-style-type: none"> <li>1. Once the block transfer is in progress (i.e. when channel is enabled), the read-back value correlates with the OCP Write Address that one would see in an OCP tracker.</li> <li>2. If the read to this register comes during a block transfer, the LAST DMA Write address sent on the OCP before the register read is what's reflected in the read-back value.</li> <li>3. If the last DMA write was a burst write (i.e. burst length &gt; 1), the read-back value reflects the first address of the burst write since this is what gets sent on the OCP fabric.</li> <li>4. If the read to the register occurred after the whole block got transferred, then the channel gets disabled and the returned value would be the original programmed value.</li> <li>5. Since the read-back value is OCP based, only DW aligned addresses will be reflected (i.e. OCP Byte-Enable values would not be reflected)</li> <li>6. Based on the above remarks, this value should be used as pseudo DMA write progress indicator when the channel is enabled and not an absolute one.</li> </ol> <p>Decrementing addresses are not supported.</p>

### 12.4.5 Linked List Pointer Low (LLP\_LO0)—Offset 810h

NOTE: LLP\_LO0 is for DMA Channel 0. The same register definition, LLP\_LO1, is available for Channel 1 at address 868h.

LLP\_LO0 (CH0): offset 810h

LLP\_LO1 (CH1): offset 868h


The register needs to be programmed to point to the first Linked List Item (LLI) in memory prior to enabling the channel if block chaining is enabled.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>LOC:</b> Starting Address In Memory of next LLI if block chaining is enabled. Note that the two LSBs of the starting address are not stored because the address is assumed to be aligned to a 32-bit boundary. LLI accesses are always 32-bit accesses and cannot be changed or programmed to anything other than 32-bit.
1:0	0h RO	Reserved.

### 12.4.6 Linked List Pointer High (LLP\_HI0)—Offset 814h

NOTE: LLP\_HI0 is for DMA Channel 0. The same register definition, LLP\_HI1, is available for Channel 1 at address 86Ch.

LLP\_HI0 (CH0): offset 814h

LLP\_LO1 (CH1): offset 86Ch


The register needs to be programmed to point to the first Linked List Item (LLI) in memory prior to enabling the channel if block chaining is enabled.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>LOC:</b> Starting Address In Memory of next LLI if block chaining is enabled. Note that the two LSBs of the starting address are not stored because the address is assumed to be aligned to a 32-bit boundary. LLI accesses are always 32-bit accesses and cannot be changed or programmed to anything other than 32-bit.
1:0	0h RO	Reserved.



### 12.4.7 Control Register Low (CTL\_LO0)—Offset 818h

NOTE: CTL\_LO0 is for DMA Channel 0. The same register definition, CTL\_LO1, is available for Channel 1 at address 870h.

LLP\_HI0 (CH0): offset 818h

LLP\_LO1 (CH1): offset 870h

This register contains fields that control the DMA transfer. The CTL\_HI register is part of the block descriptor (linked list item - LLI) when block chaining is enabled. It can be varied on a block-by-block basis within a DMA transfer when block chaining is enabled. If status write-back is enabled, CTL\_HI is written to then control registers location of the LLI in system memory at the end of the block transfer.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
RSVD	LLP_SRC_EN LLP_DST_EN	RSVD	TT_FC	RSVD DST_SCATTER_EN SRC_GATHER_EN	SRC_MSIZ	DEST_MSIZ	SINC RSVD DINC RSVD	SRC_TR_WIDTH DST_TR_WIDTH INT_EN

Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RO	Reserved.
28	0h RW	<b>LLP_SRC_EN:</b> Block chaining is enabled on the source side only if the LLP_SRC_EN field is high and LLPn.LOC is non-zero and (LLP_EN == 1)
27	0h RW	<b>LLP_DST_EN:</b> Block chaining is enabled on the destination side only if the LLP_DST_EN field is high and LLPn.LOC is non-zero and (LLP_EN == 1)
26:22	0h RO	Reserved.
21:20	0h RW	<b>TT_FC:</b> The following transfer types are supported. Memory to Memory (00) Memory to Peripheral (01) Peripheral to Memory (10) Peripheral to Peripheral (11) Flow Control is always assigned to the DMA.
19	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
18	0h RW	<b>DST_SCATTER_EN:</b> 0 = Scatter disabled 1 = Scatter enabled  Scatter on the destination side is applicable only when the CTL_LOn.DINC bit indicates an incrementing address control.
17	0h RW	<b>SRC_GATHER_EN:</b> 0 = Gather disabled 1 = Gather enabled  Gather on the source side is applicable only when the CTL_LOn.SINC bit indicates an incrementing address control.
16:14	0h RW	<b>SRC_MSIZ</b> E: Number of data items, each of width CTL_LOn.SRC_TR_WIDTH, to be read from the source.
13:11	0h RW	<b>DEST_MSIZ</b> E: Number of data items, each of width CTL_LOn.DST_TR_WIDTH, to be written to the destination.
10	0h RW	<b>SINC:</b> Indicates whether to increment or decrement the source address on every source transfer. If the device is fetching data from a source peripheral FIFO with a fixed address, then set this field to No change. 0 = Increment 1 = Fixed (No Change)
9	0h RO	Reserved.
8	0h RW	<b>DINC:</b> Indicates whether to increment or decrement the destination address on every destination transfer. If your device is writing data to a destination peripheral FIFO with a fixed address, then set this field to No change. 0 = Increment 1 = Fixed (No change)
7	0h RO	Reserved.
6:4	0h RW	<b>SRC_TR_WIDTH:</b> BURST_SIZE = (2 ^ MSIZE) 1. Transferred Bytes Per Burst = (BURST_SIZE * TR_WIDTH) 2. For incrementing addresses and (Transfer_Width < 4 Bytes), the MSIZE parameter is ignored since only single transactions are supported (due to OCP limitations)
3:1	0h RW	<b>DST_TR_WIDTH:</b> Destination Transfer Width. BURST_SIZE = (2 ^ MSIZE) 1. Transferred Bytes Per Burst = (BURST_SIZE * TR_WIDTH) 2. For incrementing addresses and (Transfer_Width < 4 Bytes), the MSIZE parameter is ignored since only single transactions are supported (due to OCP limitations)
0	0h RW	<b>INT_EN:</b> Interrupt Enable Bit. If set, then all interrupt-generating sources are enabled.



### 12.4.8 Control Register High (CTL\_HI0)—Offset 81Ch

NOTE: CTL\_HI0 is for DMA Channel 0. The same register definition, CTL\_HI1, is available for Channel 1 at address 874h.

CTL\_HI0 (CH0): offset 81Ch

CTL\_HI1 (CH1): offset 874h


This register contains fields that control the DMA transfer. The CTL\_HI register is part of the block descriptor (linked list item - LLI) when block chaining is enabled. It can be varied on a block-by-block basis within a DMA transfer when block chaining is enabled. If status write-back is enabled, CTL\_HI is written to then control registers location of the LLI in system memory at the end of the block transfer.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RW	<p><b>CH_CLASS:</b> A Class of (N_CHNLS-1) is the highest priority, and 0 is the lowest. This field must be programmed within 0 to (N_CHNLS-1). A programmed value outside this range will cause erroneous behavior.</p>



Bit Range	Default and Access	Field Name (ID): Description
28:18	0h RW	<b>CH_WEIGHT</b>
17	0h RW	<b>DONE:</b> If status write-back is enabled, the upper word of the control register, CTL_HI, is written to the control register location of the Linked List Item (LLI) in system memory at the end of the block transfer with the done bit set. Software can poll the LLI CTL_HI.DONE bit to see when a block transfer is complete. The LLI CTL_HI.DONE bit should be cleared when the linked lists are set up in memory prior to enabling the channel. The DMA will not transfer the block if the DONE bit in the LLI is not cleared.
16:0	0h RW	<b>BLOCK_TS:</b> Block Transfer Size (in Bytes). Since the DMA is always the flow controller, the user needs to write this field before the channel is enabled in order to indicate the block size. The number programmed into BLOCK_TS indicates the total number of bytes to transfer for every block transfer. Once the transfer starts (i.e. channel is enabled), the read-back value is the total number of bytes for which Read Commands have already been sent to the source. It doesn't mean Bytes that are already in the FIFO. However, when the channel is disabled, the original programmed value will be reflected when reading this register. Theoretical Byte Size range is from 0 to $(2^{17} - 1) = (128 \text{ KB} - 1)$ .

### 12.4.9 Source Status (SSTAT0)—Offset 820h

NOTE: SSTAT0 is for DMA Channel 0. The same register definition, SSTAT1, is available for Channel 1 at address 878h.

SSTAT0 (CH0): offset 820h

SSTAT1 (CH1): offset 878h

After each block transfer completes, hardware can retrieve the source status information from the address pointed to by the contents of the SSTATARx register. This status information is then stored in the SSTATx register and written out to the SSTATx register location of the LLI before the start of the next block.

Note : This register is a temporary placeholder for the source status information on its way to the SSTATx register location of the LLI. The source status information should be retrieved by software from the SSTATx register location of the LLI, and not by a read of this register over the DMA slave interface.


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>SSTAT:</b> Source status information retrieved by hardware from the address pointed to by the contents of the Source Status Address Register. This register is a temporary placeholder for the source status information on its way to the SSTATn register location of the LLI. The source status information should be retrieved by software from the SSTATn register location of the LLI, and not by a read of this register over the DMA slave interface.

### 12.4.10 Destination Status (DSTAT0)—Offset 828h

NOTE: DSTAT0 is for DMA Channel 0. The same register definition, DSTAT1, is available for Channel 1 at address 880h.

DSTAT0 (CH0): offset 828h

DSTAT1 (CH1): offset 880h

After the completion of each block transfer, hardware can retrieve the destination status information from the address pointed to by the contents of the DSTATARx register. This status information is then stored in the DSTATx register and written out to the DSTATx register location of the LLI.


Note : This register is a temporary placeholder for the destination status information on its way to the DSTATx register location of the LLI. The destination status information should be retrieved by software from the DSTATx register location of the LLI and not by a read of this register over the DMA slave interface.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>DSTAT:</b> Destination status information retrieved by hardware from the address pointed to by the contents of the Destination Status Address Register. This register is a temporary placeholder for the destination status information on its way to the DSTATn register location of the LLI. The destination status information should be retrieved by software from the DSTATn register location of the LLI and not by a read of this register over the DMA slave interface.

### 12.4.11 Source Status Address Low (SSTATAR\_LO0)—Offset 830h

NOTE: SSTATAR\_LO0 is for DMA Channel 0. The same register definition, SSTATAR\_LO1, is available for Channel 1 at address 888h.

SSTATAR\_LO0(CH0): offset 830h

SSTATAR\_LO1(CH1): offset 888h


After the completion of each block transfer, hardware can retrieve the source status information from the address pointed to by the contents of the SSTATARx register.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>SSTATAR_LO:</b> Pointer from where hardware can fetch the source status information, which is registered in the SSTATn register and written out to the SSTATn register location of the LLI before the start of the next block.

### 12.4.12 Source Status Address High (SSTATAR\_HI0)—Offset 834h

NOTE: SSTATAR\_HI0 is for DMA Channel 0. The same register definition, SSTATAR\_HI1, is available for Channel 1 at address 88Ch.

SSTATAR\_HI0(CH0): offset 834h



SSTATAR\_HI1(CH1): offset 88Ch


After the completion of each block transfer, hardware can retrieve the source status information from the address pointed to by the contents of the SSTATARx register.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>SSTATAR_HI:</b> Pointer from where hardware can fetch the source status information, which is registered in the SSTATn register and written out to the SSTATn register location of the LLI before the start of the next block.

### 12.4.13 Destination Status Address Low (DSTATAR\_LO0)—Offset 838h

NOTE: DSTATAR\_LO0 is for DMA Channel 0. The same register definition, DSTATAR\_LO1, is available for Channel 1 at address 890h.

DSTATAR\_LO0(CH0): offset 838h

DSTATAR\_LO1(CH1): offset 890h


After the completion of each block transfer, hardware can retrieve the destination status information from the address pointed to by the contents of the DSTATARx register.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>DSTATAR_LO:</b> Pointer from where hardware can fetch the destination status information, which is registered in the DSTATn register and written out to the DSTATn register location of the LLI before the start of the next block.

### 12.4.14 Destination Status Address High (DSTATAR\_HI0)—Offset 83Ch

NOTE: DSTATAR\_LO0 is for DMA Channel 0. The same register definition, DSTATAR\_HI1, is available for Channel 1 at address 894h.

DSTATAR\_HI0(CH0): offset 83Ch

DSTATAR\_HI1(CH1): offset 894h


After the completion of each block transfer, hardware can retrieve the destination status information from the address pointed to by the contents of the DSTATARx register.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
21	0h RW	<b>SRC_OPT_BL:</b> Optimize Source Burst Length : 0 = Writes will use only BL=1 or BL=(2 ^ SRC_MSIZ)E) 1 = Writes will use (1 &lt;= BL &lt;= (2 ^ SRC_MSIZ)E) *** This bit should be set to (0) if Source HW-Handshake is enabled
20	0h RW	<b>DST_OPT_BL:</b> Optimize Destination Burst Length : 0 = Writes will use only BL=1 or BL=(2 ^ DST_MSIZ)E) 1 = Writes will use (1 &lt;= BL &lt;= (2 ^ DST_MSIZ)E) *** This bit should be set to (0) if Destination HW-Handshake is enabled
19	0h RW	<b>SRC_HS_POL:</b> Source Handshaking Interface Polarity. 0 = Active high 1 = Active low
18	0h RW	<b>DST_HS_POL:</b> Destination Handshaking Interface Polarity. 0 = Active high 1 = Active low
17:11	0h RO	Reserved.
10	0h RW	<b>CH_DRAIN:</b> Forces channel FIFO to drain while in suspension. This bit has effect only when CH_SUSPEND is asserted
9	1h RO	<b>FIFO_EMPTY:</b> Indicates if there is data left in the channel FIFO. Can be used in conjunction with CFGx.CH_SUSP to cleanly disable a channel. 1 = Channel FIFO empty 0 = Channel FIFO not empty
8	0h RW	<b>CH_SUSP:</b> Channel Suspend. Suspends all DMA data transfers from the source until this bit is cleared. There is no guarantee that the current transaction will complete. Can also be used in conjunction with CFGx.FIFO_EMPTY to cleanly disable a channel without losing any data. 0 = Not suspended. 1 = Suspend DMA transfer from the source.
7	0h RW	<b>SS_UPD_EN:</b> Source Status Update Enable. Source status information is fetched only from the location pointed to by the SSTATARn register, stored in the SSTATn register and written out to the SSTATn location of the LLI if SS_UPD_EN is high. This bit is ignored if (LLP_EN == 0) or (LLP_WB_EN == 0)
6	0h RW	<b>DS_UPD_EN:</b> Destination Status Update Enable. Destination status information is fetched only from the location pointed to by the DSTATARn register, stored in the DSTATn register and written out to the DSTATn location of the LLI if DS_UPD_EN is high. This bit is ignored if (LLP_EN == 0) or (LLP_WB_EN == 0)
5	0h RW	<b>CTL_HI_UPD_EN:</b> CTL_HI Update Enable. If set, the CTL_HI register is written out to the CTL_HI location of the LLI. This bit is ignored if (LLP_EN == 0) or (LLP_WB_EN == 0)



Bit Range	Default and Access	Field Name (ID): Description
4	0h RO	Reserved.
3	0h RW	<b>HSHAKE_NP_WR:</b> 0x1 : Issues Non-Posted writes on HW-Handshake on DMA Write Port 0x0 : Issues Posted writes on HW-Handshake on DMA Write Port (Except end-of-block writes which will be Non-Posted) This bit must be set to 1 for proper operation
2	0h RW	<b>ALL_NP_WR:</b> 0x1 : Forces ALL writes to be Non-Posted on DMA Write Port 0x0 : Non-Posted Writes will only be used at end of block transfers and in HW-Handshake (if HW_NP_WR=1); for all other cases, Posted Writes will be used.
1	1h RW	<b>SRC_BURST_ALIGN:</b> 0x1 : SRC Burst Transfers are broken at a Burst Length aligned boundary 0x0 : SRC Burst Transfers are not broken at a Burst Length aligned boundary
0	1h RW	<b>DST_BURST_ALIGN:</b> 0x1 : DST Burst Transfers are broken at a Burst Length aligned boundary 0x0 : DST Burst Transfers are not broken at a Burst Length aligned boundary.

### 12.4.16 DMA Transfer Configuration High (CFG\_HI0)—Offset 844h

NOTE: CFG\_HI0 is for DMA Channel 0. The same register definition, CFG\_HI1, is available for Channel 1 at address 89Ch.

CFG\_HI0(CH0): offset 844h

CFG\_HI1(CH1): offset 89Ch

This register contains fields that configure the DMA transfer. The channel configuration register remains fixed for all blocks of a multi-block transfer. This Register should be programmed to enabling the channel

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD		WR_ISSUE_THD		RD_ISSUE_THD		DST_PER	SRC_PER	



Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	Reserved.
27:18	0h RW	<b>WR_ISSUE_THD:</b> Write Issue Threshold. Used to relax the issue criterion for Writes. Value ranges from 0 to $(2^{10}-1 = 1023)$ but should not exceed maximum Write burst size = $(2^{DST\_MSIZE}) * TW$ .
17:8	0h RW	<b>RD_ISSUE_THD:</b> Read Issue Threshold. Used to relax the issue criterion for Reads. Value ranges from 0 to $(2^{10}-1 = 1023)$ but should not exceed maximum Read burst size = $(2^{SRC\_MSIZE}) * TW$ .
7:4	0h RW	<b>DST_PER:</b> Destination Peripheral ID : Assigns a hardware handshaking interface (0 - 15) to the destination of channel n. The channel can then communicate with the destination peripheral connected to that interface through the assigned hardware handshaking interface.  NOTE: For correct DMA operation, only one peripheral (source or destination) should be assigned to the same handshaking interface.
3:0	0h RW	<b>SRC_PER:</b> Source Peripheral ID : Assigns a hardware handshaking interface (0 - 15) to the source of channel n. The channel can then communicate with the source peripheral connected to that interface through the assigned hardware handshaking interface.  NOTE: For correct DMA operation, only one peripheral (source or destination) should be assigned to the same handshaking interface.

### 12.4.17 Source Gather (SGR0)—Offset 848h

NOTE: SGR0 is for DMA Channel 0. The same register definition, SGR1, is available for Channel 1 at address 8A0h.

SGR0(CH0): offset 848h

SGR1(CH1): offset 8A0h

The Source Gather register contains two fields: Source gather count field (SGRx.SGC). Specifies the number of contiguous source transfers of CTLx.SRC\_TR\_WIDTH between successive gather intervals. This is defined as a gather boundary. Source gather interval field (SGRx.SGI). Specifies the source address increment/decrement in multiples of CTLx.SRC\_TR\_WIDTH on a gather boundary when gather mode is enabled for the source transfer. The CTLx.SINC field controls whether the address increments or decrements. When the CTLx.SINC field indicates a fixed-address control, then the address remains constant throughout the transfer and the SGRx register is ignored.

#### Access Method


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2





**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RW	<b>SGC</b>
19:0	0h RW	<b>SGI</b>

### 12.4.18 Destination Scatter (DSR0)—Offset 850h

NOTE: DSR0 is for DMA Channel 0. The same register definition, DSR1, is available for Channel 1 at address 8A8h.

DSR0(CH0): offset 850h

DSR1(CH1): offset 8A8h


The Destination Scatter register contains two fields: Destination scatter count field (DSRx.DSC) . Specifies the number of contiguous destination transfers of CTLx.DST\_TR\_WIDTH between successive scatter boundaries. Destination scatter interval field (DSRx.DSI) . Specifies the destination address increment/decrement in multiples of CTLx.DST\_TR\_WIDTH on a scatter boundary when scatter mode is enabled for the destination transfer. The CTLx.DINC field controls whether the address increments or decrements. When the CTLx.DINC field indicates a fixed address control, then the address remains constant throughout the transfer and the DSRx register is ignored.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RW	<b>DSC</b>
19:0	0h RW	<b>DSI</b>


### 12.4.19 Raw Interrupt Status (RawTfr)—Offset AC0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>RAW:</b> Bit0 for channel 0 and bit 1 for channel 1.


### 12.4.20 Raw Status for Block Interrupts (RawBlock)—Offset AC8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>RAW:</b> Bit 0 for channel 0 and bit 1 for channel 1.


### 12.4.21 Raw Status for Source Transaction Interrupts (RawSrcTran)—Offset AD0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>RAW:</b> Bit 0 for channel 0 and bit 1 for channel 1.


### 12.4.22 Raw Status for Destination Transaction Interrupts (RawDstTran)—Offset AD8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>RAW:</b> Bit 0 for channel 0 and bit 1 for channel 1.


### 12.4.23 Raw Status for Error Interrupts (RawErr)—Offset AE0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>RAW:</b> Bit 0 for channel 0 and bit 1 for channel 1.


### 12.4.24 Interrupt Status (StatusTfr)—Offset AE8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>STATUS:</b> Bit 0 for channel 0 and bit 1 for channel 1.


### 12.4.25 Status for Block Interrupts (StatusBlock)—Offset AF0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>STATUS:</b> Bit 0 for channel 0 and bit 1 for channel 1.


### 12.4.26 Status for Source Transaction Interrupts (StatusSrcTran)—Offset AF8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>STATUS:</b> Bit 0 is for channel 0 and bit 1 is for channel 1.


### 12.4.27 Status for Destination Transaction Interrupts (StatusDstTran)—Offset B00h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>STATUS:</b> Bit 0 is for channel 0 and bit 1 is for channel 1.


### 12.4.28 Status for Error Interrupts (StatusErr)—Offset B08h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>STATUS:</b> Bit 0 is for channel 0 and bit 1 is for channel 1.


### 12.4.29 Mask for Transfer Interrupts (MaskTfr)—Offset B10h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:8	0h WO	<b>INT_MASK_WE:</b> 0 = write disabled 1 = write enabled
7:2	0h RO	Reserved.
1:0	0h RW	<b>INT_MASK:</b> 0-mask 1-unmask



### 12.4.30 Mask for Block Interrupts (MaskBlock)—Offset B18h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:8	0h WO	<b>INT_MASK_WE:</b> 0 = write disabled 1 = write enabled
7:2	0h RO	Reserved.
1:0	0h RW	<b>INT_MASK:</b> 0-mask 1-unmask


### 12.4.31 Mask for Source Transaction Interrupts (MaskSrcTran)—Offset B20h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:8	0h WO	<b>INT_MASK_WE:</b> 0 = write disabled 1 = write enabled
7:2	0h RO	Reserved.
1:0	0h RW	<b>INT_MASK:</b> 0-mask 1-unmask


### 12.4.32 Mask for Destination Transaction Interrupts (MaskDstTran)—Offset B28h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2


**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:8	0h WO	<b>INT_MASK_WE:</b> 0 = write disabled 1 = write enabled
7:2	0h RO	Reserved.
1:0	0h RW	<b>INT_MASK:</b> 0-mask 1-unmask

### 12.4.33 Mask for Error Interrupts (MaskErr)—Offset B30h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:8	0h WO	<b>INT_MASK_WE:</b> 0 = write disabled 1 = write enabled
7:2	0h RO	Reserved.
1:0	0h RW	<b>INT_MASK:</b> 0-mask 1-unmask


### 12.4.34 Clear for Transfer Interrupts (ClearTfr)—Offset B38h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h WO	<b>CLEAR:</b> 0 = no effect 1 = clear interrupt


### 12.4.35 Clear for Block Interrupts (ClearBlock)—Offset B40h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h WO	<b>CLEAR:</b> 0 = no effect 1 = clear interrupt


### 12.4.36 Clear for Source Transaction Interrupts (ClearSrcTran)—Offset B48h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h WO	<b>CLEAR:</b> 0 = no effect 1 = clear interrupt


### 12.4.37 Clear for Destination Transaction Interrupts (ClearDstTran)—Offset B50h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h WO	<b>CLEAR:</b> 0 = no effect 1 = clear interrupt


### 12.4.38 Clear for Error Interrupts (ClearErr)—Offset B58h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h WO	<b>CLEAR:</b> 0 = no effect 1 = clear interrupt


### 12.4.39 Combined Status register (StatusInt)—Offset B60h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h RO	<b>ERR:</b> OR of the contents of StatusErr register.
3	0h RO	<b>DSTT:</b> OR of the contents of StatusDst register.
2	0h RO	<b>SRCT:</b> OR of the contents of StatusSrcTran register
1	0h RO	<b>BLOCK:</b> OR of the contents of StatusBlock register.
0	0h RO	<b>TFR:</b> OR of the contents of StatusTfr register.



### 12.4.40 DMA Configuration (DmaCfgReg)—Offset B98h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW	<b>DMA_EN:</b> 0 = DMA Disabled 1 = DMA Enabled


### 12.4.41 DMA Channel Enable (ChEnReg)—Offset BA0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 30  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
9:8	0h WO	<b>CH_EN_WE</b>
7:2	0h RO	Reserved.
1:0	0h RW	<b>CH_EN:</b> Enables/Disables the channel. Setting this bit enables a channel, clearing this bit disables the channel. 0 = Disable the Channel 1 = Enable the Channel The ChEnReg.CH_EN bit is automatically cleared by hardware to disable the channel after the last OCP transfer of the DMA transfer to the destination has completed. Software can therefore poll this bit to determine when this channel is free for a new DMA transfer.

## 12.5 Generic SPI (GSPI) PCR Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

**Table 12-5. Summary of GSPI PCR Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
230h	233h	PCI Configuration Control (PCICFGCTRL) for GSPI0	00000100h
234h	237h	PCI Configuration Control (PCICFGCTRL) for GSPI1	00000100h

### 12.5.1 PCI Configuration Control (PCICFGCTRL)

**Default:** 00000100h

NOTE: This register applies to the following GSPI controllers as follows:

GSPI0: at offset 200h

GSPI1: at offset 204h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
27:20	0h RW	<p><b>PCI IRQ:</b> IRQ number to be sent in the message with data field for Assert_IRQ and Deassert_IRQ message,            Note: Bridge does not wire-or the interrupts from different functions before sending them even if they are tied to the same IPIN value of the same IRQ value by the BIOS. It is the responsibility of the interrupt controller to ensure that interrupts are wire-ored.            Note: each PCI device (B:D:F) for Intel Serial IO interfaces (i.e.I2C, UART, GSPI) is limit to 4 functions max per PCI device, allowing each function to map to dedicated INT[A-D] and thus a unique IRQ number.            Sharing IRQs is not allowed across any Serial IO interfaces B:D:F. All Serial IO interface B:D:F must have a unique IRQ number.</p>
19:12	0h RW	<p><b>ACPI IRQ:</b> IRQ number to be sent in the message with data field for Assert_IRQ and Deassert_IRQ message,            Note: Bridge does not wire-or the interrupts from different functions before sending them even if they are tied to the same IPIN value of the same IRQ value by the BIOS. It is the responsibility of the interrupt controller to ensure that interrupts are wire-ored.            Note: each PCI device (B:D:F) for Intel Serial IO interfaces (i.e.I2C, UART, GSPI) is limit to 4 functions max per PCI device, allowing each function to map to dedicated INT[A-D] and thus a unique IRQ number.            Sharing IRQs is not allowed across any Serial IO interfaces B:D:F. All Serial IO interface B:D:F must have a unique IRQ number.</p>
11:8	0h RW	<p><b>Interrupt Pin:</b> This register indicates the values to be used for Global Interrupts. This value will also be reflected in the PCOS register IPIN value.</p> <p>0 = No interrupt Pin            1 = INTA            2 = INTB            3 = INTC            4 = INTD            5 - FF: Reserved</p>
7	0h RW	<p><b>BAR1 Disable:</b> BAR1 register in the PCOS space will become Read Only when this bit is set,</p>
6:2	0h RW	<p><b>PME Support:</b> The value in this register will be XOR with the value in the PME_support strap and reflected in the PME_support register in the PCI configuration space. This register can be used as a mechanism to change the value of the PME_Status PCI config register field.</p>
1	0h RW	<p><b>ACPI_INTR_EN:</b> When set, ACPI IRQ number field (bits 19:12) will be used for IRQ messages. When 0, PCI IRQ number field (bits 27:20) will be used for IRQ message.</p>
0	0h RW	<p><b>PCI_CFG_DIS:</b> When set, PCI configuration accesses return UR response. When 0, PCI configuration accesses are supported.</p>

§ §





# 13 PCI Express\* (PCIe\*) Interface (D29:F0–F7, D28:F0–F7 and D27:F0–F7)

## 13.1 PCI Express\* Port Configuration Registers Summary

There are twenty sets of the following configuration registers used for PCH PCI Express\* Port Configurations. Each PCH PCI Express\* Configuration Register set covers a single PCI Express\* Port and maps out as the following Device/Function:

- D28/F0 = Port1
- D28/F1 = Port2
- D28/F2 = Port3
- D28/F3 = Port4
- D28/F4 = Port5
- D28/F5 = Port6
- D28/F6 = Port7
- D28/F7 = Port8)
- (D29/F0 = Port9
- D29/F1 = Port10
- D29/F2 = Port11
- D29/F3 = Port12
- D29/F4 = Port13
- D29/F5 = Port14
- D29/F6 = Port15
- D29/F7 = Port16
- D27/F0 = Port17
- D27/F1 = Port18
- D27/F2 = Port19
- D27/F3 = Port20

**Table 13-1. Summary of PCI Express\* Port Configuration Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Identifiers (ID)—Offset 0h	xxxx8086h
4h	7h	Device Command; Primary Status (CMD_PSTS)—Offset 4h	100000h
8h	Bh	Revision ID; Class Code (RID_CC)—Offset 8h	60400F0h
Ch	Fh	Cache Line Size; Primary Latency Timer; Header Type (CLS_PLT_HTYPE)—Offset Ch	810000h
18h	1Bh	Bus Numbers; Secondary Latency Timer (BNUM_SLT)—Offset 18h	0h
1Ch	1Fh	I/O Base and Limit; Secondary Status (IOBL_SSTS)—Offset 1Ch	0h
20h	23h	Memory Base and Limit (MBL)—Offset 20h	0h
24h	27h	Prefetchable Memory Base and Limit (PMBL)—Offset 24h	10001h
28h	2Bh	Prefetchable Memory Base Upper 32 Bits (PMBU32)—Offset 28h	0h
2Ch	2Fh	Prefetchable Memory Limit Upper 32 Bits (PMLU32)—Offset 2Ch	0h



**Table 13-1. Summary of PCI Express\* Port Configuration Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
34h	37h	Capabilities List Pointer (CAPP)—Offset 34h	40h
3Ch	3Fh	Interrupt Information; Bridge Control (INTR_BCTRL)—Offset 3Ch	0h
40h	43h	Capabilities List; PCI Express Capabilities (CLIST_XCAP)—Offset 40h	428010h
44h	47h	Device Capabilities (DCAP)—Offset 44h	8001h
48h	4Bh	Device Control; Device Status (DCTL_DSTS)—Offset 48h	100000h
4Ch	4Fh	Link Capabilities (LCAP)—Offset 4Ch	710C00h
50h	53h	Link Control; Link Status (LCTL_LSTS)—Offset 50h	10000h
54h	57h	Slot Capabilities (SLCAP)—Offset 54h	40060h
58h	5Bh	Slot Control; Slot Status (SLCTL_SLSTS)—Offset 58h	0h
5Ch	5Fh	Root Control (RCTL)—Offset 5Ch	0h
60h	63h	Root Status (RSTS)—Offset 60h	0h
64h	67h	Device Capabilities 2 (DCAP2)—Offset 64h	80837h
68h	6Bh	Device Control 2; Device Status 2 (DCTL2_DSTS2)—Offset 68h	0h
6Ch	6Fh	Link Capabilities 2 (LCAP2)—Offset 6Ch	0h
70h	73h	Link Control 2; Link Status 2 (LCTL2_LSTS2)—Offset 70h	1h
80h	83h	Message Signaled Interrupt Identifiers; Message Signaled Interrupt Message Control (MID_MC)—Offset 80h	9005h
84h	87h	Message Signaled Interrupt Message Address (MA)—Offset 84h	0h
88h	8Bh	Message Signaled Interrupt Message Data (MD)—Offset 88h	0h
90h	93h	Subsystem Vendor Capability (SVCAP)—Offset 90h	A00Dh
94h	97h	Subsystem Vendor IDs (SVID)—Offset 94h	0h
A0h	A3h	Power Management Capability; PCI Power Management Capabilities (PMCAP_PMC)—Offset A0h	C8030001h
A4h	A7h	PCI Power Management Control And Status (PMCS)—Offset A4h	8h
D4h	D7h	Miscellaneous Port Configuration 2 (MPC2)—Offset D4h	0h
D8h	DBh	Miscellaneous Port Configuration (MPC)—Offset D8h	1110000h
DCh	DFh	SMI / SCI Status (SMSCS)—Offset DCh	0h
F0h	F3h	IOSF Primary Control And Status (IPCS)—Offset F0h	0h
FCh	FFh	Additional Configuration 1 (STRPFUSECFG)—Offset FCh	0h
100h	103h	Advanced Error Extended Reporting Capability Header (AECH)—Offset 100h	0h
104h	107h	Uncorrectable Error Status (UES)—Offset 104h	0h
108h	10Bh	Uncorrectable Error Mask (UEM)—Offset 108h	0h
10Ch	10Fh	Uncorrectable Error Severity (UEV)—Offset 10Ch	60011h
110h	113h	Correctable Error Status (CES)—Offset 110h	0h
114h	117h	Correctable Error Mask (CEM)—Offset 114h	2000h
118h	11Bh	Advanced Error Capabilities and Control (AECC)—Offset 118h	0h
12Ch	12Fh	Root Error Command (REC)—Offset 12Ch	0h
130h	133h	Root Error Status (RES)—Offset 130h	0h
134h	137h	Error Source Identification (ESID)—Offset 134h	0h
144h	147h	ACS Capability Register (ACSCAPR)—Offset 144h	Fh



Table 13-1. Summary of PCI Express\* Port Configuration Registers (Continued)

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
148h	14Bh	ACS Control Register (ACSCCLR)—Offset 148h	0h
200h	203h	L1 Sub-States Extended Capability Header (L1SECH)—Offset 200h	0h
204h	207h	L1 Sub-States Capabilities (L1SCAP)—Offset 204h	28281Fh
208h	20Bh	L1 Sub-States Control 1 (L1SCTL1)—Offset 208h	0h
20Ch	20Fh	L1 Sub-States Control 2 (L1SCTL2)—Offset 20Ch	28h
220h	223h	Secondary PCI Express Extended Capability Header (SPEECH)—Offset 220h	0h
224h	227h	Link Control 3 (LCTL3)—Offset 224h	0h
22Ch	22Fh	Lane 0 and Lane 1 Equalization Control (L01EC)—Offset 22Ch	7F7F7F7Fh
230h	233h	Lane 2 and Lane 3 Equalization Control (L23EC)—Offset 230h	7F7F7F7Fh
324h	327h	PCI Express Configuration (PCIEDBG)—Offset 324h	2000000h
338h	33Bh	PCI Express Additional Link Control (PCIEALC)—Offset 338h	0h
400h	403h	Additional Configuration 2 (LTROVR)—Offset 400h	0h
404h	407h	Additional Configuration 3 (LTROVR2)—Offset 404h	0h
420h	423h	Additional Configuration 4 (PCIEPMECTL)—Offset 420h	0h
450h	453h	Equalization Configuration 1 (EQCFG1)—Offset 450h	0h
454h	457h	Remote Transmitter Preset/Coefficient List 1 (RTPCL1)—Offset 454h	0h
458h	45Bh	Remote Transmitter Preset/Coefficient List 2 (RTPCL2) (RTPCL2)—Offset 458h	0h


### 13.1.1 Identifiers (ID)—Offset 0h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** xxxx8086h



Bit Range	Default and Access	Field Name (ID): Description
31:16	-- RO/V	<b>Device Identification (DID):</b> The value of this ID is product specific. See the Device and Version ID Table in Volume 1 for the default value.
15:0	8086h RO	<b>Vendor Identification (VID):</b> Indicates Intel





Bit Range	Default and Access	Field Name (ID): Description
18:11	0h RO	Reserved.
10	0h RW/V2	<p><b>Interrupt Disable (ID):</b> This disables pin-based INTx# interrupts on enabled hot plug and power management events. This bit has no effect on MSI operation. When set, internal INTx# messages will not be generated. When cleared, internal INTx# messages are generated if there is an interrupt for hot plug or power management and MSI is not enabled.</p> <p>This bit does not affect interrupt forwarding from devices connected to the root port. Assert_INTx and Deassert_INTx messages will still be forwarded to the internal interrupt controllers if this bit is set.</p> <p>For PCI Bus Emulation Mode compatibility, if the PCIBEM register is set, this register is RO and returns a value of 0 when read, else it is RW with the functionality described above.</p>
9	0h RO	<b>Fast Back to Back Enable (FBE):</b> Reserved per PCI-Express spec.
8	0h RW	<b>SERR# Enable (SEE):</b> When set, enables the root port to generate an SERR# message when PSTS.SSE is set.
7	0h RO	<b>Wait Cycle Control (WCC):</b> Reserved per PCI-Express spec.
6	0h RW	<b>Parity Error Response Enable (PERE):</b> Indicates that the device is capable of reporting parity errors as a master on the backbone.
5	0h RO	<b>VGA Palette Snoop (VGA_PSE):</b> Reserved per PCI-Express spec.
4	0h RO	<b>Memory Write and Invalidate Enable (MWIE):</b> Reserved per PCI-Express spec.
3	0h RO	<b>Special Cycle Enable (SCE):</b> Reserved per PCI-Express and PCI bridge spec.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>Bus Master Enable (BME):</b> When set, allows the root port to forward Memory and I/O Read/Write cycles onto the backbone from a PCI-Express device. When this bit is 0b, Memory and I/O requests received at a Root Port must be handled as Unsupported Requests (UR). This bit does not affect forwarding of Completions in either the Upstream or Downstream direction. The forwarding of Requests other than Memory or I/O requests is not controlled by this bit.
1	0h RW	<b>Memory Space Enable (MSE):</b> When set, memory cycles within the range specified by the memory base and limit registers can be forwarded to the PCI-Express device. When cleared, these memory cycles are master aborted on the backbone.
0	0h RW	<b>I/O Space Enable (IOSE):</b> When set, I/O cycles within the range specified by the I/O base and limit registers can be forwarded to the PCI-Express device. When cleared, these cycles are master aborted on the backbone..


### 13.1.3 Revision ID;Class Code (RID\_CC)—Offset 8h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 60400F0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	6h RO	<b>Base Class Code (BCC):</b> Indicates the device is a bridge device.



Bit Range	Default and Access	Field Name (ID): Description
23:16	4h RO/V	<b>Sub-Class Code (SCC):</b> The default indicates the device is a PCI-to-PCI bridge. If the MPC.BT register is set to a '1' for a Host Bridge, this register reads 00h.
15:8	0h RO/V	<b>Programming Interface (PI):</b> The value reported in this register is a function of the Decode Control.Subtractive Decode Enable (SDE) register. SDE Value reported in this register 0: 00h 1: 01h
7:0	F0h RO/V	<b>Revision ID (RID):</b> Indicates stepping of the host controller. Refer to Device and Revision ID table in Vol1 for specific value.

### 13.1.4 Cache Line Size; Primary Latency Timer; Header Type (CLS\_PLT\_HTYPE)—Offset Ch

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 810000h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0
	RSVD	MFD	HTYPE	CT	RSVD	LS		

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	1h RO	<b>Multi-function Device (MFD):</b> This bit is '1' to indicate a multi-function device.
22:16	1h RO/V	<b>Header Type (HTYPE):</b> The default mode identifies the header layout of the configuration space, which is a PCI-to-PCI bridge. If the MPC.BT register is set to a '1' for a Host Bridge, this register reads 00h.
15:11	0h RO	<b>Latency Count (CT):</b> Reserved per PCI-Express spec
10:8	0h RO	Reserved.
7:0	0h RW	<b>Line Size (LS):</b> This is read/write but contains no functionality, per PCI-Express spec




### 13.1.5 Bus Numbers; Secondary Latency Timer (BNUM\_SLT)—Offset 18h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RW/V2	<b>Secondary Latency Timer (SLT):</b> For PCI Bus Emulation Mode compatibility, if the DC.PCIBEM register is set, this register is a RW register; else this register is RO and returns 0. This register does not affect the behavior of any HW logic.
23:16	0h RW	<b>Subordinate Bus Number (SBBN):</b> Indicates the highest PCI bus number below the bridge.
15:8	0h RW	<b>Secondary Bus Number (SCBN):</b> Indicates the bus number the port.
7:0	0h RW	<b>Primary Bus Number (PBN):</b> Indicates the bus number of the backbone.


### 13.1.6 I/O Base and Limit; Secondary Status (IOBL\_SSTS)—Offset 1Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/1C/V	<b>Detected Parity Error (DPE):</b> Set when the port receives a poisoned TLP.
30	0h RW/1C/V	<b>Received System Error (RSE):</b> Set when the port receives an ERR_FATAL or ERR_NONFATAL message from the device.
29	0h RW/1C/V	<b>Received Master Abort (RMA):</b> Set when the port receives a completion with 'Unsupported Request' status from the device.
28	0h RW/1C/V	<b>Received Target Abort (RTA):</b> Set when the port receives a completion with 'Completion Abort' status from the device.
27	0h RW/1C/V	<b>Signaled Target Abort (STA):</b> Set when the port generates a completion with 'Completion Abort' status to the device.
26:25	0h RO/V	<b>Secondary DEVSEL# Timing Status (SDTS):</b> Reserved per PCI-Express spec For PCI Bus Emulation Mode compatibility, if the PCIBEM register is set, this register returns a value of 01b when read, else this register returns a value of 00b.
24	0h RW/1C/V	<b>Data Parity Error Detected (DPD):</b> Set when the BCTRL.PERE, and either of the following two conditions occurs: Port receives completion marked poisoned. Port poisons a write request to the secondary side.
23	0h RO/V	<b>Secondary Fast Back to Back Capable (SFBC):</b> Reserved per PCI Express spec For PCI Bus Emulation Mode compatibility, if the PCIBEM register is set, this register returns a value of 1b when read, else this register returns a value of 0b.
22	0h RO	Reserved.
21	0h RO	<b>Secondary 66 MHz Capable (SC66):</b> Reserved per PCI Express spec
20:16	0h RO	Reserved.
15:12	0h RW	<b>I/O Address Limit (IOLA):</b> I/O Base bits corresponding to address lines 15:12 for 4KB alignment. Bits 11:0 are assumed to be padded to FFFh.
11:8	0h RO	<b>I/O Limit Address Capability (IOLC):</b> Indicates that the bridge does not support 32-bit I/O addressing.
7:4	0h RW	<b>I/O Base Address (IOBA):</b> I/O Base bits corresponding to address lines 15:12 for 4KB alignment. Bits 11:0 are assumed to be padded to 000h.
3:0	0h RO	<b>I/O Base Address Capability (IOBC):</b> Indicates that the bridge does not support 32-bit I/O addressing.



### 13.1.7 Memory Base and Limit (MBL)—Offset 20h


Accesses that are within the ranges specified in this register will be sent to the attached device if CMD.MSE is set. Accesses from the attached device that are outside the ranges specified will be forwarded to the backbone if CMD.BME is set. The comparison performed is  $MB [gt]= AD[lb]31:20[rb] [lt]= ML$ .

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RW	<b>Memory Limit (ML):</b> These bits are compared with bits 31:20 of the incoming address to determine the upper 1MB aligned value of the range.
19:16	0h RO	Reserved.
15:4	0h RW	<b>Memory Base (MB):</b> These bits are compared with bits 31:20 of the incoming address to determine the lower 1MB aligned value of the range.
3:0	0h RO	Reserved.

### 13.1.8 Prefetchable Memory Base and Limit (PMBL)—Offset 24h

Accesses that are within the ranges specified in this register will be sent to the device if CMD.MSE is set. Accesses from the device that are outside the ranges specified will be forwarded to the backbone if CMD.BME is set. The comparison performed is  $PMBU32:PMB [gt]= AD[lb]63:32[rb]:AD[lb]31:20[rb] [lt]= PMLU32:PML$ .

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 10001h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1
PML				I64L	PMB			I64B

Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RW	<b>Prefetchable Memory Limit (PML):</b> These bits are compared with bits 31:20 of the incoming address to determine the upper 1MB aligned value of the range.
19:16	1h RO	<b>64-bit Indicator (I64L):</b> Indicates support for 64-bit addressing.
15:4	0h RW	<b>Prefetchable Memory Base (PMB):</b> These bits are compared with bits 31:20 of the incoming address to determine the lower 1MB aligned value of the range.
3:0	1h RO	<b>64-bit Indicator (I64B):</b> Indicates support for 64-bit addressing.

### 13.1.9 Prefetchable Memory Base Upper 32 Bits (PMBU32)—Offset 28h

Size: 32 bits

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
PMBU								

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Prefetchable Memory Base Upper Portion (PMBU):</b> Upper 32-bits of the prefetchable address base.



### 13.1.10 Prefetchable Memory Limit Upper 32 Bits (PMLU32)—Offset 2Ch


Size: 32 bits

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Prefetchable Memory Limit Upper Portion (PMLU):</b> Upper 32-bits of the prefetchable address limit.


### 13.1.11 Capabilities List Pointer (CAPP)—Offset 34h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 40h





Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	40h RW/O	<p><b>Capabilities Pointer (PTR):</b> Indicates that the pointer for the first entry in the capabilities list. BIOS can determine which capabilities will be exposed by including or removing them from the capability linked list. As this register is RWO, BIOS must write a value to this register, even if it is to re-write the default value.</p> <p>Capability Linked List (Default Settings)            OffsetCapability Next Pointer            40h PCI Express 80h            80h Message Signaled Interrupt (MSI) 90h            90h Subsystem Vendor A0h            A0h PCI Power Management 00h</p> <p>Extended PCIe Capability Linked List            OffsetCapability Next Pointer            100h Advanced Error Reporting 000h</p>

### 13.1.12 Interrupt Information; Bridge Control (INTR\_BCTRL)—Offset 3Ch

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD	DTSE	DTS	SDT	PDT	FBE	SBR	MAM	V16
					VE	IE	SE	PERE
						IPIN		
							ILINE	



Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	Reserved.
27	0h RW/V2	<b>Discard Timer SERR# Enable (DTSE):</b> Reserved per PCI-Express spec. For PCI Bus Emulation Mode compatibility, if the DC.PCIBEM register is set, this register is RW else it is RO. This register is only maintained for SW compatibility and has no functionality within the port.
26	0h RO	<b>Discard Timer Status (DTS):</b> Reserved per PCI-Express spec. For PCI Bus Emulation Mode compatibility, this register can remain RO as no secondary discard timer exists that will ever cause it to be set.
25	0h RW/V2	<b>Secondary Discard Timer (SDT):</b> Reserved per Express spec. For PCI Bus Emulation Mode compatibility, if the DC.PCIBEM register is set, this register is RW else it is RO. This register is only maintained for SW compatibility and has no functionality within the port.
24	0h RW/V2	<b>Primary Discard Timer (PDT):</b> Reserved per Express spec. For PCI Bus Emulation Mode compatibility, if the DC.PCIBEM register is set, this register is RW else it is RO. This register is only maintained for SW compatibility and has no functionality within the port.
23	0h RO	<b>Fast Back to Back Enable (FBE):</b> Reserved per Express spec.
22	0h RW	<b>Secondary Bus Reset (SBR):</b> Triggers a Hot Reset on the PCI-Express port.
21	0h RW/V2	<b>Master Abort Mode (MAM):</b> Reserved per Express spec. For PCI Bus Emulation Mode compatibility, if the DC.PCIBEM register is set, this register is RW else it is RO. This register is only maintained for SW compatibility and has no functionality within the port.
20	0h RW	<b>VGA 16-Bit Decode (V16):</b> When set, indicates that the I/O aliases of the VGA range (see BCTRL:VE definition below), are not enabled. 0: Execute 10-bit address decode on VGA I/O accesses. 1: Execute 16-bit address decode on VGA I/O accesses.
19	0h RW	<b>VGA Enable (VE):</b> When set, the following ranges will be claimed off the backbone by the root port: Memory ranges A0000h-BFFFFh I/O ranges 3B0h 3BBh and 3C0h 3DFh, and all aliases of bits 15:10 in any combination of 1's
18	0h RW	<b>ISA Enable (IE):</b> This bit only applies to I/O addresses that are enabled by the I/O Base and I/O Limit registers and are in the 64KB of PCI I/O space. If this bit is set, the root port will block any forwarding from the backbone to the device of I/O transactions addressing the last 768 bytes in each 1KB block (offsets 100h to 3FFh).



Bit Range	Default and Access	Field Name (ID): Description
17	0h RW	<b>SERR# Enable (SE):</b> When set, ERR_COR, ERR_NONFATAL, and ERR_FATAL messages received are forwarded to the backbone. When cleared, they are not.
16	0h RW	<b>Parity Error Response Enable (PERE):</b> When set, poisoned write TLPs and completions indicating poisoned TLPs will set the SSTS.DPD.
15:8	0h RO/V	<b>Interrupt Pin (IPIN):</b> Indicates the interrupt pin driven by the root port. At reset, this register takes on the following values, which reflect the reset state of the STRPFUSECFG register in chipset config space: Port Bits[lb]15:12[rb] Bits[lb]11:08[rb] 1 0h STRPFUSECFG.P1IP 2 0h STRPFUSECFG.P2IP 3 0h STRPFUSECFG.P3IP 4 0h STRPFUSECFG.P4IP 5 0h STRPFUSECFG.P5IP 6 0h STRPFUSECFG.P6IP 7 0h STRPFUSECFG.P7IP 8 0h STRPFUSECFG.P8IP The value that is programmed into STRPFUSECFG.PxIP is always reflected in this register. For PCI Bus Emulation Mode compatibility, if the DC.PCIBEM register is set, this register returns a value of 00h when read, else this register returns the value from the table above.
7:0	0h RW	<b>Interrupt Line (ILINE):</b> Software written value to indicate which interrupt line (vector) the interrupt is connected to. No hardware action is taken on this register.

### 13.1.13 Capabilities List; PCI Express Capabilities (CLIST\_XCAP)—Offset 40h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 428010h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0	0 1 0 0	0 0 1 0	1 0 0 0	0 0 0 0	0 0 0 1	0 0 0 0
RSVD	IMN	SI	DT	CV	NEXT		CID	



Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29:25	0h RO	<b>Interrupt Message Number (IMN):</b> The root port does not have multiple MSI interrupt numbers.
24	0h RW/O	<b>Slot Implemented (SI):</b> Indicates whether the root port is connected to a slot. Slot support is platform specific. BIOS programs this field, and it is maintained until a platform reset.
23:20	4h RO	<b>Device / Port Type (DT):</b> Indicates this is a PCI-Express root port
19:16	2h RO	<b>Capability Version (CV):</b> Version 2.0 indicates devices compliant to the PCI Express 2.0 specification which incorporates the Register Expansion ECN.
15:8	80h RW/O	<b>Next Capability (NEXT):</b> Indicates the location of the next capability. The default value of this register is 80h which points to the MSI Capability structure. BIOS can determine which capabilities will be exposed by including or removing them from the capability linked list. As this register is RWO, BIOS must write a value to this register, even if it is to re-write the default value.
7:0	10h RO	<b>Capability ID (CID):</b> Indicates this is a PCI Express capability

### 13.1.14 Device Capabilities (DCAP)—Offset 44h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 8001h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	1
RSVD	FLRC	CSPS	CSPV	RSVD	RBER	RSVD	EIAL	E0AL
							ETFS	PFS
								MPS





Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RO	Reserved.
28	0h RO	<b>Function Level Reset Capable (FLRC):</b> Not supported in Root Ports
27:26	0h RO	<b>Captured Slot Power Limit Scale (CSPS):</b> Not supported
25:18	0h RO	<b>Captured Slot Power Limit Value (CSPV):</b> Not supported
17:16	0h RO	Reserved.
15	1h RO	<b>Role Based Error Reporting (RBER):</b> When Set, this bit indicates that the Function implements the functionality originally defined in the Error Reporting ECN for PCI Express Base Specification, Revision 1.0a, and later incorporated into PCI Express Base Specification, Revision 1.1. This bit must be Set by all Functions conforming to the ECN, PCI Express Base Specification, Revision 1.1, or subsequent PCI Express Base Specification revisions.
14:12	0h RO	Reserved.
11:9	0h RO	<b>Endpoint L1 Acceptable Latency (E1AL):</b> Reserved for root ports.
8:6	0h RO	<b>Endpoint L0 Acceptable Latency (E0AL):</b> Reserved for Root port.
5	0h RO	<b>Extended Tag Field Supported (ETFS):</b> The root port never needs to initiate a transaction as a Requester with the Extended Tag bits being set. This bit does not affect the root port's ability to forward requests as a bridge as the root port always supports forwarding requests with extended tags.
4:3	0h RO	<b>Phantom Functions Supported (PFS):</b> No phantom functions supported
2:0	1h RW/O	<b>Max Payload Size Supported (MPS):</b> BIOS should write to this field during system initialization. Only Max Payload Size of up to 256B is supported. Programming this field to any values other than 128B max payload size will result in aliasing to 128B max payload size. 000b: 128 bytes max payload size. 001b: 256 bytes max payload size. 010b: 512 bytes max payload size. 011b: 1024 bytes max payload size. 100b: 2048 bytes max payload size. 101b: 4096 bytes max payload size. 110b: Reserved. 111b: Reserved. This field applies only to the PCIe link interface.



### 13.1.15 Device Control; Device Status (DCTL\_DSTS)—Offset 48h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 100000h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
	RSVD		TDP APD URD FED NFED CED	RSVD	MRRS	ENS APME PFE ETFE	MPS	ERO URE FEE NFE CEE

Bit Range	Default and Access	Field Name (ID): Description
31:22	0h RO	Reserved.
21	0h RO	<b>Transactions Pending (TDP):</b> This bit has no meaning for the root port since it never initiates a non-posted request with its own Requester ID.
20	1h RO	<b>AUX Power Detected (APD):</b> The root port contains AUX power for wakeup
19	0h RW/1C/V	<b>Unsupported Request Detected (URD):</b> Indicates an unsupported request was detected.
18	0h RW/1C/V	<b>Fatal Error Detected (FED):</b> Indicates a fatal error was detected. Set when a fatal error occurred on from a data link protocol error, buffer overflow, or malformed tlp
17	0h RW/1C/V	<b>Non-Fatal Error Detected (NFED):</b> Indicates a non-fatal error was detected. Set when an received a non-fatal error occurred from a poisoned tlp, unexpected completions, unsupported requests, completer abort, or completer timeout
16	0h RW/1C/V	<b>Correctable Error Detected (CED):</b> Indicates a correctable error was detected. Set when received an internal correctable error from receiver errors / framing errors, tlp crc error, dllp crc error, replay num rollover, replay timeout.
15	0h RO	Reserved.
14:12	0h RO	<b>Max Read Request Size (MRRS):</b> Hardwired to 0. This field applies only to the PCIe link interface.
11	0h RO	<b>Enable No Snoop (ENS):</b> Not supported. The root port will never issue non-snoop requests.
10	0h RW/P	<b>Aux Power PM Enable (APME):</b> The OS will set this bit to '1' if the device connected has detected aux power.
9	0h RO	<b>Phantom Functions Enable (PFE):</b> Not supported



Bit Range	Default and Access	Field Name (ID): Description
8	0h RO	<b>Extended Tag Field Enable (ETFE):</b> Not supported
7:5	0h RW	<p><b>Max Payload Size (MPS):</b> The root port only supports up to 256B max payload. Programming this field to any values other than 128B or 256B max payload size will result in aliasing to 128B max payload size. If the DCAP.MPS indicates 128B max payload size support, programming this field to any values other than 128B will result in aliasing to 128B max payload size. Programming this field to any values greater than DCAP.MPS will result in aliasing to 128B max payload size.</p> <p>000b: 128 bytes max payload size.            001b: 256 bytes max payload size.            010b: 512 bytes max payload size.            011b: 1024 bytes max payload size.            100b: 2048 bytes max payload size.            101b: 4096 bytes max payload size.            110b: Reserved.            111b: Reserved.</p> <p>This field applies only to the PCIe link interface. Note: Software should ensure that the system is quiescent and no TLP is in progress prior to changing this field. BIOS should program this field prior to enabling BME.</p>
4	0h RO	<b>Enable Relaxed Ordering (ERO):</b> Not supported
3	0h RW	<b>Unsupported Request Reporting Enable (URE):</b> When set, allows signaling ERR_NONFATAL, ERR_FATAL, or ERR_COR to the Root Control register when detecting an unmasked Unsupported Request (UR). An ERR_COR is signaled when a unmasked Advisory Non-Fatal UR is received. An ERR_FATAL, ERR_or NONFATAL, is sent to the Root Control Register when an uncorrectable non-Advisory UR is received with the severity set by the Uncorrectable Error Severity register.
2	0h RW	<b>Fatal Error Reporting Enable (FEE):</b> enables signaling of ERR_FATAL to the Root Control register due to internally detected errors or error messages received across the link. Other bits also control the full scope of related error reporting.
1	0h RW	<b>Non-Fatal Error Reporting Enable (NFE):</b> When set, enables signaling of ERR_NONFATAL to the Root Control register due to internally detected errors or error messages received across the link. Other bits also control the full scope of related error reporting.
0	0h RW	<b>Correctable Error Reporting Enable (CEE):</b> When set, enables signaling of ERR_CORR to the Root Control register due to internally detected errors or error messages received across the link. Other bits also control the full scope of related error reporting.



### 13.1.16 Link Capabilities (LCAP)—Offset 4Ch

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0


**Default:** 710C00h

3	2	2	2	1	1	8	4	0				
1	8	4	0	6	2							
0 0 0 0	0 0 0 0	0 1 1 1	0 0 0 1	0 0 0 0	1 1 0 0	0 0 0 0	0 0 0 0	0 0 0 0				
PN		RSVD	ASPMOC	LBNC	LARC	SDERC	CPM	EL1	ELO	APMS	MLW	MLS

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO/V	<b>Port Number (PN):</b> Indicates the port number for the root port. This value is different for each implemented port: Port # Value of PN field 1 01h 2 02h 3 03h 4 04h
23	0h RO	Reserved.
22	1h RW/O	<b>ASPM Optionality Compliance (ASPMOC):</b> ASPM Optionality Compliance(ASPMOC): This bit must be set to 1b for PCIe 3.0 compliant port. Components implemented against certain earlier versions of this specification will have this bit set to 0b. Software is permitted to use the value of this bit to help determine whether to enable ASPM or whether to run ASPM compliance tests.
21	1h RO	<b>Link Bandwidth Notification Capability (LBNC):</b> This port supports Link Bandwidth Notification status and interrupt mechanisms.
20	1h RO	<b>Link Active Reporting Capable (LARC):</b> This port supports the optional capability of reporting the DL_Active state of the Data Link Control and Management State Machine.
19	0h RO	<b>Surprise Down Error Reporting Capable (SDERC):</b> Set to '0' to indicate the root port does not support Surprise Down Error Reporting
18	0h RO	<b>Clock Power Management (CPM):</b> '0' Indicates that root ports do not support the CLKREQ# mechanism.



Bit Range	Default and Access	Field Name (ID): Description
17:15	2h RW/O	<p><b>L1 Exit Latency (EL1):</b> Indicates an exit latency of 2us to 4us.</p> <p>000b Less than 1 us            001b 1 us to less than 2 us            010b 2 us to less than 4 us            011b 4 us to less than 8 us            100b 8 us to less than 16 us            101b 16 us to less than 32 us            110b 32 us to 64 us            111b More than 64 us</p> <p>Note: If PXP PLL shutdown is enabled, BIOS should program this latency to comprehend PLL lock latency.</p>
14:12	0h RO/V	<p><b>L0s Exit Latency (ELO):</b> Indicates an exit latency based upon common-clock configuration:</p> <p>LCTL.CCC Value            0 MPC.UCEL            1 MPC.CCEL</p>



Bit Range	Default and Access	Field Name (ID): Description
11:10	3h RW/O	<p><b>Active State Link PM Support (APMS):</b> Indicates the level of active state power management on this link</p> <p>Bits Definition</p> <p>00 No ASPM Supported</p> <p>01 L0s Supported</p> <p>10 L1 Supported</p> <p>11 L0s and L1 supported</p> <p>Note: If STRPFUSECFG.ASPMDIS is 1, the default of this field is '01'. Otherwise, the default of this field is '11'.</p> <p>If STRPFUSECFG.ASPMDIS is 1, BIOS writing '11' to this field will have the same effect as writing '01'. '01' will be reflected on this register when read and the register will turn to Read-Only once written once.</p>
9:4	0h RO/V	<p><b>Maximum Link Width (MLW):</b> For the root ports, several values can be taken, based upon the value of the chipset configuration register field RPC.PC1 for ports 1-4:</p> <p>Port # Value of PN field</p> <p>RPC.PC1 00 01 10 11</p> <p>1 01h 02h 02h 04h</p> <p>2 01h 01h 01h 01h</p> <p>3 01h 01h 02h 01h</p> <p>4 01h 01h 01h 01h</p>






Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/1C/V	<p><b>Link Autonomous Bandwidth Status (LABS):</b> This bit is Set by hardware to indicate that hardware has autonomously changed Link speed or width, without the Port transitioning through DL_Down status, for reasons other than to attempt to correct unreliable Link operation.</p> <p>This bit must be set if the Physical Layer reports a speed or width change was initiated by the Downstream component that was indicated as an autonomous change.</p> <p>The default value of this bit is 0b.</p>
30	0h RW/1C/V	<p><b>Link Bandwidth Management Status (LBMS):</b> This bit is Set by hardware to indicate that either of the following has occurred without the Port transitioning through DL_Down status:</p> <ul style="list-style-type: none"> <li>- A Link retraining has completed following a write of 1b to the Retrain Link bit Note: This bit is Set following any write of 1b to the Retrain Link bit, including when the Link is in the process of retraining for some other reason.</li> <li>- Hardware has changed Link speed or width to attempt to correct unreliable Link operation, either through an LTSSM timeout or a higher level process This bit must be set if the Physical Layer reports a speed or width change was initiated by the Downstream component that was not indicated as an autonomous change.</li> </ul> <p>The default value of this bit is 0b.</p>
29	0h RO/V	<p><b>Link Active (LA):</b> Set to 1b when the Data Link Control and Management State Machine is in the DL_Active state, 0b otherwise.</p>
28	0h RO/V	<p><b>Slot Clock Configuration (SCC):</b> In normal mode, root port uses the same reference clock as on the platform and does not generate its own clock.</p> <p>Note: The default of this register bit is dependent on the 'PCIe Non-Common Clock With SSC Mode Enable Strap'. If the strap enables non-common clock with SSC support, this bit shall default to '0'. Otherwise, this bit shall default to '1'.</p>
27	0h RO/V	<p><b>Link Training (LT):</b> The root port sets this bit whenever link training is occurring, or that 1b was written to the Retrain Link bit but Link training has not yet begun. It clears the bit upon completion of link training.</p>
26	0h RO	Reserved.





Bit Range	Default and Access	Field Name (ID): Description
25:20	0h RO/V	<p><b>Negotiated Link Width (NLW):</b> For the root ports, this register could take on several values:</p> <p>Port # Value of PN field            RPC.PC1 00 01 10 11            1 01h 02h 02h 04h            2 01h 01h 01h 01h            3 01h 01h 02h 01h            4 01h 01h 01h 01h</p> <p>The value of this register is undefined if the link has not successfully trained.</p>
19:16	1h RO/V	<p><b>Current Link Speed (CLS):</b> 0001b Link is 2.5Gb/s Link 0010b 5.0 GT/s Link</p> <p>This field indicates the negotiated Link speed of the given link. The encoded value specifies a bit location in the Supported Link Speeds Vector (in the Link Capabilities 2 register) that corresponds to the current Link speed.</p> <p>Defined encodings are:</p> <p>0001b: Supported Link Speeds Vector field bit 0.            0010b: Supported Link Speeds Vector field bit 1.            0011b: Supported Link Speeds Vector field bit 2.            0100b: Supported Link Speeds Vector field bit 3.            0101b: Supported Link Speeds Vector field bit 4.            0110b: Supported Link Speeds Vector field bit 5.            0111b: Supported Link Speeds Vector field bit 6.</p> <p>All other encodings are reserved.</p> <p>The value of this field is undefined if the link is not up.</p>
15:12	0h RO	Reserved.
11	0h RW	<p><b>Link Autonomous Bandwidth Interrupt Enable (LABIE):</b> Link Autonomous Bandwidth Interrupt Enable - When Set, this bit enables the generation of an interrupt to indicate that the Link Autonomous Bandwidth Status bit has been Set.</p>
10	0h RW	<p><b>Link Bandwidth Management Interrupt Enable (LBMIE):</b></p> <p>When Set, this bit enables the generation of an interrupt to indicate that the Link Bandwidth Management Status bit has been Set.</p> <p>This bit is not applicable and is reserved for Endpoints, PCI Express-to-PCI/PCI-X bridges, and Upstream Ports of Switches. Functions that do not implement the Link Bandwidth Notification Capability must hardwire this bit to 0b.</p> <p>Default value of this bit is 0b.</p>



Bit Range	Default and Access	Field Name (ID): Description
9	0h RW	<b>Hardware Autonomous Width Disable (HAWD):</b> When Set, this bit disables hardware from changing the Link width for reasons other than attempting to correct unreliable Link operation by reducing Link width. Default value of this bit is 0b. Note: When operating as PCI Express, this bit defines the value of the Link Upconfigure Capability in TS2 Ordered Sets.
8	0h RO	<b>Enable Clock Power Management (ECPM):</b> Reserved. Not supported on Root Ports.
7	0h RW	<b>Extended Synch (ES):</b> When set, forces extended transmission of FTS ordered sets in FTS and extra TS2 at exit from L1 prior to entering L0. Note: This functionality is not applicable for Mobile Express.
6	0h RW	<b>Common Clock Configuration (CCC):</b> When set, indicates that the root port and device are operating with a distributed common reference clock.
5	0h WO	<b>Retrain Link (RL):</b> When set, the root port will train its downstream link. This bit always returns '0' when read. Software uses LSTS.LT to check the status of training. It is permitted to write 1b to this bit while simultaneously writing modified values to other fields in this register. If the LTSSM is not already in Recovery or Configuration, the resulting Link training must use the modified values. If the LTSSM is already in Recovery or Configuration, the modified values are not required to affect the Link training that's already in progress.
4	0h RW	<b>Link Disable (LD):</b> When set, the root port will disable the link by directing the LTSSM to the Disabled state.
3	0h RW/O	<b>Read Completion Boundary Control (RCBC):</b> Indicates the read completion boundary is 64 bytes.
2	0h RO	Reserved.
1:0	0h RW	<b>Active State Link PM Control (ASPM):</b> Indicates whether the root port should enter L0s or L1 or both. Bits Definition 00 Disabled 01 L0s Entry Enabled 10 L1 Entry Enabled 11 L0s and L1 Entry Enabled The value of this register is used unless the Root Port ASPM Control Override Enable register is set, in which case the Root Port ASPM Control Override value is used. Note: If STRPFUSECFG.ASPMDIS is '1', hardware will always see '00' as an output from this register. BIOS reading this register should always return the correct value.



### 13.1.18 Slot Capabilities (SLCAP)—Offset 54h

**Access Method**


**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 40060h

3	2	2	2	1	1	8	4	0					
1	8	4	0	6	2								
0 0 0 0	0 0 0 0	0 0 0 0	0 1 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 1 1 0	0 0 0 0					
PSN__31_24				PSN__23_19		SLV__14_8		SLV__7_7					
				NCCS	EMIP	SLS	HPC	HPS	PIP	AIP	MSP	PCP	ABP

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RW/O	<b>Physical Slot Number (PSN__31_24):</b> This is a value that is unique to the slot number. BIOS sets this field and it remains set until a platform reset.
23:19	0h RW/O	<b>Physical Slot Number (PSN__23_19):</b> This is a value that is unique to the slot number. BIOS sets this field and it remains set until a platform reset.
18	1h RO	<b>No Command Completed Support (NCCS):</b> Set to '1' as this port does not implement a Hot Plug controller and can handle back-2-back writes to all fields of the slot control register without delay between successive writes.
17	0h RO	<b>Electromechanical Interlock Present (EMIP):</b> Set to 0 to indicate that no electro-mechanical interlock is implemented.
16:15	0h RW/O	<b>Slot Power Limit Scale (SLS):</b> specifies the scale used for the slot power limit value. BIOS sets this field and it remains set until a platform reset.
14:8	0h RW/O	<b>Slot Power Limit Value (SLV__14_8):</b> Specifies the upper limit (in conjunction with SLS value), on the upper limit on power supplied by the slot. The two values together indicate the amount of power in watts allowed for the slot. BIOS sets this field and it remains set until a platform reset.
7	0h RW/O	<b>Slot Power Limit Value (SLV__7_7):</b> Specifies the upper limit (in conjunction with SLS value), on the upper limit on power supplied by the slot. The two values together indicate the amount of power in watts allowed for the slot. BIOS sets this field and it remains set until a platform reset.
6	1h RW/O	<b>Hot Plug Capable (HPC):</b> When set, Indicates that hot plug is supported.
5	1h RW/O	<b>Hot Plug Surprise (HPS):</b> When set, indicates the device may be removed from the slot without prior notification.



Bit Range	Default and Access	Field Name (ID): Description
4	0h RO	<b>Power Indicator Present (PIP):</b> Indicates that a power indicator LED is not present for this slot.
3	0h RO	<b>Attention Indicator Present (AIP):</b> Indicates that an attention indicator LED is not present for this slot.
2	0h RO	<b>MRL Sensor Present (MSP):</b> Indicates that an MRL sensor is not present
1	0h RO	<b>Power Controller Present (PCP):</b> Indicates that a power controller is not implemented for this slot
0	0h RO	<b>Attention Button Present (ABP):</b> Indicates that an attention button is not implemented for this slot.

### 13.1.19 Slot Control; Slot Status (SLCTL\_SLSTS)—Offset 58h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0														
1	8	4	0	6	2																	
0	0	0	0	0	0	0	0	0														
	RSVD	DLLSC	EMIS	PDS	MS	CC	PDC	MSC	PFD	ABP	RSVD	DLLSCE	EMIC	PCC	PIC	AIC	HPE	CCE	PDE	MSE	PFE	ABE

Bit Range	Default and Access	Field Name (ID): Description
31:25	0h RO	Reserved.
24	0h RW/1C/V	<b>Data Link Layer State Changed (DLLSC):</b> This bit is set when the value reported in Data Link Layer Link Active field of the Link Status register is changed. In response to a Data Link Layer State Changed event, software must read Data Link Layer Link Active field of the Link Status register to determine if the link is active before initiating configuration cycles to the hot plugged device.
23	0h RO	<b>Electromechanical Interlock Status (EMIS):</b> Reserved as this port does not support and electromechanical interlock.
22	0h RO/V	<b>Presence Detect State (PDS):</b> If XCAP.SI is set (indicating that this root port spawns a slot), then this bit indicates whether a device is connected ('1') or empty ('0'). If XCAP.SI is cleared, this bit is a '1'.
21	0h RO	<b>MRL Sensor State (MS):</b> Reserved as the MRL sensor is not implemented.




Bit Range	Default and Access	Field Name (ID): Description
20	0h RO	<b>Command Completed (CC):</b> This register is RO as this port does not implement a Hot Plug Controller..
19	0h RW/1C/V	<b>Presence Detect Changed (PDC):</b> This bit is set by the root port when the SLSTS.PDS bit changes state.
18	0h RO	<b>MRL Sensor Changed (MSC):</b> Reserved as the MRL sensor is not implemented.
17	0h RO	<b>Power Fault Detected (PFD):</b> Reserved as a power controller is not implemented.
16	0h RO	<b>Attention Button Pressed (ABP):</b> This register is RO as this port does not implement an attention button
15:13	0h RO	Reserved.
12	0h RW	<b>Data Link Layer State Changed Enable (DLLSCE):</b> When set, this field enables generation of a hot plug interrupt when the Data Link Layer Link Active field is changed
11	0h RO	<b>Electromechanical Interlock Control (EMIC):</b> Reserved as this port does not support an Electromechanical Interlock.
10	0h RO	<b>Power Controller Control (PCC):</b> This bit has no meaning for module based hot plug.
9:8	0h RO	<b>Power Indicator Control (PIC):</b> This register is RO as this port does not implement a Hot Plug Controller..
7:6	0h RO	<b>Attention Indicator Control (AIC):</b> This register is RO as this port does not implement a Hot Plug Controller..
5	0h RW	<b>Hot Plug Interrupt Enable (HPE):</b> When set, enables generation of a hot plug interrupt on enabled hot plug events.
4	0h RO	<b>Command Completed Interrupt Enable (CCE):</b> This register is RO as this port does not implement a Hot Plug Controller..
3	0h RW	<b>Presence Detect Changed Enable (PDE):</b> When set, enables the generation of a hot plug interrupt or wake message when the presence detect logic changes state.
2	0h RO	<b>MRL Sensor Changed Enable (MSE):</b> This register is RO as this port does not implement a Hot Plug Controller..
1	0h RO	<b>Power Fault Detected Enable (PFE):</b> This register is RO as this port does not implement a Hot Plug Controller..
0	0h RO	<b>Attention Button Pressed Enable (ABE):</b> This register is RO as this port does not implement a Hot Plug Controller..

### 13.1.20 Root Control (RCTL)—Offset 5Ch

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0



Default: 0h

3	2	2	2	1	1	8	4	0		
1	8	4	0	6	2					
0	0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0	0		
RSVD							PIE	SFE	SNE	SCE

Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3	0h RW	<b>PME Interrupt Enable (PIE):</b> When set, enables interrupt generation when RSTS.PS is in a set state (either due to a '0' to '1' transition, or due to this bit being set with RSTS.PS already set).
2	0h RW	<b>System Error on Fatal Error Enable (SFE):</b> When set, an SERR# will be generated if a fatal error is reported by any of the devices in the hierarchy of this root port, including fatal errors in this root port. This register is not dependent on CMD.SEE being set.
1	0h RW	<b>System Error on Non-Fatal Error Enable (SNE):</b> When set, an SERR# will be generated if a non-fatal error is reported by any of the devices in the hierarchy of this root port, including non-fatal errors in this root port. This register is not dependent on CMD.SEE being set.
0	0h RW	<b>System Error on Correctable Error Enable (SCE):</b> When set, an SERR# will be generated if a correctable error is reported by any of the devices in the hierarchy of this root port, including correctable errors in this root port. This register is not dependent on CMD.SEE being set.

### 13.1.21 Root Status (RSTS)—Offset 60h

#### Access Method


Type: CFG Register  
(Size: 32 bits)

Device: 28  
Function: 0

Default: 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD				PL	PS	RID		





Bit Range	Default and Access	Field Name (ID): Description
11	1h RW/O	<b>LTR Mechanism Supported (LTRMS):</b> A value of 1b indicates support for the optional Latency Tolerance Reporting (LTR) mechanism capability. BIOS must write to this register with either a '1' or a '0' to enable/disable the root port from declaring support for the LTR capability.
10:6	0h RO	Reserved.
5	1h RO	<b>ARI Forwarding Supported (AFS):</b> ARI Forwarding Supported (AFS): Applicable only to Switch Downstream Ports and Root Ports; must be 0b for other Function types. This bit must be set to 1b if a Switch Downstream Port or Root Port supports this optional capability. Note: This bit is not made RWO to simplify implementation, since there is a requirement that the ARI Forwarding Enable bit must be hardwired to 0b if ARI Forwarding Supported bit is 0b. It is low risk to keep this risk 1b.
4	1h RO	<b>Completion Timeout Disable Supported (CTDS):</b> A value of 1b indicates support for the Completion Timeout Disable mechanism.
3:0	7h RO	<b>Completion Timeout Ranges Supported (CTRS):</b> This field indicates device support for the optional Completion Timeout programmability mechanism. This mechanism allows system software to modify the Completion Timeout value. This field is applicable only to Root Ports, Endpoints that issue requests on their own behalf, and PCI Express to PCI/PCI-X Bridges that take ownership of requests issued on PCI Express. For all other devices this field is reserved and must be hardwired to 0000b. Four time value ranges are defined: Range A: 50us to 10ms Range B: 10ms to 250ms Range C: 250ms to 4s Range D: 4s to 64s Bits are set according to the table below to show timeout value ranges supported. 0000b Completion Timeout programming not supported. 0001b Range A 0010b Range B 0011b Ranges A [amp] B 0110b Ranges B [amp] C 0111b Ranges A, B [amp] C [lt]-- This is what PCH supports 1110b Ranges B, C [amp] D 1111b Ranges A, B, C [amp] D All other values are reserved.





### 13.1.23 Device Control 2; Device Status 2 (DCTL2\_DSTS2)—Offset 68h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
RSVD						LTREN	RSVD	AFE CTD	CTV

Bit Range	Default and Access	Field Name (ID): Description
31:11	0h RO	Reserved.
10	0h RW	<b>LTR Mechanism Enable (LTREN):</b> When Set to 1b, this bit enables the Latency Tolerance Reporting (LTR) mechanism. For Downstream Ports, this bit must be reset to the default value if the Port goes to DL_Down status. If DCAP2.LTRMS is clear, programming this field to any non-zero values will have no effect.
9:6	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
5	0h RW	<p><b>ARI Forwarding Enable (AFE):</b> ARI Forwarding Enable (AFE): When set, the Downstream Port disables its traditional Device Number field being 0b enforcement when turning a Type 1 Configuration Request into a Type 0 Configuration Request, permitting access to Extended Functions in an ARI Device immediately below the Port.</p>
4	0h RW	<p><b>Completion Timeout Disable (CTD):</b> When set to 1b, this bit disables the Completion Timeout mechanism. This field is required for all devices that support the Completion Timeout Disable Capability. Software is permitted to set or clear this bit at any time. When set, the Completion Timeout detection mechanism is disabled. If there are outstanding requests when the bit is cleared, it is permitted but not required for hardware to apply the completion timeout mechanism to the outstanding requests. If this is done, it is permitted to base the start time for each request on either the time this bit was cleared or the time each request was issued.</p>



Bit Range	Default and Access	Field Name (ID): Description
3:0	0h RW	<p><b>Completion Timeout Value (CTV):</b> In Devices that support Completion Timeout programmability, this field allows system software to modify the Completion Timeout value. This field is applicable to Root Ports, Endpoints that issue requests on their own behalf, and PCI Express to PCI/PCI-X Bridges that take ownership of requests issued on PCI Express. For all other devices this field is reserved and must be hardwired to 0000b. A Device that does not support this optional capability must hardwire this field to 0000b and is required to implement a timeout value in the range 50us to 50ms. Devices that support Completion Timeout programmability must support the values given below corresponding to the programmability ranges indicated in the Completion Timeout Values Supported field. The root port targeted configurable ranges are listed below, along with the range allowed by the PCI Express 2.0 specification.</p> <p>Defined encodings: 0000b Default range: 40-50ms (spec range 50us to 50ms)</p> <p>Values available if Range A (50us to 10 ms) programmability range is supported: 0001b 90-100us (spec range is 50 us to 100 us) 0010b 9-10ms (spec range is 1ms to 10 ms)</p> <p>Values available if Range B (10ms to 250ms) programmability range is supported: 0101b 40-50ms (spec range is 16ms to 55ms) 0110b 160-170ms (spec range is 65ms to 210ms)</p> <p>Values available if Range C (250ms to 4s) programmability range is supported: 1001b 400-500ms (spec range is 260ms to 900ms) 1010b 1.6-1.7s (spec range is 1s to 3.5s)</p> <p>Values not defined above are Reserved.</p> <p>Software is permitted to change the value in this field at any time. For requests already pending when the Completion Timeout Value is changed, hardware is permitted to use either the new or the old value for the outstanding requests, and is permitted to base the start time for each request either when this value was changed or when each request was issued.</p>


### 13.1.24 Link Capabilities 2 (LCAP2)—Offset 6Ch

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)


**Device:** 28  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:23	0h RO	Reserved.
22:16	0h RO	<p><b>Lower SKP OS Reception Supported Speeds Vector (LSOSRSS):</b> Lower SKP OS Reception Supported Speeds Vector(LSOSRSS): If this field is non-zero, it indicates that the Port, when operating at the indicated speed(s) supports SRIS and also supports receiving SKP OS at the rate defined for SRNS while running in SRIS.</p> <p>Bit definitions within this field are:                      Bit 0 2.5 GT/s                      Bit 1 5.0 GT/s                      Bit 2 8.0 GT/s                      Bits 6:3 RsvdP</p> <p>Behavior is undefined if a bit is set in this field and the corresponding bit is not set in the Supported Link Speeds Vector.</p>
15:9	0h RO	<p><b>Lower SKP OS Generation Supported Speeds Vector (LSOGSSV):</b> Lower SKP OS Generation Supported Speeds Vector(LSOGSSV): If this field is non-zero, it indicates that the Port, when operating at the indicated speed(s) supports SRIS and also supports software control of the SKP Ordered Set transmission scheduling rate.</p> <p>Bit definitions within this field are:                      Bit 0 2.5 GT/s                      Bit 1 5.0 GT/s                      Bit 2 8.0 GT/s                      Bits 6:3 RsvdP</p> <p>Behavior is undefined if a bit is set in this field and the corresponding bit is not set in the Supported Link Speeds Vector.</p>






Bit Range	Default and Access	Field Name (ID): Description
31:22	0h RO	Reserved.
21	0h RW/1C/V/P	<b>Link Equalization Request (LER):</b> Link Equalization Request (LER): This bit is set by hardware to request the Link equalization process to be performed on the Link. Register Attribute: Dynamic.
20	0h RO/V/P	<b>Equalization Phase 3 Successful (EQP3S):</b> Equalization Phase 3 Successful (EQP3S): When set to 1, this bit indicates that Phase 3 of the Transmitter Equalization procedure has successfully completed.
19	0h RO/V/P	<b>Equalization Phase 2 Successful (EQP2S):</b> Equalization Phase 2 Successful (EQP2S): When set to 1, this bit indicates that Phase 2 of the Transmitter Equalization procedure has successfully completed.
18	0h RO/V/P	<b>Equalization Phase 1 Successful (EQP1S):</b> Equalization Phase 1 Successful (EQP1S): When set to 1, this bit indicates that Phase 1 of the Transmitter Equalization procedure has successfully completed.
17	0h RO/V/P	<b>Equalization Complete (EqC):</b> Equalization Complete (EC): When set to 1, this bit indicates that the Transmitter Equalization procedure has completed
16	0h RO/V	<b>Current De-emphasis Level (CDL):</b> When the Link is operating at 5.0 GT/s speed, this bit reflects the level of de-emphasis. Encodings: 1b -3.5 dB 0b -6 dB The value in this bit is undefined when the Link is not operating at 5.0 GT/s speed.
15:12	0h RW/P	<b>Compliance Preset/De-emphasis (CD):</b> For 8.0 GT/s Data Rate: This field sets the Transmitter Preset in Polling.Compliance state if the entry occurred due to the Enter Compliance bit being 1b. Results are undefined if a reserved preset encoding is used when entering Polling.Compliance in this way. For 5.0 GT/s Data Rate: This bit sets the de-emphasis level in Polling.Compliance state if the entry occurred due to the Enter Compliance bit being 1b. Encodings: 0001b -3.5 dB 0000b -6 dB When the Link is not operating at 5.0 GT/s speed, the setting of this bit has no effect. The default value of this field is 0000b. This bit is intended for debug, compliance testing purposes. System firmware and software is allowed to modify this bit only during debug or compliance testing. In all other cases, the system must ensure that this field is set to the default value.



Bit Range	Default and Access	Field Name (ID): Description
11	0h RW/P	<p><b>Compliance SOS (CSOS):</b> When set to 1b, the LTSSM is required to send SKP Ordered Sets periodically in between the (modified) compliance patterns. The default value of this bit is 0b. This bit is applicable when the Link is operating at 2.5 GT/s or 5.0 GT/s data rates only.</p>
10	0h RW/P	<p><b>Enter Modified Compliance (EMC):</b> When this bit is set to 1b, the device transmits Modified Compliance Pattern if the LTSSM enters Polling.Compliance substate. Default value of this bit is 0b. This register is intended for debug, compliance testing purposes only. System firmware and software is allowed to modify this register only during debug or compliance testing. In all other cases, the system must ensure that this register is set to the default value.</p>
9:7	0h RW/P	<p><b>Transmit Margin (TM):</b> This field controls the value of the nondeemphasized voltage level at the Transmitter pins. This field is reset to 000b on entry to the LTSSM Polling.Configuration substate (see PCI Express Chapter 4 for details of how the Transmitter voltage level is determined in various states). Encodings: 000b Normal operating range 001b 800-1200 mV for full swing and 400-700 mV for half-swing 010b - (n-1) Values must be monotonic with a non-zero slope. The value of n must be greater than 3 and less than 7. At least two of these must be below the normal operating range of n : 200-400 mV for full-swing and 100-200 mV for half-swing n - 111b reserved For a Multi-Function device associated with an Upstream Port, the field in Function 0 is of type RWS, and only Function 0 controls the component's Link behavior. In all other Functions of that device, this field is of type RsvdP. Default value of this field is 000b. Components that support only the 2.5 GT/s speed are permitted to hardwire this bit to 000b. This register is intended for debug, compliance testing purposes only. System firmware and software is allowed to modify this register only during debug or compliance testing. In all other cases, the system must ensure that this register is set to the default value.</p>



Bit Range	Default and Access	Field Name (ID): Description
6	0h RW/P	<p><b>Selectable De-emphasis (SD):</b> When the Link is operating at 5.0 GT/s speed, this bit selects the level of de-emphasis for an Upstream component.</p> <p>Encodings:                      1b -3.5 dB                      0b -6 dB</p> <p>When the Link is not operating at 5.0 GT/s speed, the setting of this bit has no effect.                      When the Link is operating at 2.5 GT/s speed, the setting of this bit has no effect.</p>
5	0h RO	<p><b>Hardware Autonomous Speed Disable (HASD):</b> Reserved.                      This port cannot autonomously change speeds.</p>
4	0h RW/P	<p><b>Enter Compliance (EC):</b> Software is permitted to force a Link to enter Compliance mode at the speed indicated in the Target Link Speed field by setting this bit to 1b in both components on a Link and then initiating a hot reset on the Link.</p> <p>Default value of this bit following Fundamental Reset is 0b.                      This bit is intended for debug, compliance testing purposes only. System firmware and software is allowed to modify this bit only during debug or compliance testing. In all other cases, the system must ensure that this bit is set to the default value.</p> <p>This bit is intended for debug, compliance testing purposes only. System firmware and software is allowed to modify this bit only during debug or compliance testing. In all other cases, the system must ensure that this bit is set to the default value.</p>
3:0	1h RW/V/P	<p><b>Target Link Speed (TLS):</b> Target Link Speed (TLS): This field sets an upper limit on Link operational speed by restricting the values advertised by the upstream component in its training sequences.</p> <p>The encoded value specifies a bit location in the Supported Link Speeds Vector (in the Link Capabilities 2 register) that corresponds to the current Link speed.</p> <p>Defined encodings are:                      0001b: Supported Link Speeds Vector field bit 0.                      0010b: Supported Link Speeds Vector field bit 1.                      0011b: Supported Link Speeds Vector field bit 2.                      0100b: Supported Link Speeds Vector field bit 3.                      0101b: Supported Link Speeds Vector field bit 4.                      0110b: Supported Link Speeds Vector field bit 5.                      0111b: Supported Link Speeds Vector field bit 6.                      All other encodings are reserved.</p> <p>If a value is written to this field that does not correspond to a supported speed, as indicated by the Supported Link Speeds Vector, the result is undefined.                      The default value of this field is GEN1.</p> <p>Note: This register field could be used by REUT software to limit the link speed to 2.5 GT/s or 5 GT/s data rate.</p>






### 13.1.26 Message Signaled Interrupt Identifiers; Message Signaled Interrupt Message Control (MID\_MC)—Offset 80h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 9005h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RO	<b>64-Bit Address Capable (C64):</b> Capable of generating a 32-bit message only.
22:20	0h RW	<b>Multiple Message Enable (MME):</b> These bits are RW for software compatibility, but only one message is ever sent by the root port.
19:17	0h RO	<b>Multiple Message Capable (MMC):</b> Only one message is required.
16	0h RW	<b>MSI Enable (MSIE):</b> If set, MSI is enabled and traditional interrupt pins are not used to generate interrupts. CMD.BME must be set for an MSI to be generated. If CMD.BME is cleared, and this bit is set, no interrupts (not even pin based) are generated.
15:8	90h RW/O	<b>Next Pointer (NEXT):</b> Indicates the location of the next capability in the list. The default value of this register is 90h which points to the Subsystem Vendor capability structure. BIOS can determine which capabilities will be exposed by including or removing them from the capability linked list. As this register is RWO, BIOS must write a value to this register, even if it is to re-write the default value.
7:0	5h RO	<b>Capability ID (CID):</b> Capabilities ID indicates MSI.

### 13.1.27 Message Signaled Interrupt Message Address (MA)—Offset 84h


**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>Address (ADDR):</b> Lower 32 bits of the system specified message address, always DW aligned.
1:0	0h RO	Reserved.


### 13.1.28 Message Signaled Interrupt Message Data (MD)—Offset 88h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h RW	<b>Data (DATA):</b> This 16-bit field is programmed by system software if MSI is enabled. Its content is driven onto the lower word (PCI AD[lb]15:0[rb]) during the data phase of the MSI memory write transaction.


### 13.1.29 Subsystem Vendor Capability (SVCAP)—Offset 90h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** A00Dh



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:8	A0h RW/O	<b>Next Capability (NEXT):</b> Indicates the location of the next capability in the list. The default value of this register is A0h which points to the PCI Power Management capability structure. BIOS can determine which capabilities will be exposed by including or removing them from the capability linked list. As this register is RWO, BIOS must write a value to this register, even if it is to re-write the default value.
7:0	Dh RO	<b>Capability Identifier (CID):</b> Value of 0Dh indicates this is a PCI bridge subsystem vendor capability.

### 13.1.30 Subsystem Vendor IDs (SVID)—Offset 94h


Size:32 bits


#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/O	<b>Subsystem Identifier (SID):</b> Indicates the subsystem as identified by the vendor. This field is write once and is locked down until a bridge reset occurs (not the PCI bus reset).
15:0	0h RW/O	<b>Subsystem Vendor Identifier (SVID):</b> Indicates the manufacturer of the subsystem. This field is write once and is locked down until a bridge reset occurs (not the PCI bus reset).

### 13.1.31 Power Management Capability; PCI Power Management Capabilities (PMCAP\_PMC)—Offset A0h


Size: 32 bits

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** C8030001h



Bit Range	Default and Access	Field Name (ID): Description
31:27	19h RO	<b>PME Support (PMES):</b> Indicates PME# is supported for states D0, D3HOT and D3COLD. The root port does not generate PME#, but reporting that is necessary for Windows* operating systems to enable PME# in devices connected behind this root port.
26	0h RO	<b>D2_Support (D2S):</b> The D2 state is not supported.
25	0h RO	<b>D1_Support (D1S):</b> The D1 state is not supported.
24:22	0h RO	<b>Aux_Current (AC):</b> Reports 0mA (self-powered), as use of this controller does not add to suspect well power consumption.
21	0h RO	<b>Device Specific Initialization (DSI):</b> Indicates that no device-specific initialization is required.
20	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
19	0h RO	<b>PME Clock (PMEC):</b> Indicates that PCI clock is not required to generate PME#.
18:16	3h RO	<b>Version (VS):</b> Indicates support for Revision 1.2 of the PCI Power Management Specification.
15:8	0h RO	<b>Next Capability (NEXT):</b> Indicates this is the last item in the list.
7:0	1h RO	<b>Capability Identifier (CID):</b> Value of 01h indicates this is a PCI power management capability.

### 13.1.32 PCI Power Management Control And Status (PMCS)—Offset A4h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 8h

3	2	2	2	1	1	8	4	0				
1	8	4	0	6	2							
0	0	0	0	0	0	0	0	0				
0	0	0	0	0	0	0	0	0				
	DTA	BPCE	B23S	RSVD	PMES	DSC	DSEL	PMEE	RSVD	NSR	RSVD	PS

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Data (DTA):</b> Reserved
23	0h RO	<b>Bus Power / Clock Control Enable (BPCE):</b> Reserved per PCI Express specification
22	0h RO	<b>B2/B3 Support (B23S):</b> Reserved per PCI Express specification.
21:16	0h RO	Reserved.
15	0h RO	<b>PME Status (PMES):</b> Indicates a PME was received on the downstream link.
14:13	0h RO	<b>Data Scale (DSC):</b> Reserved
12:9	0h RO	<b>Data Select (DSEL):</b> Reserved
8	0h RW/P	<b>PME Enable (PMEE):</b> Indicates PME is enabled. The root port takes no action on this bit, but it must be RW for Windows* operating systems to enable PME# on devices connected to this root port.



Bit Range	Default and Access	Field Name (ID): Description
7:4	0h RO	Reserved.
3	1h RW/O	<p><b>No Soft Reset (NSR):</b> When set to 1 this bit indicates that devices transitioning from D3hot to D0 because of Power State commands do not perform an internal reset. Configuration context is preserved. Upon transition from D3hot to D0 Initialized state, no additional operating system intervention is required to preserve Configuration Context beyond writing the Power State bits.</p> <p>When clear, devices do perform an internal reset upon transitioning from D3hot to D0 via software control of the Power State bits. Configuration Context is lost when performing the soft reset. Upon transition from D3hot to D0 state, full reinitialization sequence is needed to return the device to D0 Initialized.</p> <p>Regardless of this bit, devices that transition from D3hot to D0 by a system or bus segment reset will return to the device state D0 Uninitialized with only PME context preserved if PME is supported and enabled.</p>
2	0h RO	Reserved.
1:0	0h RW	<p><b>Power State (PS):</b> This field is used both to determine the current power state of the root port and to set a new power state. The values are:                      00 D0 state                      11 D3HOT state</p> <p>When in the D3HOT state, the controller's configuration space is available, but the I/O and memory spaces are not. Type 1 configuration cycles are also not accepted. Interrupts are not required to be blocked as software will disable interrupts prior to placing the port into D3HOT.</p> <p>If software attempts to write a '10' or '01' to these bits, the write will be ignored.</p>

### 13.1.33 Miscellaneous Port Configuration 2 (MPC2)—Offset D4h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0		
1	8	4	0	6	2					
0	0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0	0		
RSVD							ASPMCOEN	ASPMCO	EOIFD	LICTM



Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h RW	<b>ASPM Control Override Enable (ASPMCOEN):</b> When set to '1', the PCIe Root Port will use the values in the ASPM Control Override registers instead of ASPM Registers in the Link Control register. This register allows BIOS to control the DMI ASPM settings instead of the OS. Note: If STRPFUSECFG.ASPMDIS is '1'. Hardware will always see the output of this field as '1' regardless of the setting of this field. BIOS reading this register should always return the correct value.
3:2	0h RW	<b>ASPM Control Override (ASPMCO):</b> Provides BIOS control of whether root port should enter L0s or L1 or both. 00 = Disabled 01 = L0s Entry Enabled 10 = L1 Entry Enabled 11 = L0s and L1 Entry Enabled.
1	0h RW	<b>EOI Forwarding Disable (EOIFD):</b> 0 = Broadcast EOI messages that are sent on the backbone are claimed by this port and forwarded across the PCIe* link. 1 = Broadcast EOI messages are not claimed on the backbone by this port and will not be forwarded across the PCIe* Link.
0	0h RW	<b>L1 Completion Timeout Mode (L1CTM):</b> 0 = PCI Express* Specification Compliant. Completion timeout is disabled during software initiated L1, and enabled during ASPM initiate L1. 1 = Completion timeout is enabled during L1, regardless of how L1 entry was initiated.

### 13.1.34 Miscellaneous Port Configuration (MPC)—Offset D8h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 1110000h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 1	0 0 0 1	0 0 0 1	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
PMCE	HPCE LHO ATE	RSVD P8XDE IRRCE BMERCE	SRL FORCEDET FCDLIE	UCEL	CCEL	PCIEMEXSD	RSVD	PAE RSVD BT HPME PMME



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>Power Management SCI Enable (PMCE):</b> 0 = SCI generation based on a power management event is disabled. 1 = Enables the root port to generate SCI whenever a power management event is detected.
30	0h RW	<b>Hot Plug SCI Enable (HPCE):</b> 0 = SCI generation based on a hot-plug event is disabled. 1 = Enables the root port to generate SCI whenever a hot-plug event is detected.
29	0h RW/L	<b>Link Hold Off (LHO):</b> When set, the port will not take any TLP. This is used during loopback mode to fill up the downstream queue.
28	0h RW/L	<b>Address Translator Enable (ATE):</b> Used to enable address translation via the AT bits in this register during loopback mode. 0: Disable 1: Enable
27	0h RO	Reserved.
26	0h RW/L	<b>Port8xh Decode Enable (P8XDE):</b> When set, allows PCIe Root Port to claim I/O cycles within the range from 80h - 8Fh inclusive and forwarding the cycle to the link. The claiming of these cycles are independent of I/O Base/Limit and IO Space Enable bits. BIOS must ensure that at any one time, no more than one PCIe Root Port are enabled to claim Port 8xh cycles.
25	0h RW/L	<b>Invalid Receive Range Check Enable (IRRCE):</b> When set, the receive transaction layer will treat the TLP as an Unsupported Request error if the address range of a Memory request does not fall outside the range between prefetchable and non-prefetchable base and limit. Messages, IO, Config, and Completions are never checked for valid address ranges This register bit is Read-Only when the MPC.SRL bit is set.
24	1h RW/L	<b>BME Receive Check Enable (BMERCE):</b> When set, the receive transaction layer will treat the TLP as an Unsupported Request error if a memory or I/O read or write request is received and the Bus Master Enable bit is not set. Messages, Config, and Completions are never checked for BME.
23	0h RW/O	<b>Secured Register Lock (SRL):</b> When this bit is set, all the secured registers will be locked and will be Read-Only.
22	0h RW/L	<b>Detect Override (FORCEDET):</b> 0: Normal operation. Detect output from AFE is sampled for presence detection. 1: Override mode. Ignores AFE detect output and Link Training proceeds as if a device were detected.





Bit Range	Default and Access	Field Name (ID): Description
21	0h RW	<b>Flow Control During L1 Entry (FCDL1E):</b> br] 0: No flow control update DLLPs sent during L1 Ack transmission 1: Flow control update DLLPs sent during L1 Ack transmission as required to meet the 30us periodic flow control update.
20:18	4h RW	<b>Unique Clock Exit Latency (UCEL):</b> This value represents the L0s Exit Latency for unique-clock configurations (LCTL.CCC = '0'). It defaults to 512ns to less than 1us, but may be overridden by BIOS.
17:15	2h RW	<b>Common Clock Exit Latency (CCEL):</b> This value represents the L0s Exit Latency for common-clock configurations (LCTL.CCC = '1'). It defaults to 128ns to less than 256ns, but may be overridden by BIOS.
14:13	0h RW	<b>PCIe MEx Speed Disable (PCIEMEXSD):</b> When operating as PCI Express: 00: PCIe supported data rate is as defined by the Supported Link Speed and Target Link Speed register. 01: PCIe supported data rate is limited to just 2.5 GT/s. Supported Link Speed field will reflect 0000001b. Max Link Speed field will reflect 0001b. 10: PCIe supported data rate is limited to 2.5 GT/s and 5.0 GT/s. Supported Link Speed register will reflect 0000011b. Max Link Speed field will reflect 0010b. 11: Reserved. When operating as Mobile Express: 00: MEx supported data rate is as defined by the Supported Link Speed and Target Link Speed register. 01: MEx supported data rate is limited to just HS-G1. Supported Link Speed field will reflect 0000001b. Max Link Speed field will reflect 0000b. 10: PCIe supported data rate is limited to HS-G1 and HS-G2. Supported Link Speed register will reflect 0000001b. Max Link Speed field will reflect 0000b. 11: Reserved. When this bit is changed, link retrain needs to be performed for the change to be effective.
12:8	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description																		
7	0h RW	<p><b>Port I/OxApic Enable (PAE):</b> When set, a range is opened through the bridge for the following memory addresses:</p> <table border="1"> <thead> <tr> <th>Port#</th> <th>Address</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>FEC1_0000h - FEC1_7FFFh</td> </tr> <tr> <td>2</td> <td>FEC1_8000h - FEC1_FFFFh</td> </tr> <tr> <td>3</td> <td>FEC2_0000h - FEC2_7FFFh</td> </tr> <tr> <td>4</td> <td>FEC2_8000h - FEC2_FFFFh</td> </tr> <tr> <td>5</td> <td>FEC3_0000h - FEC3_7FFFh</td> </tr> <tr> <td>6</td> <td>FEC3_8000h - FEC3_FFFFh</td> </tr> <tr> <td>7</td> <td>FEC4_0000h - FEC4_7FFFh</td> </tr> <tr> <td>8</td> <td>FEC4_8000h - FEC4_FFFFh</td> </tr> </tbody> </table> <p>When cleared, the hole is disabled.</p>	Port#	Address	1	FEC1_0000h - FEC1_7FFFh	2	FEC1_8000h - FEC1_FFFFh	3	FEC2_0000h - FEC2_7FFFh	4	FEC2_8000h - FEC2_FFFFh	5	FEC3_0000h - FEC3_7FFFh	6	FEC3_8000h - FEC3_FFFFh	7	FEC4_0000h - FEC4_7FFFh	8	FEC4_8000h - FEC4_FFFFh
Port#	Address																			
1	FEC1_0000h - FEC1_7FFFh																			
2	FEC1_8000h - FEC1_FFFFh																			
3	FEC2_0000h - FEC2_7FFFh																			
4	FEC2_8000h - FEC2_FFFFh																			
5	FEC3_0000h - FEC3_7FFFh																			
6	FEC3_8000h - FEC3_FFFFh																			
7	FEC4_0000h - FEC4_7FFFh																			
8	FEC4_8000h - FEC4_FFFFh																			
6:3	0h RO	Reserved.																		
2	0h RW/O	<p><b>Bridge Type (BT):</b> This register can be used to modify the Base Class and Header Type fields from the default PCI-to-PCI bridge to a Host Bridge. Having the root port appear as a Host Bridge is useful in some server configurations.</p> <p>0 = The root port bridge type is a PCI-to-PCI Bridge, Header Sub-Class = 04h, and Header Type = Type 1.</p> <p>1 = The root port bridge type is a PCI-to-PCI Bridge, Header Sub-Class = 00h, and Header Type = Type 0.</p>																		
1	0h RW	<p><b>Hot Plug SMI Enable (HPME):</b></p> <p>0 = SMI generation based on a hot-plug event is disabled.</p> <p>1 = Enables the root port to generate SMI whenever a hot-plug event is detected.</p>																		
0	0h RW	<p><b>Power Management SMI Enable (PMME):</b></p> <p>0 = SMI generation based on a power management event is disabled.</p> <p>1 = Enables the root port to generate SMI whenever a power management event is detected.</p>																		

### 13.1.35 SMI / SCI Status (SMSCS)—Offset DCh

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
PMCS	HPCS	RSVD				HPLAS	RSVD	HPPDM	PMMS



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/1C/V	<b>Power Management SCI Status (PMCS):</b> This bit is set if the root port PME control logic needs to generate an interrupt, and this interrupt has been routed to generate an SCI.
30	0h RW/1C/V	<b>Hot Plug SCI Status (HPCS):</b> This bit is set if the hot plug controller needs to generate an interrupt, and has this interrupt been routed to generate an SCI.
29:5	0h RO	Reserved.
4	0h RW/1C/V	<b>Hot Plug Link Active State Changed SMI Status (HPLAS):</b> This bit is set when SLSTS.DLLSC transitions from '0' to '1', and MPC.HPME is set. When this bit is set, an SMI# will be generated.
3:2	0h RO	Reserved.
1	0h RW/1C/V	<b>Hot Plug Presence Detect SMI Status (HPPDM):</b> This bit is set when SLSTS.PDC transitions from '0' to '1', and MPC.HPME is set. When this bit is set, an SMI# will be generated.
0	0h RW/1C/V	<b>Power Management SMI Status (PMMS):</b> This bit is set when RSTS.PS transitions from '0' to '1', and MPC.PMME is set.

### 13.1.36 IOSF Primary Control And Status (IPCS)—Offset F0h

BIOS may need to program this register.

### 13.1.37 Additional Configuration 1 (STRPFUSECFG)—Offset FCh

BIOS may need to program this register.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0	0			
RSVD	SERM	FSTRST	PXIP	EP3CCMF	EP2CCMF	EP1CCMF	EPOCCMF	RPC	EP3CCMS	EP2CCMS	RSVD



Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29	0h RW	<p><b>Server Error Reporting Mode (SERM):</b> Server Error Reporting Mode (SERM): When set, if the PCIe port detects a fatal, non-fatal, or correctable error on the link, it sends one of ERR_FATAL, ERR_NONFATAL, or ERR_CORR to IOSF Primary fabric. If the PCIe port receives an ERR_* message from the downstream device, it sends that message to IOSF Primary fabric.</p> <p>Only the value from Port 1 is used for ports 1-4.</p> <p>Note: This register field is only applicable to PC Client SoC.</p>
28	0h RO/V	<p><b>Fast Reset Mode Strap (FSTRST):</b> 0: Normal reset mode. 1: Fast reset mode.</p> <p>Note: Fast reset strap to be used to decrease the time out values of LTSSM counters for pre-silicon simulation purpose.</p> <p>Only the value from Port 1 is used for ports 1-4.</p>
27:24	0h RW	<p><b>PCI Express Interrupt Pin (PXIP):</b> 0000: No interrupt 0001: INTA# 0010: INTB# 0011: INTC# 0100: INTD# Others: Reserved</p> <p>Default Table: 0001: Port 1 0010: Port 2 0011: Port 3 0100: Port 4</p> <p>Note: This is a proprietary register that can be configured by BIOS to assign the legacy interrupt pins to the PCIe Root Port.</p>
23:22	0h RO/V	<p><b>Express Port 3 Combo Controller Mode (EP3CCMF):</b> Express Port 3 Combo Controller Mode (EP3CCMF): 00b : Port 3 is statically configured as PCI Express. 01b : Port 3 is statically configured as Mobile Express. 10b : Port 3 is statically configured as PCI Express or Mobile Express based on Port 3 Combo Controller Mode Soft-Strap. 11b : Reserved</p>
21:20	0h RO/V	<p><b>Express Port 2 Combo Controller Mode (EP2CCMF):</b> Express Port 2 Combo Controller Mode (EP2CCMF): 00b : Port 2 is statically configured as PCI Express. 01b : Port 2 is statically configured as Mobile Express. 10b : Port 2 is statically configured as PCI Express or Mobile Express based on Port 2 Combo Controller Mode Soft-Strap. 11b : Reserved</p>



Bit Range	Default and Access	Field Name (ID): Description
19:18	0h RO/V	<p><b>Express Port 1 Combo Controller Mode (EP1CCMF):</b> Express Port 1 Combo Controller Mode (EP1CCMF):            00b : Port 1 is statically configured as PCI Express.            01b : Port 1 is statically configured as Mobile Express.            10b : Port 1 is statically configured as PCI Express or Mobile Express based on Port 1 Combo Controller Mode Soft-Strap.            11b : Reserved</p>
17:16	0h RO/V	<p><b>Express Port 0 Combo Controller Mode (EP0CCMF):</b> Express Port 0 Combo Controller Mode (EP0CCMF):            00b : Port 0 is statically configured as PCI Express.            01b : Port 0 is statically configured as Mobile Express.            10b : Port 0 is statically configured as PCI Express or Mobile Express based on Port 0 Combo Controller Mode Soft-Strap.            11b : Reserved</p>
15:14	0h RO/V	<p><b>Root Port Configuration Strap (RPC):</b> For Port 1:            For a x4 controller :            [quote]11[/quote]: 1x4 Port 0 (x4), Ports 1-3 (disabled)            [quote]10[/quote]: 2x2 Port 0 (x2), Port 2 (x2), Ports 1, 3 (disabled)            [quote]01[/quote]: 1x2, 2x1 Port 0 (x2), Port 1 (disabled), Ports 2, 3 (x1)            [quote]00[/quote]: 4x1 Ports 0-3 (x1)</p> <p>For a x2 controller:            [quote]01[/quote]: 1x2 Port 0 (x2), Port 1 (disabled)            [quote]00[/quote]: 2x1 Ports 0-1 (x1)</p> <p>Only the value from Port 0 is used for ports 1-3.</p>



Bit Range	Default and Access	Field Name (ID): Description
13	0h RO/V	<b>Express Port 3 Combo Controller Mode Strap (EP3CCMS):</b> Express Port 3 Combo Controller Mode Strap (EP3CCMS): 0 : Port 3 is statically configured as PCI Express 1 : Port 3 is statically configured as Mobile Express. This soft strap only has effect if it is allowed by the Port 3 Combo Controller Mode .
12	0h RO/V	<b>Express Port 2 Combo Controller Mode Strap (EP2CCMS):</b> Express Port 2 Combo Controller Mode Strap (EP2CCMS): 0 : Port 2 is statically configured as PCI Express 1 : Port 2 is statically configured as Mobile Express. This soft strap only has effect if it is allowed by the Port 2 Combo Controller Mode .
11:0	0h RO	Reserved.

### 13.1.38 Advanced Error Extended Reporting Capability Header (AECH)—Offset 100h

Size: 32 bits


The AER capability can optionally be included or excluded from the capabilities list. The full AER is supported.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RW/O	<b>Next Capability Offset (NCO):</b> Set to 000h as this is the last capability in the list.
19:16	0h RW/O	<b>Capability Version (CV):</b> For systems that support AER, BIOS should write a 1h to this register else it should write 0
15:0	0h RW/O	<b>Capability ID (CID):</b> For systems that support AER, BIOS should write a 0001h to this register else it should write 0



### 13.1.39 Uncorrectable Error Status (UES)—Offset 104h


This register must maintain its state through a platform reset. It loses its state upon loss of core power.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:22	0h RO	Reserved.
21	0h RW/1C/V/ P	<b>ACS Violation Status (AVS):</b> Reserved. Access Control Services are not supported
20	0h RW/1C/V/ P	<b>Unsupported Request Error Status (URE):</b> Indicates an unsupported request was received.
19	0h RO	<b>ECRC Error Status (EE):</b> ECRC is not supported.
18	0h RW/1C/V/ P	<b>Malformed TLP Status (MT):</b> Indicates a malformed TLP was received.
17	0h RW/1C/V/ P	<b>Receiver Overflow Status (RO):</b> Indicates a receiver overflow occurred.
16	0h RW/1C/V/ P	<b>Unexpected Completion Status (UC):</b> Indicates an unexpected completion was received.
15	0h RW/1C/V/ P	<b>Completer Abort Status (CA):</b> Indicates a completer abort was received
14	0h RW/1C/V/ P	<b>Completion Timeout Status (CT):</b> Indicates a completion timed out. This is signaled if Completion Timeout is enabled and a completion fails to return within the amount of time specified by the Completion Timeout Value
13	0h RO	<b>Flow Control Protocol Error Status (FCPE):</b> Not supported.
12	0h RW/1C/V/ P	<b>Poisoned TLP Status (PT):</b> Indicates a poisoned TLP was received.







Bit Range	Default and Access	Field Name (ID): Description
16	0h RW/P	<b>Unexpected Completion Mask (UC):</b> Mask for unexpected completions.
15	0h RW/P	<b>Completer Abort Mask (CM):</b> Mask for completer abort.
14	0h RW/P	<b>Completion Timeout Mask (CT):</b> Mask for completion timeouts.
13	0h RO	<b>Flow Control Protocol Error Mask (FCPE):</b> Not supported.
12	0h RW/P	<b>Poisoned TLP Mask (PT):</b> Mask for poisoned TLPs.
11:6	0h RO	Reserved.
5	0h RO	<b>Surprise Down Error Mask (SDE):</b> Surprise Down is not supported.
4	0h RW/P	<b>Data Link Protocol Error Mask (DLPE):</b> Mask for data link protocol errors.
3:1	0h RO	Reserved.
0	0h RO	<b>Training Error Mask (TE):</b> Not supported.

### 13.1.41 Uncorrectable Error Severity (UEV)—Offset 10Ch

This register gives the option to make an uncorrectable error fatal or non-fatal. An error is fatal if the bit is set. An error is non-fatal if the bit is cleared. This register is only reset by a loss of core power.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 60011h

3	2	2	2	1	1	8	4	0												
1	8	4	0	6	2															
0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0	0	0	1		
		RSVD		AVS	URE	EE	MT	RO	UC	CA	CT	FCPE	PT		RSVD		SDE	DLPE	RSVD	TE



Bit Range	Default and Access	Field Name (ID): Description
31:22	0h RO	Reserved.
21	0h RW/P	<b>ACS Violation Severity (AVS):</b> Severity for ACS violation.
20	0h RW/P	<b>Unsupported Request Error Severity (URE):</b> Severity for unsupported request reception.
19	0h RO	<b>ECRC Error Severity (EE):</b> ECRC is not supported.
18	1h RW/P	<b>Malformed TLP Severity (MT):</b> Severity for malformed TLP reception.
17	1h RW/P	<b>Receiver Overflow Severity (RO):</b> Severity for receiver overflow occurrences.
16	0h RW/P	<b>Unexpected Completion Severity (UC):</b> Severity for unexpected completion reception.
15	0h RW/P	<b>Completer Abort Severity (CA):</b> Severity for completer abort.
14	0h RW/P	<b>Completion Timeout Severity (CT):</b> Severity for completion timeout.
13	0h RO	<b>Flow Control Protocol Error Severity (FCPE):</b> Not supported.
12	0h RW/P	<b>Poisoned TLP Severity (PT):</b> Severity for poisoned TLP reception.
11:6	0h RO	Reserved.
5	0h RO	<b>Surprise Down Error Severity (SDE):</b> Surprise Down is not supported.
4	1h RW/P	<b>Data Link Protocol Error Severity (DLPE):</b> Severity for data link protocol errors.
3:1	0h RO	Reserved.
0	1h RO	<b>Training Error Severity (TE):</b> TE not supported. This bit is left as RO='1' for ease of implementation..

### 13.1.42 Correctable Error Status (CES)—Offset 110h


This register is only reset by a loss of core power

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RO	Reserved.
13	0h RW/1C/V/ P	<b>Advisory Non-Fatal Error Status (ANFES):</b> When set, indicates that an Advisory Non-Fatal Error occurred.
12	0h RW/1C/V/ P	<b>Replay Timer Timeout Status (RTT):</b> Indicates the replay timer timed out.
11:9	0h RO	Reserved.
8	0h RW/1C/V/ P	<b>Replay Number Rollover Status (RNR):</b> Indicates the replay number rolled over.
7	0h RW/1C/V/ P	<b>Bad DLLP Status (BD):</b> Indicates a bad DLLP was received.
6	0h RW/1C/V/ P	<b>Bad TLP Status (BT):</b> Indicates a bad TLP was received.
5:1	0h RO	Reserved.
0	0h RW/1C/V/ P	<b>Receiver Error Status (RE):</b> Indicates a receiver error occurred.

### 13.1.43 Correctable Error Mask (CEM)—Offset 114h

When set, the corresponding error in the CES register is masked, and the logged error will cause no action. When cleared, the corresponding error is enabled. This register is only reset by a loss of core power.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 2000h



3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0	0			
RSVD				ANFEM	RTT	RSVD	RNR	BD	BT	RSVD	RE

Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RO	Reserved.
13	1h RW/P	<b>Advisory Non-Fatal Error Mask (ANFEM):</b> When set, masks Advisory Non-Fatal errors from (a) signaling ERR_COR to the device control register and (b) updating the Uncorrectable Error Status register. This register is set by default to enable compatibility with software that does not comprehend Role-Based Error Reporting.
12	0h RW/P	<b>Replay Timer Timeout Mask (RTT):</b> Mask for replay timer timeout.
11:9	0h RO	Reserved.
8	0h RW/P	<b>Replay Number Rollover Mask (RNR):</b> Mask for replay number rollover.
7	0h RW/P	<b>Bad DLLP Mask (BD):</b> Mask for bad DLLP reception.
6	0h RW/P	<b>Bad TLP Mask (BT):</b> Mask for bad TLP reception.
5:1	0h RO	Reserved.
0	0h RW/P	<b>Receiver Error Mask (RE):</b> Mask for receiver errors.

### 13.1.44 Advanced Error Capabilities and Control (AECC)—Offset 118h

This register is only reset by a loss of core power.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0		
1	8	4	0	6	2					
0	0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0	0		
RSVD						ECE	ECC	EGE	EGC	FEP



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h RO	<b>ECRC Check Enable (ECE):</b> ECRC is not supported.
7	0h RO	<b>ECRC Check Capable (ECC):</b> ECRC is not supported.
6	0h RO	<b>ECRC Generation Enable (EGE):</b> ECRC is not supported.
5	0h RO	<b>ECRC Generation Capable (EGC):</b> ECRC is not supported.
4:0	0h RO/V/P	<b>First Error Pointer (FEP):</b> Identifies the bit position of the first error reported in the Uncorrectable Error Status Register.

### 13.1.45 Root Error Command (REC)—Offset 12Ch


This register allows errors to generate interrupts.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RO	Reserved.
2	0h RW	<b>Fatal Error Reporting Enable (FERE):</b> When set, the root port will generate an interrupt when a fatal error is reported by the attached device.
1	0h RW	<b>Non-fatal Error Reporting Enable (NERE):</b> When set, the root port will generate an interrupt when a non-fatal error is reported by the attached device.
0	0h RW	<b>Correctable Error Reporting Enable (CERE):</b> When set, the root port will generate an interrupt when a correctable error is reported by the attached device.



### 13.1.46 Root Error Status (RES)—Offset 130h


This register can track more than one error and set the 'multiple' bits if a second or subsequent error occurs and the first has not been serviced. This register is only reset by a loss of core power.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:27	0h RO	<b>Advanced Error Interrupt Message Number (AEMN):</b> Reserved. There is only one error interrupt allocated.
26:7	0h RO	Reserved.
6	0h RW/1C/V/ P	<b>Fatal Error Message Received (FEMR):</b> Set when one or more Fatal Uncorrectable Error Messages have been received.
5	0h RW/1C/V/ P	<b>Non-Fatal Error Messages Received (NFEMR):</b> Set when one or more Non-Fatal Uncorrectable error messages have been received
4	0h RW/1C/V/ P	<b>First Uncorrectable Fatal (FUF):</b> Set when the first Uncorrectable Error message received is for a fatal error.
3	0h RW/1C/V/ P	<b>Multiple ERR_FATAL/NONFATAL Received (MENR):</b> Set when either a fatal or a non-fatal error is received and the ENR bit is already set.
2	0h RW/1C/V/ P	<b>ERR_FATAL/NONFATAL Received (ENR):</b> Set when either a fatal or a non-fatal error message is received.
1	0h RW/1C/V/ P	<b>Multiple ERR_COR Received (MCR):</b> Set when a correctable error message is received and the CR bit is already set.
0	0h RW/1C/V/ P	<b>ERR_COR Received (CR):</b> Set when a correctable error message is received.



### 13.1.47 Error Source Identification (ESID)—Offset 134h

Size: 32 bits

Identifies the source (Requester ID) of the first correctable and uncorrectable (Non-Fatal / Fatal) errors reported in the Root Error Status register. This register is only reset by a loss of core power.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
EFNSID				ECSID				

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO/V/P	<b>ERR_FATAL/NONFATAL Source Identification (EFNSID):</b> Loaded with the Requester ID indicated in the received ERR_FATAL or ERR_NONFATAL Message with the ERR_FATAL/NONFATAL Received register is not already set.
15:0	0h RO/V/P	<b>ERR_COR Source Identification (ECSID):</b> Loaded with the Requester ID indicated in the received ERR_COR Message with the ERR_COR Received register is not already set.

### 13.1.48 ACS Capability Register (ACSCAPR)—Offset 144h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** Fh

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0					
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 1 1 1					
RSVD							T	E	D	C	R	B	V



Bit Range	Default and Access	Field Name (ID): Description
31:7	0h RO	Reserved.
6	0h RO	<b>ACS Direct Translated P2P (T):</b> ACS Direct Translated P2P (T): ACS Direct Translated P2P is not supported.
5	0h RO	<b>ACS P2P Egress Control (E):</b> ACS P2P Egress Control (E): ACS P2P Egress Control is not supported.
4	0h RO	<b>ACS Upstream Forwarding (U):</b> ACS Upstream Forwarding (U): ACS Upstream Forwarding is not supported.
3	1h RW/O	<b>ACS P2P Completion Redirect (C):</b> ACS P2P Completion Redirect (C): Required for all Functions that support ACS P2P Request Redirect; must be hardwired to 0b otherwise. If 1b, indicates that the component implements ACS P2P Completion Redirect.
2	1h RW/O	<b>ACS P2P Request Redirect (R):</b> ACS P2P Request Redirect (R): Required for Root Ports that support peer-to-peer traffic with other Root Ports; required for Switch Downstream Ports; required for multi-function device Functions that support peer-to-peer traffic with other Functions; must be hardwired to 0b otherwise. If 1b, indicates that the component implements ACS P2P Request Redirect.
1	1h RW/O	<b>ACS Translation Blocking (B):</b> ACS Translation Blocking (B): Required for Root Ports and Switch Downstream Ports; must be hardwired to 0b otherwise. If 1b, indicates that the component implements ACS Translation Blocking.
0	1h RW/O	<b>ACS Source Validation (V):</b> ACS Source Validation (V): Required for Root Ports and Switch Downstream Ports; must be hardwired to 0b otherwise. If 1b, indicates that the component implements ACS Source Validation.

### 13.1.49 ACS Control Register (ACSCTLR)—Offset 148h


#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:7	0h RO	Reserved.
6	0h RO	<b>ACS Direct Translated P2P Enable (T):</b> ACS Direct Translated P2P Enable (T): ACS Direct Translated P2P is not supported.
5	0h RO	<b>ACS P2P Egress Control Enable (E):</b> ACS P2P Egress Control Enable (E): ACS P2P Egress Control is not supported.
4	0h RO	<b>ACS Upstream Forwarding Enable (U):</b> ACS Upstream Forwarding Enable (U): ACS Upstream Forwarding is not supported.
3	0h RW	<b>ACS P2P Completion Redirect (C):</b> ACS P2P Completion Redirect (C): Determines when the component redirects peer-to-peer Completions upstream; applicable only to Read Completions whose Relaxed Ordering Attribute is clear.
2	0h RW	<b>ACS P2P Request Redirect (R):</b> ACS P2P Request Redirect (R): Determines when the component redirects peer-to-peer memory Requests targeting another peer port upstream. I/O, Configuration, VDM Messages and Completions are never affected by ACS P2P Request Redirect.
1	0h RW	<b>ACS Translation Blocking (B):</b> ACS Translation Blocking (B): When set, the component blocks all upstream Memory Requests whose Address Translation (AT) field is not set to the default value. I/O, Configuration, Completions and Messages are never affected by ACS Translation Blocking.
0	0h RW	<b>ACS Source Validation (V):</b> ACS Source Validation (V): When set, the component validates the Bus Number from the Requester ID of upstream Requests against the secondary / subordinate Bus Numbers. I/O, Configuration and Completions are never affected by ACS Source Validation.



### 13.1.150 L1 Sub-States Extended Capability Header (L1SECH)—Offset 200h

Size: 32 bits


Note: When operating in Mobile Express mode, this capability should not be enabled.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RW/O	<p><b>Next Capability Offset (NCO):</b> This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.</p> <p>For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI compatible Configuration Space and thus must always be either 000h (for terminating list of Capabilities) or greater than 0FFh.</p> <p>The bottom 2 bits of this offset are Reserved and must be implemented as 00b and software must mask them to allow for future uses of these bits.</p>
19:16	0h RW/O	<p><b>Capability Version (CV):</b> This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.</p> <p>Must be 1h for this version of the specification.</p> <p>For systems that support L1 Sub-State Extended Capability, BIOS should set this field to 1h</p>
15:0	0h RW/O	<p><b>PCI Express Extended Capability ID (PCIEEC):</b> This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.</p> <p>For systems that support L1 Sub-State Extended Capability, BIOS should set this field to 001Eh. .</p>

### 13.1.151 L1 Sub-States Capabilities (L1SCAP)—Offset 204h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0



Default: 28281Fh

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 1 0	1 0 0 0	0 0 1 0	1 0 0 0	0 0 0 0	0 0 0 1	1 1 1 1
	RSVD		PTV	RSVD	PTPOS		PCMRT	RSVD
							L1PSS	AL11S
								AL12S
								PPL1S
								PPL12S

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:19	5h RW/O	<b>Port Tpower_on Value (PTV):</b> Along with the Port T_POWER_ON Scale Field in the L1 Substates Capabilities register sets theTime (in us) that this Port requires the port on the opposite side of Link to wait in L1.OFF_EXIT after sampling CLKREQ# asserted before actively driving the interface. Port Tpower_on is calculated by multiplying the value in this field by the value in the Port Tpower_on scale field in the L1 Sub-States Capabilities 2 register. Required for all Ports that support L1.OFF.
18	0h RO	Reserved.
17:16	0h RW/O	<b>Port Tpower_on Scale (PTPOS):</b> Specifies the scale used for Tpower_on value field in the L1 Substates Capabilities register. '00b': 2 us '01b': 10 us '10b': 100 us '11b': Reserved Required for all Ports that support L1.OFF.
15:8	28h RW/O	<b>Port Common Mode Restore Time (PCMRT):</b> This is the time (in us) required for this Port to re-establish common mode. Required for all ports that support L1.OFF.
7:5	0h RO	Reserved.
4	1h RW/O	<b>L1 PM Substates Supported (L1PSS):</b> When Set this bit indicates that this Port supports L1 PM Substates. For compatibility with possible future extensions, software must not enable L1 PM Substates unless this bit is set. This RWO field must be programmed prior to enabling ASPM.
3	1h RW/O	<b>ASPM L1.1 Substates Supported (AL11S):</b> When set, this bit indicates that this port supports L1 substates for ASPM L1.SNOOZ. Required for both Upstream and Downstream ports. This RWO field must be programmed prior to enabling ASPM. Register Attribute: Static



Bit Range	Default and Access	Field Name (ID): Description
2	1h RW/O	<b>ASPM L1.2 Supported (AL12S):</b> When set, this bit indicates that ASPM_L1.OFF is supported. Required for both Upstream and Downstream ports. This RWO field must be programmed prior to enabling ASPM. Register Attribute: Static
1	1h RW/O	<b>PCI-PM L1.1 Supported (PPL11S):</b> When set, this bit indicates that L1.SNOOZ sub-state is supported and this bit must be set by all ports implementing L1 Sub-States. A port that supports L1.OFF must support L1.SNOOZ. Required for both upstream and downstream ports. This RWO field must be programmed prior to enabling ASPM. Register Attribute: Static
0	1h RW/O	<b>PCI-PM L1.2 Supported (PPL12S):</b> When set, this bit indicates that L1.OFF power management feature is supported. Required for both upstream and downstream ports. This RWO field must be programmed prior to enabling ASPM. Register Attribute: Static

### 13.1.52 L1 Sub-States Control 1 (L1SCTL1)—Offset 208h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
L12LRTLVS	RSVD		L12OFFLRTLVS		CMRT		RSVD	AL11E AL12E PPL11E PPL12E



Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RW	<p><b>L1.2 LTR Threshold Latency ScaleValue (L12LTRTLSV):</b> This field contains the L1.OFF LTR Threshold Latency Scale Value for this particular PCIe root port. The value in this field, together with L12LTRTLV is compared against both the snoop and non-snoop LTR values of the device.</p> <p>000: L12LTRSTLV times 1 ns            001: L12LTRSTLV times 32 ns            010: L12LTRSTLV times 1024 ns            011: L12LTRSTLV times 32768 ns            100: L12LTRSTLV times 1048576 ns            101: L12LTRSTLV times 33554432 ns            Others: Not Permitted.</p> <p>This field must be programmed prior to enabling L1.OFF.            Register Attribute: Static</p>
28:26	0h RO	Reserved.
25:16	0h RW	<p><b>L1.2 LTR Threshold Latency Value (L12OFFLTRTLV):</b> This field contains the L1.2 LTR Threshold Latency Value for this particular PCIe root port. The value in this field, together with L12LTRTLSV is compared against both the snoop and non-snoop LTR values of the device.</p> <p>This field must be programmed prior to enabling L1.OFF.            Register Attribute: Static</p>
15:8	0h RW	<p><b>Common Mode Restore Time (CMRT):</b> This is the Tcommon_mode time the PCIe root port needs to continue sending TS1 and refrain from sending TS2 in Recovery state to allow the TX common mode to be established prior to sending TS2. The timer starts from the time when the first TS1 has been sent and the receiver has detected un-squelch. The value in this field defines the time in micro-seconds.</p> <p>This field must be programmed prior to enabling L1.OFF.            Register Attribute: Static</p>
7:4	0h RO	Reserved.
3	0h RW	<p><b>ASPM L1.1 Enabled (AL11E):</b> When set, this bit indicates that ASPM L1.SNOOZ substates are enabled for ASPM.</p> <p>Required for both upstream and downstream ports.            Register Attribute: Dynamic</p>



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>ASPM L1.2 Enable (AL12E):</b> When set, this bit indicates that ASPM L1.OFF substates are enabled for PCI-PM. Required for both upstream and downstream ports. Register Attribute: Dynamic
1	0h RW	<b>PCI-PM L1.SNOOZ Enable (PPL11E):</b> When set, this bit indicates that PCI-PM L1.SNOOZ power management feature is enabled. If L1.OFF is enabled, L1.SNOOZ must also be enabled. This field must be programmed prior to enabling ASPM L1. Register Attribute: Dynamic Note: If STRPFUSECFG.mPHYIOPMDIS is '1', hardware will always see '0' as an output from this register. BIOS reading this register should always return the correct value.
0	0h RW	<b>PCI-PM L1.2 Enabled (PPL12E):</b> When set, this bit indicates that PCI-PM L1.OFF power management feature is enabled. L1.OFF can only be enabled if the platform supports bi-directional CLKREQPLUS#. This field must be programmed prior to enabling ASPM L1. Ports that support L1.OFF shall support Latency Tolerance Reporting. Register Attribute: Dynamic Note: If STRPFUSECFG.mPHYIOPMDIS is '1', hardware will always see '0' as an output from this register. BIOS reading this register should always return the correct value.

### 13.1.53 L1 Sub-States Control 2 (L1SCTL2)—Offset 20Ch

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 28h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
RSVD							POW	RSVD	TPOS



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:3	5h RW	<b>Power On Wait Time (POWT):</b> Along with the Tpower_on Scale sets the minimum amount of time (in us) that the Port must wait in L1.OFF EXIT after sampling CLKREQPLUS# asserted before actively driving the interface. The timer starts counting when CLKREQPLUS# is sampled asserts in L1.OFF state. Tpower_on value is calculated by multiplying the value in this field by the value in the TPOS field. This field must be programmed prior to enabling L1.OFF. Register Attribute: Static
2	0h RO	Reserved.
1:0	0h RW	<b>Tpower_on Scale (TPOS):</b> Specifies the scale used for Tpower_on value. '00b': 2 us '01b': 10 us '10b': 100us '11b': Reserved. Required for all Ports that support L1.OFF. Register Attribute: Static

### 13.1.54 Secondary PCI Express Extended Capability Header (SPEECH)—Offset 220h

Size:32 bits

Note: When operating in Mobile Express mode, this capability should not be enabled.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0															
1	8	4	0	6	2																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
NCO				CV		PCIIECID																	



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RW/O	<b>Next Capability Offset (NCO):</b> Next Capability Offset (NCO): This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities. For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI compatible Configuration Space and thus must always be either 000h (for terminating list of Capabilities) or greater than 0FFh. The bottom 2 bits of this offset are Reserved and must be implemented as 00b and software must mask them to allow for future uses of these bits.
19:16	0h RW/O	<b>Capability Version (CV):</b> Capability Version (CV): This field is a PCI-SIG defined version number that indicates the version of the Capability structure present. For systems that support Secondary PCI Express Extended Capability, BIOS should write a 1h to this register else it should write 0
15:0	0h RW/O	<b>PCI Express Extended Capability ID (PCIECID):</b> PCI Express Extended Capability ID (PCIECID): This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability. PCI Express Extended Capability ID for the Secondary PCI Express Extended Capability is 0019h. For systems that support Secondary PCI Express Extended Capability, BIOS should write a 0019h to this register else it should write 0.

### 13.1.55 Link Control 3 (LCTL3)—Offset 224h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD				ELSOSGV		RSVD		LERIE PE





Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:9	0h RO	<p><b>Enable Lower SKP OS Generation Vector (ELSOSGV):</b> Enable Lower SKP OS Generation Vector(ELSOSGV): When the Link is in L0 and the bit in this field corresponding to the current Link speed is Set, SKP Ordered Sets are scheduled at the rate defined for SRNS, overriding the rate required based on the clock tolerance architecture.</p> <p>Bit definitions within this field are:            Bit 0 2.5 GT/s            Bit 1 5.0 GT/s            Bit 2 8.0 GT/s            Bits 6:3 RsvdP</p> <p>Behavior is undefined if a bit is Set in this field and the corresponding bit in the Lower SKP OS Generation Supported Speeds Vector is not set.</p>
8:2	0h RO	Reserved.
1	0h RW	<p><b>Link Equalization Request Interrupt Enable (LERIE):</b> Link Equalization Request Interrupt Enable (LERIE): When set, this bit enables the generation of an interrupt to indicate that the Link Equalization Request bit has been set.</p>
0	0h RW	<p><b>Perform Equalization (PE):</b> Perform Equalization (PE): When this bit is 1b and Link Retrain bit is set with the Target Link Speed field set to 8 GT/s, the Downstream Port must perform Link Equalization.</p> <p>This bit is cleared by Root Port upon entry to Link Equalization</p>

### 13.1.56 Lane 0 and Lane 1 Equalization Control (L01EC)—Offset 22Ch

Each entry contains the values for the Lane with the corresponding default Lane number which is invariant to Link width and Lane reversal negotiation that occurs during Link training.

Based on the Port Configuration setting, if the maximum link width of the port is less than x4, the upper lane status bits should be ignored

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 7F7F7F7Fh



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	1	1	1	1	1	1	1	1
0	1	1	1	1	0	1	1	1
0	1	1	1	1	1	1	1	1
0	1	1	1	1	0	1	1	1
0	1	1	1	1	0	1	1	1
0	1	1	1	1	0	1	1	1
0	1	1	1	1	0	1	1	1
0	1	1	1	1	0	1	1	1

Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	Reserved.
30:28	7h RW	<b>Upstream Port Lane 1 Receiver Preset Hint (UPL1RPH):</b> Upstream Port Lane 1 Receiver Preset Hint (UPL1RPH): Field contains the Receiver Preset Hint value sent or received during Link Equalization.
27:24	Fh RW	<b>Upstream Port Lane 1 Transmitter Preset (UPL1TP):</b> Upstream Port Lane 1 Transmitter Preset (UPL1TP): Field contains the Transmit Preset value sent or received during Link Equalization.
23	0h RO	Reserved.
22:20	7h RW	<b>Downstream Port Lane 1 Receiver Preset Hint (DPL1RPH):</b> Downstream Port Lane 1 Receiver Preset Hint (DPL1RPH): Receiver Preset Hint may be used as a hint for receiver equalization by this Port when the Port is operating as a Downstream Port.
19:16	Fh RW	<b>Downstream Port Lane 1 Transmitter Preset (DPL1TP):</b> Downstream Port Lane 1 Transmitter Preset (DPL1TP): Transmitter Preset used for equalization by this Port when the Port is operating as a Downstream Port. This field is ignored when the Port is operating as an Upstream Port.
15	0h RO	Reserved.
14:12	7h RW	<b>Upstream Port Lane 0 Receiver Preset Hint (UPL0RPH):</b> Upstream Port Lane 0 Receiver Preset Hint (UPL0RPH): Field contains the Receiver Preset Hint value sent or received during Link Equalization.
11:8	Fh RW	<b>Upstream Port Lane 0 Transmitter Preset (UPL0TP):</b> Upstream Port Lane 0 Transmitter Preset (UPL0TP): Field contains the Transmit Preset value sent or received during Link Equalization.



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	7h RW	<b>Downstream Port Lane 0 Receiver Preset Hint (DPL0RPH):</b> Downstream Port Lane 0 Receiver Preset Hint (DPL0RPH): Receiver Preset Hint may be used as a hint for receiver equalization by this Port when the Port is operating as a Downstream Port.
3:0	Fh RW	<b>Downstream Port Lane 0 Transmitter Preset (DPL0TP):</b> Downstream Port Lane 0 Transmitter Preset (DPL0TP): Transmitter Preset used for equalization by this Port when the Port is operating as a Downstream Port. This field is ignored when the Port is operating as an Upstream Port.

### 13.1.57 Lane 2 and Lane 3 Equalization Control (L23EC)—Offset 230h

Each entry contains the values for the Lane with the corresponding default Lane number which is invariant to Link width and Lane reversal negotiation that occurs during Link training.  
Based on the Port Configuration setting, if the maximum link width of the port is less than x4, the upper lane status bits should be ignored

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 7F7F7F7Fh

3	2	2	2	1	1	8	4	0										
1	8	4	0	6	2													
0	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1
RSVD	UPL3RPH	UPL3TP	RSVD	DPL3RPH	DPL3TP	RSVD	UPL2RPH	UPL2TP	RSVD	DPL2RPH	DPL2TP							



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	Reserved.
30:28	7h RW	<b>Upstream Port Lane 3 Receiver Preset Hint (UPL3RPH):</b> Upstream Port Lane 3 Receiver Preset Hint (UPL3RPH): Field contains the Receiver Preset Hint value sent or received during Link Equalization.
27:24	Fh RW	<b>Upstream Port Lane 3 Transmitter Preset (UPL3TP):</b> Upstream Port Lane 3 Transmitter Preset (UPL3TP): Field contains the Transmit Preset value sent or received during Link Equalization.
23	0h RO	Reserved.
22:20	7h RW	<b>Downstream Port Lane 3 Receiver Preset Hint (DPL3RPH):</b> Downstream Port Lane 3 Receiver Preset Hint (DPL3RPH): Receiver Preset Hint may be used as a hint for receiver equalization by this Port when the Port is operating as a Downstream Port.
19:16	Fh RW	<b>Downstream Port Lane 3 Transmitter Preset (DPL3TP):</b> Downstream Port Lane 3 Transmitter Preset (DPL3TP): Transmitter Preset used for equalization by this Port when the Port is operating as a Downstream Port. This field is ignored when the Port is operating as an Upstream Port.
15	0h RO	Reserved.
14:12	7h RW	<b>Upstream Port Lane 2 Receiver Preset Hint (UPL2RPH):</b> Upstream Port Lane 2 Receiver Preset Hint (UPL2RPH): Field contains the Receiver Preset Hint value sent or received during Link Equalization.
11:8	Fh RW	<b>Upstream Port Lane 2 Transmitter Preset (UPL2TP):</b> Upstream Port Lane 2 Transmitter Preset (UPL2TP): Field contains the Transmit Preset value sent or received during Link Equalization.



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6:4	7h RW	<b>Downstream Port Lane 2 Receiver Preset Hint (DPL2RPH):</b> Downstream Port Lane 2 Receiver Preset Hint (DPL2RPH): Receiver Preset Hint may be used as a hint for receiver equalization by this Port when the Port is operating as a Downstream Port.
3:0	Fh RW	<b>Downstream Port Lane 2 Transmitter Preset (DPL2TP):</b> Downstream Port Lane 2 Transmitter Preset (DPL2TP): Transmitter Preset used for equalization by this Port when the Port is operating as a Downstream Port. This field is ignored when the Port is operating as an Upstream Port.

### 13.1.58 PCI Express Configuration (PCIDBG)—Offset 324h


#### Access Method

Type: CFG Register  
(Size: 32 bits)

Device: 28  
Function: 0

Default: 2000000h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 1 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
TXNFTSADD	RSVD	LGCLKSQEXITDBTIMERS	RSVD	CTONFAE	RSVD	SQOLO RSVD SPCE LR	RSVD	RSVD



Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RW	<b>Transmit nFTS Adder (TXNFTSADD):</b> This field specifies the 1-based number of additional nFTS sets to be transmitted to the opposite device on TXL0s exit on top of the actual number of nFTS sets. 000: No additional nFTS to be transmitted on top of actual nFTS. 001: 1 additional nFTS to be transmitted on top of actual nFTS. 010: 2 additional nFTS to be transmitted on top of actual nFTS. : : 111: 7 additional nFTS to be transmitted on top of actual nFTS.
28:26	0h RO	Reserved.
25:24	2h RW	<b>Configuration Field (LGCLKSQEXITDBTIMERS):</b> BIOS may program this register bit.
23:15	0h RO	Reserved.
14	0h RW	<b>Configuration Field (CTONFAE):</b> BIOS may program this register bit.
13:8	0h RO	Reserved.
7	0h RW	<b>Configuration Field (SQOLO):</b> BIOS may program this register bit.
6	0h RO	Reserved.
5	0h RW	<b>Configuration Field (SPCE):</b> BIOS may program this register bit.
4	0h RO/V	<b>Lane Reversal (LR):</b> This register reads the setting of the PCIELR1 soft strap. Each of the x4 PCIe controllers has a dedicated PCIELR strap. The mapping of PCIELR strap is as shown below and is extended based on the number of controllers supported. Port 0-3: PCIELR1 Port 4-7: PCIELR2 ... When sampled low (default), no lane reversal is done. When PCIELR1 is sampled high, PCI Express Lanes 0-3 are lane reversed. When PCIELR2 is sampled high, PCI Express lanes 4-7 are reversed. The port configuration straps must be set such that Port 1 is configured as a x4 port using lanes 0-3 when Lane Reversal is enabled. x2 lane reversal is not supported. This register is only valid on port 1 (for ports 1-4). If configured in a x4 mode and LR=1 and a x2 or a x1 card is plugged in, then the link will train down to the width of the attached device, just as it would if not Lane Reversed.
3:0	0h RO	Reserved.




### 13.1.59 PCI Express Additional Link Control (PCIEALC)—Offset 338h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:27	0h RO	Reserved.
26	0h RW/V/P	<b>Block Detect.Quiet to Detec.Active Transition (BLKDQDA):</b> 0: Allow transition (Normal Operation) 1: Block transition. Prevents the present state from leaving the Detect.Quiet state. Note that this bit has no effect unless the present state is in the Detect.Quiet state. It will not force the present state into Detect.Quiet from any other state. Typically a warm reset of the platform is required after this bit is set.
25:0	0h RO	Reserved.

### 13.1.60 Additional Configuration 2 (LTROVR)—Offset 400h

BIOS may need to program this register.

### 13.1.61 Additional Configuration 3 (LTROVR2)—Offset 404h

BIOS may need to program this register.


### 13.1.62 Additional Configuration 4 (PCIEPMECTL)—Offset 420h

BIOS may need to program this register.

### 13.1.63 Equalization Configuration 1 (EQCFG1)—Offset 450h

Note: This register must be configured prior to enabling 8.0 GT/s data rate


**Access Method**



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15	0h RW	<b>Remote Transmitter Preset/Coefficient Override Enable (RTPCOE): (RTPCOE):</b> 0 = Reserved 1 = Enables Set Preset/Coefficient values specified by the fields in RTPCL1 and RTPCL2
14:0	0h RO	Reserved.

### 13.1.64 Remote Transmitter Preset/Coefficient List 1 (RTPCL1)—Offset 454h


Note: This register must be configured prior to enabling 8.0 GT/s data rate

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>Preset/Coefficient Mode (PCM):</b> This bit defines whether the Preset values or Coefficient values should be sent to the remote TX to adjust the remote TX settings used in Phase 3 of Link Equalization 0 = Preset Mode is enabled 1 = Coefficient Mode is enabled
30	0h RO	Reserved.
29:24	0h RW	<b>Remote Transmitter Pre-Cursor Coefficient List 2 (RTPRECL2):</b> If RTPCL1.PCM = 0 these bits are not applicable If RTPCL1.PCM = 1 these bits represent the PCIe* Controller Lane 2 Pre-Cursor Coefficient Value
23:18	0h RW	<b>Remote Transmitter Post-Cursor Coefficient List 1/Preset List 3 (RTPOSTCL1PL3):</b> If RTPCL1.PCM = 0 these bits represent the PCIe* Controller Lane 3 Preset value If RTPCL1.PCM = 1 these bits represent the PCIe* Controller Lane 1 Post-Cursor Coefficient value
17:12	0h RW	<b>Remote Transmitter Pre-Cursor Coefficient List 1/Preset List 2 (RTPRECL1PL2):</b> If RTPCL1.PCM = 0 these bits represent the PCIe* Controller Lane 2 Preset value If RTPCL1.PCM = 1 these bits represent the PCIe* Controller Lane 1 Pre-Cursor Coefficient value
11:6	0h RW	<b>Remote Transmitter Post-Cursor Coefficient List 0/Preset List 1 (RTPOSTCLOPL1):</b> If RTPCL1.PCM = 0 these bits represent the PCIe* Controller Lane 1 Preset value If RTPCL1.PCM = 1 these bits represent the PCIe* Controller Lane 0 Post-Cursor Coefficient value
5:0	0h RW	<b>Remote Transmitter Pre-Cursor Coefficient List 0/Preset List 0 (RTPRECL0PLO):</b> If RTPCL1.PCM = 0 these bits represent the PCIe* Controller Lane 0 Preset value If RTPCL1.PCM = 1 these bits represent the PCIe* Controller Lane 0 Pre-Cursor Coefficient value

### 13.1.65 Remote Transmitter Preset/Coefficient List 2 (RTPCL2) (RTPCL2)—Offset 458h


Note: This register must be configured prior to enabling 8.0 GT/s data rate

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 28  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17:12	0h RW	<b>Remote Transmitter Post-Cursor Coefficient List 3 (RTPOSTCL3): (RTPOSTCL3):</b> If RTPCL1.PCM = 0 these bits are not applicable If RTPCL1.PCM = 1 these bits represent the PCIe* Controller Lane 3 Post-Cursor Coefficient Value
11:6	0h RW	<b>Remote Transmitter Pre-Cursor Coefficient List 3 (RTPRECL3): (RTPRECL3):</b> If RTPCL1.PCM = 0 these bits are not applicable If RTPCL1.PCM = 1 these bits represent the PCIe* Controller Lane 3 Pre-Cursor Coefficient value
5:0	0h RW	<b>Remote Transmitter Post-Cursor Coefficient List 2 (RTPOSTCL2): (RTPOSTCL2):</b> If RTPCL1.PCM = 0 these bits are not applicable If RTPCL1.PCM = 1 these bits represent the PCIe* Controller Lane 2 Post-Cursor Coefficient Value

§ §



# 14 I<sup>2</sup>C Interface (D21:F0/F1/F2/F3)

## 14.1 I<sup>2</sup>C PCI Configuration Registers Summary

Table 14-1. Summary of I<sup>2</sup>C PCI Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Device ID and Vendor ID Register (DEVVENDID)—Offset 0h	xxxx8086h
4h	7h	Status and Command (STATUSCOMMAND)—Offset 4h	100000h
8h	Bh	Revision ID and Class Code (REVCLASSCODE)—Offset 8h	0h
Ch	Fh	Cache Line Latency Header and BIST (CLLATHEADERBIST)—Offset Ch	0h
10h	13h	Base Address Register (BAR)—Offset 10h	0h
14h	17h	Base Address Register High (BAR_HIGH)—Offset 14h	0h
18h	1Bh	Base Address Register 1 (BAR1)—Offset 18h	0h
1Ch	1Fh	Base Address Register1 High (BAR1_HIGH)—Offset 1Ch	0h
2Ch	2Fh	Subsystem Vendor and Subsystem ID (SUBSYSTEMID)—Offset 2Ch	0h
30h	33h	Expansion ROM Base Address (EXPANSION_ROM_BASEADDR)—Offset 30h	0h
34h	37h	Capabilities Pointer (CAPABILITYPTR)—Offset 34h	80h
3Ch	3Fh	Interrupt Register (INTERRUPTREG)—Offset 3Ch	100h
80h	83h	PowerManagement Capability ID (POWERCAPID)—Offset 80h	48030001h
84h	87h	PME Control and Status (PMECTRLSTATUS)—Offset 84h	8h
90h	93h	PCI Device Idle Capability Record (PCIDEVIDLE_CAP_RECORD)—Offset 90h	F0140009h
98h	9Bh	SW LTR Update MMIO Location Register (D0I3_CONTROL_SW_LTR_MMIO_REG)—Offset 98h	0h
9Ch	9Fh	Device IDLE pointer register (DEVICE_IDLE_POINTER_REG)—Offset 9Ch	0h
A0h	A3h	Device PG Config (D0I3_MAX_POW_LAT_PG_CONFIG)—Offset A0h	800h


### 14.1.1 Device ID and Vendor ID Register (DEVVENDID)—Offset 0h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** xxxx8086h



Bit Range	Default and Access	Field Name (ID): Description
31:16	-- RO	<b>Device ID (DEVICEID):</b> This is a 16-bit value assigned to the controller See the Device and Version ID Table in Volume 1 for the default value.
15:0	8086 RO	<b>Vendor ID (VENDORID)</b>


### 14.1.2 Status and Command (STATUSCOMMAND)—Offset 4h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 100000h



Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29	0h RW/1C	<b>RMA:</b> If the completion status received from is UR, this bit is set. S/W writes a '1' to this bit to clear it.
28	0h RW/1C	<b>Received Target Abort (RTA):</b> If the completion status received is CA, this bit is set. S/W writes a '1' to this bit to clear it.
27:21	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
20	1h RO	<b>Capabilities List (CAPLIST):</b> Indicates that the controller contains a capabilities pointer list. The first item is pointed to by looking at configuration offset 34h.
19	0h RO	<b>Interrupt Status (INTR_STATUS):</b> This bit reflects state of interrupt in the device. Only when the Interrupt Disable bit in the command register is a 0 and this Interrupt Status bit is a 1, will the device's/function's interrupt message be sent. Setting the Interrupt Disable bit to a 1 has no effect on the state of this bit. This bit reflects Legacy interrupt status.
18:11	0h RO	Reserved.
10	0h RW	<b>Interrupt Disable (INTR_DISABLE):</b> Setting this bit disables INTx assertion. The interrupt disabled is legacy INTx# interrupt.
9	0h RO	Reserved.
8	0h RW	<b>SERR# Enable (SERR_ENABLE):</b> Not implemented
7:3	0h RO	Reserved.
2	0h RW	<b>Bus Master Enable (BME)</b>
1	0h RW	<b>Memory Space Enable (MSE):</b> 0 = Disables memory mapped Configuration space. 1 = Enables memory mapped Configuration space.
0	0h RO	Reserved.


### 14.1.3 Revision ID and Class Code (REVCLASSCODE)—Offset 8h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	<b>Class Codes (CLASS_CODES):</b> The register is read-only and is used to identify the generic function of the device.
7:0	0h RO	<b>Revision ID (RID):</b> Indicates stepping of the host controller. Refer to Device and Revision ID table in Volume 1 for specific value.


### 14.1.4 Cache Line Latency Header and BIST (CLLATHEADERBIST)—Offset Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RO	<b>Multi Function Device (MULFNDEV):</b> 0 = Single Function Device 1 = Multi Function device
22:16	0h RO	<b>HEADERTYPE:</b> Implements Type 0 Configuration header.
15:8	0h RO	<b>Latency Timer (LATTIMER)</b>
7:0	0h RW	<b>CACHELINE_SIZE:</b> Cache Line Size

### 14.1.5 Base Address Register (BAR)—Offset 10h

Bits [31:12] indicate the Base Address register. Power-up software can determine how much address space the Interface Module requires by writing a value of all ones to the register and then reading the value back. The register returns zeros in all don't-care address bits, effectively specifying the address space required.




**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>Base Address (BASEADDR):</b> Provides system memory base address for the controller.
11:4	0h RO	<b>Size Indicator (SIZEINDICATOR)</b>
3	0h RO	<b>Prefetchable (PREFETCHABLE):</b> Indicates that this BAR is not prefetchable.
2:1	0h RO	<b>Type (TYPE):</b> 00 indicates BAR lies in 32bit address range 10 Indicates BAR lies in 64 bit address range
0	0h RO	<b>Memory Space Indicator (MESSAGE_SPACE):</b> '0' Indicates this BAR is present in the memory space.


**14.1.6 Base Address Register High (BAR\_HIGH)—Offset 14h**

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Base Address High (BASEADDR_HIGH)</b>


### 14.1.7 Base Address Register 1 (BAR1)—Offset 18h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>Base Address Register1 (BASEADDR1):</b> This field is present if BAR1 is enabled.
11:4	0h RO	<b>Size Indicator (SIZEINDICATOR1):</b> Always will be zero as minimum size is 4K.
3	0h RO	<b>Prefetchable (PREFETCHABLE1):</b> Indicates that this BAR is not prefetchable.
2:1	0h RO	<b>Type (TYPE1):</b> 00 indicates BAR lies in 32bit address range 10 Indicates BAR lies in 64 bit address range.
0	0h RO	<b>MESSAGE_SPACE1</b>

### 14.1.8 Base Address Register1 High (BAR1\_HIGH)—Offset 1Ch


**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Base Address High 1 (BASEADDR1_HIGH)</b>


### 14.1.9 Subsystem Vendor and Subsystem ID (SUBSYSTEMID)—Offset 2Ch

**Access Method**


**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/O	<b>Subsystem ID (SUBSYSTEMID):</b> The register, in combination with the Subsystem Vendor ID register make it possible for the operating environment to distinguish one subsystem from the other. This register is a Read Write Once type register.
15:0	0h RW/O	<b>Subsystem Vendor ID (SUBSYSTEMVENDORID):</b> The register, in combination with the Subsystem ID register, enables the operating environment to distinguish one subsystem from the other. This register is a Read Write Once register.




### 14.1.10 Expansion ROM Base Address (EXPANSION\_ROM\_BASEADDR)—Offset 30h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>Expansion ROM Base (EXPANSION_ROM_BASE):</b> Value of 0 indicates no support for Expansion ROM.


### 14.1.11 Capabilities Pointer (CAPABILITYPTR)—Offset 34h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 80h





Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	80h RO	<b>Capabilities Pointer (CAPPTR_POWER):</b> Indicates what the next capability is. This capability points to the PM Capability (0x80) structure.

### 14.1.12 Interrupt Register (INTERRUPTREG)—Offset 3Ch

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 100h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	0 0 0 0	0 0 0 0
MAX_LAT		MIN_GNT		RSVD	INTPIN	INTLINE		

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Max Latency (MAX_LAT):</b> Value of 0 indicates device has no major requirements for the settings of latency timers
23:16	0h RO	<b>Min Latency (MIN_GNT):</b> Value of 0 indicates device has no major requirements for the settings of latency timers
15:12	0h RO	Reserved.
11:8	1h RO	<b>Interrupt Pin (INTPIN)</b>
7:0	0h RW	<b>Interrupt Line (INTLINE):</b> Used to communicate to software the interrupt line that the interrupt pin is connected to.



### 14.1.13 PowerManagement Capability ID (POWERCAPID)—Offset 80h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 48030001h



Bit Range	Default and Access	Field Name (ID): Description
31:27	9h RO	<b>PME Support (PMESUPPORT)</b>
26:19	0h RO	Reserved.
18:16	3h RO	<b>Version (VERSION):</b> Indicates support for Revision 1.2 of the PCI Power Management Specification
15:8	0h RO	<b>Next Capability (NXTCAP):</b> Points to the next capability structure. This points to NULL.
7:0	1h RO	<b>Power Management Capability (POWER_CAP):</b> Indicates power management capability.


### 14.1.14 PME Control and Status (PMECTRLSTATUS)—Offset 84h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 8h





Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3	1h RO	<b>No Soft Reset (NO_SOFT_RESET):</b> When set, this bit indicates that devices transitioning from D3hot to D0 because of PowerState commands do not perform an internal reset. Configuration Context is preserved.
2	0h RO	Reserved.
1:0	0h RW	<b>Power State (POWERSTATE):</b> This field is used both to determine the current power state and to set a new power state. The values are: 00 = D0 state 11 = D3HOT state Others = Reserved Notes: If software attempts to write a value of 01b or 10b in to this field, the data is discarded and no state change occurs. When in the D3HOT states, interrupts are blocked.

### 14.1.15 PCI Device Idle Capability Record (PCIDEVIDLE\_CAP\_RECORD)—Offset 90h

#### Access Method

Type: CFG Register  
(Size: 32 bits)

Device: 21  
Function: 0

Default: F0140009h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
1 1 1 1	0 0 0 0	0 0 0 1	0 1 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 0 0 1
VEND_CAP	REVID	CAP_LENGTH	NEXT_CAP	CAPID				

Bit Range	Default and Access	Field Name (ID): Description
31:28	Fh RO	<b>Vendor Capability (VEND_CAP):</b> Indicates this is Vendor Specific capability.
27:24	0h RO	<b>Revision ID (REVID):</b> Revision ID of capability structure



Bit Range	Default and Access	Field Name (ID): Description
23:16	14h RO	<b>Length (CAP_LENGTH):</b> Indicates the number of bytes in the capability structure.
15:8	0h RO	<b>Next Capability (NEXT_CAP):</b> Points to the next capability structure. This points to NULL.
7:0	9h RO	<b>Capability ID (CAPID)</b>


### 14.1.16 SW LTR Update MMIO Location Register (D0I3\_CONTROL\_SW\_LTR\_MMIO\_REG)—Offset 98h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	<b>Location Pointer Offset (SW_LAT_DWORD_OFFSET):</b> This register contains the location pointer to the SW LTR register in MMIO space, as an offset from the specified BAR. The value of this register is a don't care, if the Valid bit is not set.
3:1	0h RO	<b>BAR Number (SW_LAT_BAR_NUM):</b> Indicates that the SW LTR update MMIO location is always at BAR0.
0	0h RO	<b>Valid (SW_LAT_VALID)</b>

### 14.1.17 Device IDLE pointer register (DEVICE\_IDLE\_POINTER\_REG)—Offset 9Ch

**Access Method**



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
DWORD_OFFSET							BAR_NUM	VALID

Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	<b>Dev Idle Pointer (DWORD_OFFSET):</b> This register contains the location pointer to the DevIdle register in MMIO space, as an offset from the specified BAR. The value of this register is a don't care, if the Valid bit is not set.
3:1	0h RO	<b>BAR Number (BAR_NUM):</b> Indicates that the DevIdle update MMIO location is always at BAR0
0	0h RO	<b>Valid (VALID):</b> 0= not valid 1= valid

### 14.1.18 Device PG Config (D0I3\_MAX\_POW\_LAT\_PG\_CONFIG)—Offset A0h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 800h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	0	0
RSVD				PGE I3_ENABLE PMCRE	RSVD	POW_LAT_SCALE	POW_LAT_VALUE	



Bit Range	Default and Access	Field Name (ID): Description
31:19	0h RO	Reserved.
18	0h RW	<b>Power Gate Enable (PGE):</b> If clear, then the controller will never request a PG. If set, then the controller may request PG when proper conditions are met. Note: This Bit must be set by BIOS for PG to function
17	0h RW	<b>I3 Enable (I3_ENABLE):</b> If '1', then the function will power gate when idle and the DevIdle register (DevIdleC[2] = '1') is set.
16	0h RW	<b>PMC Request Enable (PMCRE):</b> If this bit is set to '1', the function will power gate when idle.
15:13	0h RO	Reserved.
12:10	2h RW/O	<b>Power On Latency Scale (POW_LAT_SCALE):</b> Support for codes 010 (1us) or 011 (32us) for Exit Latency Scale (1us - 32ms total span) only. This value is written by BIOS to communicate to the Driver.
9:0	0h RW/O	<b>Power On Latency Value (POW_LAT_VALUE):</b> This value is written by BIOS to communicate to the Driver.

## 14.2 I<sup>2</sup>C Memory Mapped Registers Summary

The registers in this section are memory-mapped registers based on the BAR defined in PCH Configuration space.

**Table 14-2. Summary of I<sup>2</sup>C Memory Mapped Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	I2C Control (IC_CON)—Offset 0h	77h
4h	7h	I2C Target Address (IC_TAR)—Offset 4h	1055h
Ch	Fh	I2C High Speed Master Mode Code Address (IC_HS_MADDR)—Offset Ch	1h
10h	13h	I2C Rx/Tx Data Buffer and Command (IC_DATA_CMD)—Offset 10h	0h
14h	17h	Standard Speed I2C Clock SCL High Count (IC_SS_SCL_HCNT)—Offset 14h	1F4h
18h	1Bh	Standard Speed I2C Clock SCL Low Count (IC_SS_SCL_LCNT)—Offset 18h	24Ch
1Ch	1Fh	Fast Speed I2C Clock SCL High Count (IC_FS_SCL_HCNT)—Offset 1Ch	4Bh
20h	23h	Fast Speed I2C Clock SCL Low Count (IC_FS_SCL_LCNT)—Offset 20h	A3h
2Ch	2Fh	I2C Interrupt Status (IC_INTR_STAT)—Offset 2Ch	0h
30h	33h	I2C Interrupt Mask (IC_INTR_MASK)—Offset 30h	8FFh
34h	37h	I2C Raw Interrupt Status (IC_RAW_INTR_STAT)—Offset 34h	0h
38h	3Bh	I2C Receive FIFO Threshold (IC_RX_TL)—Offset 38h	0h
3Ch	3Fh	I2C Transmit FIFO Threshold (IC_TX_TL)—Offset 3Ch	0h
40h	43h	Clear Combined and Individual Interrupt (IC_CLR_INTR)—Offset 40h	0h



Table 14-2. Summary of I<sup>2</sup>C Memory Mapped Registers (Continued)

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
44h	47h	Clear RX_UNDER Interrupt (IC_CLR_RX_UNDER)—Offset 44h	0h
48h	4Bh	Clear RX_OVER Interrupt (IC_CLR_RX_OVER)—Offset 48h	0h
4Ch	4Fh	Clear TX_OVER Interrupt (IC_CLR_TX_OVER)—Offset 4Ch	0h
50h	53h	Clear RD_REQ Interrupt (IC_CLR_RD_REQ)—Offset 50h	0h
54h	57h	Clear TX_ABRT Interrupt (IC_CLR_TX_ABRT)—Offset 54h	0h
58h	5Bh	Clear RX_DONE Interrupt (IC_CLR_RX_DONE)—Offset 58h	0h
5Ch	5Fh	Clear ACTIVITY Interrupt (IC_CLR_ACTIVITY)—Offset 5Ch	0h
60h	63h	Clear STOP_DET Interrupt (IC_CLR_STOP_DET)—Offset 60h	0h
64h	67h	Clear START_DET Interrupt (IC_CLR_START_DET)—Offset 64h	0h
68h	6Bh	Clear GEN_CALL Interrupt (IC_CLR_GEN_CALL)—Offset 68h	0h
6Ch	6Fh	I2C Enable (IC_ENABLE)—Offset 6Ch	0h
70h	73h	I2C Status (IC_STATUS)—Offset 70h	6h
74h	77h	I2C Transmit FIFO Level (IC_TXFLR)—Offset 74h	0h
78h	7Bh	I2C Receive FIFO Level (IC_RXFLR)—Offset 78h	0h
7Ch	7Fh	I2C SDA Hold Time Length (IC_SDA_HOLD)—Offset 7Ch	1h
80h	83h	I2C Transmit Abort Source (IC_TX_ABRT_SOURCE)—Offset 80h	0h
88h	8Bh	DMA Control (IC_DMA_CR)—Offset 88h	0h
8Ch	8Fh	DMA Transmit Data Level (IC_DMA_TDLR)—Offset 8Ch	0h
90h	93h	I2C Receive Data Level (IC_DMA_RDLR)—Offset 90h	0h
98h	9Bh	I2C ACK General Call (IC_ACK_GENERAL_CALL)—Offset 98h	1h
9Ch	9Fh	I2C Enable Status (IC_ENABLE_STATUS)—Offset 9Ch	0h
A0h	A3h	I2C SS and FS Spike Suppression Limit (IC_FS_SPKLEN)—Offset A0h	7h
A8h	ABh	Clear RESTART_DET Interrupt (IC_CLR_RESTRART_DET)—Offset A8h	0h

### 14.2.1 I2C Control (IC\_CON)—Offset 0h

This register can be written only when the I2C is disabled, which corresponds to the IC\_ENABLE register being set to 0. Writes at other times have no effect

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 77h



3	2	2	2	1	1	8	4	0					
1	8	4	0	6	2								
0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0	0 1 1 1	0 1 1 1					
RSVD						TX_EMPTY_CTRL	RSVD	IC_SLAVE_DISABLE	IC_RESTART_EN	IC_10BITADDR_MASTER_rd_only	RSVD	SPEED	MASTER_MODE

Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h RW	<b>TX_EMPTY_CTRL (TX_EMPTY_CTRL):</b> This bit controls the generation of the TX_EMPTY interrupt, as described in the IC_RAW_INTR_STAT register.
7	0h RO	Reserved.
6	1h RW	<b>IC_SLAVE_DISABLE (IC_SLAVE_DISABLE):</b> This bit controls whether I2C has its slave disabled. If this bit is set (slave is disabled), the function only works as a master and does not perform any action that requires a slave. 0:Reserved 1: slave is disabled NOTE: For Master Device Configuration Software must ensure that this bit is set to 1, and bit 0 must also be set to 1. Else this will result in configuration error
5	1h RO	<b>IC_RESTART_EN (IC_RESTART_EN):</b> Determines whether RESTART conditions may be sent when I2C is acting as a master. 0: Restart disable 1: Restart enable When the RESTART is disabled, the IP is incapable of performing the following functions: <ul style="list-style-type: none"> <li>• Sending a START BYTE</li> <li>• Performing any high-speed mode operation</li> <li>• Performing direction changes in combined format mode</li> <li>• Performing a read operation with a 10-bit address</li> </ul> By replacing RESTART condition followed by a STOP and a subsequent START condition, split operations are broken down into multiple transfers. If the above operations are performed, it will result in setting bit 6 (TX_ABRT) of the IC_RAW_INTR_STAT register.



Bit Range	Default and Access	Field Name (ID): Description
4	1h RO	<b>IC_10BITADDR_MASTER (IC_10BITADDR_MASTER_rd_only):</b> Identifies if I2C operates in 7 or 10 bit addressing. 0: 7-bit addressing 1: 10-bit addressing
3	0h RO	Reserved.
2:1	3h RW	<b>SPEED (SPEED):</b> These bits control at which speed the I2C operates. 01: standard mode (0 to 100 kbit/s) 10: fast mode (400 kbit/s) Others: reserved
0	1h RW	<b>MASTER_MODE (MASTER_MODE):</b> This bit controls whether I2C master is enabled. 0 = Reserved 1 = Master Enabled Note: For Master Device Configuration Software must ensure that this bit is set to 1, and bit 6 must also be set to 1. Else this will result in configuration error.

### 14.2.2 I2C Target Address (IC\_TAR)—Offset 4h

The register should only be updated when the I2C is not enabled (IC\_ENABLE=0) or No Master mode operations are active (IC\_STATUS[5] = 0 and IC\_CON[0] = 1 and IC\_STATUS[2] = 1).


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 1055h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	1
RSVD					IC_10BITADDR_MASTER	SPECIAL	GC_OR_START	IC_TAR



Bit Range	Default and Access	Field Name (ID): Description
31:13	0h RO	Reserved.
12	1h RW	<b>IC_10BITADDR_MASTER (IC_10BITADDR_MASTER):</b> This bit controls whether the I2C starts its transfers in 7-or 10-bit addressing mode when acting as a master. 0: 7 bit addressing 1: 10-bit addressing
11	0h RW	<b>SPECIAL (SPECIAL):</b> This bit indicates whether software performs a General Call or START BYTE command. 0: ignore bit 10 GC_OR_START and use IC_TAR normally. 1: perform special I2C command as specified in GC_OR_START bit
10	0h RW	<b>GC_OR_START (GC_OR_START):</b> If bit 11 (SPECIAL) is set to 1, then this bit indicates whether a General Call or START byte command is to be performed by the I2C. 0: General Call Address – after issuing a General Call, only writes may be performed. Attempting to issue a read command results in setting bit 6 (TX_ABRT) of the IC_RAW_INTR_STAT register. The I2C remains in General Call mode until the SPECIAL bit value (bit 11) is cleared. 1: START BYTE
9:0	55h RW	<b>IC_TAR (IC_TAR):</b> This is the target address for any master transaction. When transmitting a General Call, these bits are ignored. To generate a START BYTE, the CPU needs to write only once into these bits. Note: If the IC_TAR and IC_SAR are the same, loopback exists but the FIFOs are shared between master and slave, so full loopback is not feasible. Only one direction loopback mode is supported (simplex), not duplex. A master cannot transmit to itself; it can transmit to only a slave.

### 14.2.3 I2C High Speed Master Mode Code Address (IC\_HS\_MADDR)—Offset Ch

I2C High Speed Master Mode Code Address Register. This register can be written only when the I2C interface is disabled, which corresponds to the IC\_ENABLE register being set to 0. Writes at other times have no effect

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 1h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	1
RSVD								IC_HS_MAR

Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RO	Reserved.
2:0	1h RW	<b>IC_HS_MAR (IC_HS_MAR):</b> This bit field holds the value of the I2C HS mode master code. HS-mode master codes are reserved 8-bit codes (00001xxx) that are not used for slave addressing or other purposes. Each master has its unique master code; up to eight highspeed mode masters can be present on the same I2C bus system. Valid values are from 0 to 7. This register goes away and becomes read-only returning 0s if the IC_MAX_SPEED_MODE configuration parameter is set to either Standard (1) or Fast (2).

### 14.2.4 I2C Rx/Tx Data Buffer and Command (IC\_DATA\_CMD)—Offset 10h

This register is used by the processor to write to when filling the Tx FIFO and to read from when retrieving bytes form Tx FIFO. In order for the I2C controller to continue acknowledging reads, a read command should be written for every byte that is to be received; otherwise, the controller will stop acknowledging.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
RSVD						RESTART	STOP	CMD	DAT



Bit Range	Default and Access	Field Name (ID): Description
31:11	0h RO	Reserved.
10	0h RW	<b>RESTART (RESTART):</b> This bit controls whether a RESTART is issued before the byte is sent or received. 1: a RESTART is issued before the data is sent/received (according to the value of CMD), regardless of whether or not the transfer direction is changing from the previous command. 0: a RESTART is issued only if the transfer direction is changing from the previous command
9	0h RW	<b>STOP (STOP):</b> This bit controls whether a STOP is issued after the byte is sent or received. 1: STOP is issued after this byte, regardless of whether or not the Tx FIFO is empty. If the Tx FIFO is not empty, the master immediately tries to start a new transfer by issuing a START and arbitrating for the bus. 0: STOP is not issued after this byte, regardless of whether or not the Tx FIFO is empty. If the Tx FIFO is not empty, the master continues the current transfer by sending/receiving data bytes according to the value of the CMD bit. If the Tx FIFO is empty, the master holds the SCL line low and stalls the bus until a new command is available in the Tx FIFO.
8	0h RW	<b>CMD (CMD):</b> This bit controls whether a read or a write is performed. 1 = Read. 0 = Write When programming this bit, note the following: attempting to perform a read operation after a General Call command has been sent results in a TX_ABRT interrupt (bit 6 of the IC_RAW_INTR_STAT register), unless bit 11 (SPECIAL) in the IC_TAR register has been cleared. If a "1" is written to this bit after receiving a RD_REQ interrupt, then a TX_ABRT interrupt occurs.
7:0	0h RW	<b>DAT (DAT):</b> This register contains the data to be transmitted or received on the I2C bus. If you are writing to this register and want to perform a read, bits 7:0 (DAT) are ignored by the I2C. However, when you read this register, these bits return the value of data received on the I2C interface.

### 14.2.5 Standard Speed I2C Clock SCL High Count (IC\_SS\_SCL\_HCNT)—Offset 14h

This register can be written only when the I2C interface is disabled which corresponds to the IC\_ENABLE register being set to 0. Writes at other times have no effect.


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0



**Default:** 1F4h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	1F4h RW	<b>IC_SS_SCL_HCNT (IC_SS_SCL_HCNT):</b> This register sets the SCL clock high-period count for standard speed. The value of the registers should be within the range {6, 65525}

**14.2.6 Standard Speed I2C Clock SCL Low Count (IC\_SS\_SCL\_LCNT)—Offset 18h**


This register can be written only when the I2C interface is disabled which corresponds to the IC\_ENABLE register being set to 0. Writes at other times have no effect.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 24Ch





Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	24Ch RW	<b>IC_SS_SCL_LCNT (IC_SS_SCL_LCNT):</b> Standard Speed I2C Clock SCL Low Count Register. The register value should always be >= 8

### 14.2.7 Fast Speed I2C Clock SCL High Count (IC\_FS\_SCL\_HCNT)—Offset 1Ch


This register can be written only when the I2C interface is disabled, which corresponds to the IC\_ENABLE register being set to 0. Writes at other times have no effect.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 4Bh



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	4Bh RW	<b>IC_FS_SCL_HCNT (IC_FS_SCL_HCNT):</b> This register sets the SCL clock high-period count for fast speed. It is used in high-speed mode to send the Master Code and START BYTE or General CALL. The minimum value of this field is 6.

### 14.2.8 Fast Speed I2C Clock SCL Low Count (IC\_FS\_SCL\_LCNT)—Offset 20h

This register must be set before any I2C bus transaction can take place to ensure proper I/O timing.

#### Access Method






**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** A3h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	A3h RW	<b>IC_FS_SCL_LCNT (IC_FS_SCL_LCNT):</b> This register sets the SCL clock low period count for fast speed. It is used in high-speed mode to send the Master Code and START BYTE or General CALL. The register should be programmed with a minimum value of 8.

### 14.2.9 I2C Interrupt Status (IC\_INTR\_STAT)—Offset 2Ch


Each bit in this register has a corresponding mask bit in the IC\_INTR\_MASK register. These bits are cleared by reading the matching interrupt clear register

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RO	Reserved.
13	0h RO	<b>R_MST_ON_HOLD (R_MST_ON_HOLD):</b> Indicates whether a master is holding the bus and the TX FIFO is empty. Enabled only when I2C_DYNAMIC_TAR_UPDATE = 1 and IC_EMPTYFIFO_HOLD_MASTER_EN = 1
12	0h RO	Reserved.
11	0h RO	<b>R_GEN_CALL (R_GEN_CALL):</b> Set only when a General Call address is received and it is acknowledged. It stays set until it is cleared either by disabling the controller or when the processor reads bit 0 of the IC_CLR_GEN_CALL register
10	0h RO	<b>R_START_DET (R_START_DET):</b> Indicates whether a START or RESTART condition has occurred on the I2C interface
9	0h RO	<b>R_STOP_DET (R_STOP_DET):</b> Indicates whether a STOP condition has occurred on the I2C interface.
8	0h RO	<b>R_ACTIVITY (R_ACTIVITY):</b> This bit captures the controller activity and stays set until it is cleared. There are four ways to clear it: 1. Disabling the controller, 2. Reading the IC_CLR_ACTIVITY register, 3. Reading the IC_CLR_INTR register, 4. System reset Note: Once this bit is set, it stays set unless one of the four methods is used to clear it. Even if the controller is idle, this bit remains set until cleared, indicating that there was activity on the bus.
7	0h RO	<b>Reserved</b>
6	0h RO	<b>R_TX_ABRT (R_TX_ABRT):</b> This bit indicates if the controller, as an I2C transmitter, is unable to complete the intended actions on the contents of the transmit FIFO. When this bit is set to 1, the IC_TX_ABRT_SOURCE register indicates the reason why the transmit abort takes places. NOTE: The controller flushes/resets/empties the TX FIFO whenever this bit is set. The TX FIFO remains in this flushed state until the register IC_CLR_TX_ABRT is read. Once this read is performed, the TX FIFO is then ready to accept more data bytes.
5	0h RO	<b>Reserved</b>



Bit Range	Default and Access	Field Name (ID): Description
4	0h RO	<p><b>R_TX_EMPTY (R_TX_EMPTY):</b> The behavior of the TX_EMPTY interrupt status differs based on the TX_EMPTY_CTRL selection in the IC_CON register.</p> <ul style="list-style-type: none"> <li>- When TX_EMPTY_CTRL = 0: This bit is set to 1 when the transmit buffer is at or below the threshold value set in the IC_TX_TL register.</li> <li>- When TX_EMPTY_CTRL = 1: This bit is set to 1 when the transmit buffer is at or below the threshold value set in the IC_TX_TL register and the transmission of the address/data from the internal shift register for the most recently popped command is completed.</li> </ul> <p>It is automatically cleared by hardware when the buffer level goes above the threshold. When IC_ENABLE[0] is set to 0, the TX FIFO is flushed and held in reset. Then the TX FIFO looks like it has no data within it, so this bit is set to 1, provided there is activity in the master or slave state machines. When there is no longer any activity, then with ic_en=0, this bit is set to 0.</p>
3	0h RO	<p><b>R_TX_OVER (R_TX_OVER):</b> Set during transmit if the transmit buffer is filled to IC_TX_BUFFER_DEPTH and the processor attempts to issue another I2C command by writing to the IC_DATA_CMD register.</p>
2	0h RO	<p><b>R_RX_FULL (R_RX_FULL):</b> Set when the receive buffer reaches or goes above the RX_TL threshold in the IC_RX_TL register. It is automatically cleared by hardware when buffer level goes below the threshold.</p> <p>NOTE: If IC_RX_FULL_HLD_BUS_EN=1, then the RX_OVER interrupt is never set to 1, because the criteria to set this interrupt are never met.</p>
1	0h	<p><b>R_RX_OVER (R_RX_OVER):</b> Set if the receive buffer is completely filled to IC_RX_BUFFER_DEPTH and an additional byte is received from an external I2C device. The controller acknowledges this, but any data bytes received after the FIFO is full are lost.</p>
0	0h RO	<p><b>R_RX_UNDER (R_RX_UNDER):</b> Set if the processor attempts to read the receive buffer when it is empty by reading from the IC_DATA_CMD register.</p>

### 14.2.10 I2C Interrupt Mask (IC\_INTR\_MASK)—Offset 30h

I2C Interrupt Mask Register. These bits mask their corresponding interrupt status bits in the IC\_INTR\_STAT register

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 8FFh



3	2	2	2	1	1	8	4	0										
1	8	4	0	6	2													
0	0	0	0	0	0	0	0	0										
0	0	0	0	0	0	0	0	0										
RSVD					M_MST_ON_HOLD	RSVD	M_GEN_CALL	M_START_DET	M_STOP_DET	M_ACTIVITY	M_RX_DONE	M_TX_ABRT	M_RD_REQ	M_TX_EMPTY	M_TX_OVER	M_RX_FULL	M_RX_OVER	M_RX_UNDER

Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RO	Reserved.
13	0h RW	<b>M_MST_ON_HOLD (M_MST_ON_HOLD)</b>
12	0h RO	Reserved.
11	1h RW	<b>M_GEN_CALL (M_GEN_CALL)</b>
10	0h RW	<b>M_START_DET (M_START_DET)</b>
9	0h RW	<b>M_STOP_DET (M_STOP_DET)</b>
8	0h RW	<b>M_ACTIVITY (M_ACTIVITY)</b>
7	1h RW	<b>M_RX_DONE (M_RX_DONE)</b>
6	1h RW	<b>M_TX_ABRT (M_TX_ABRT)</b>
5	1h RW	<b>M_RD_REQ (M_RD_REQ)</b>
4	1h RW	<b>M_TX_EMPTY (M_TX_EMPTY)</b>
3	1h RW	<b>M_TX_OVER (M_TX_OVER)</b>
2	1h RW	<b>M_RX_FULL (M_RX_FULL)</b>
1	1h RW	<b>M_RX_OVER (M_RX_OVER)</b>
0	1h RW	<b>M_RX_UNDER (M_RX_UNDER)</b>

### 14.2.11 I2C Raw Interrupt Status (IC\_RAW\_INTR\_STAT)—Offset 34h

Unlike the IC\_INTR\_STAT register, these bits are not masked so they always show the true status of the controller




**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RO	Reserved.
13	0h RO	<b>MST_ON_HOLD (MST_ON_HOLD):</b> Same as in IC_INTR_STAT.
12	0h RO	Reserved.
11	0h RO	<b>GEN_CALL (GEN_CALL):</b> Same as in IC_INTR_STAT.
10	0h RO	<b>START_DET (START_DET):</b> Same as in IC_INTR_STAT.
9	0h RO	<b>STOP_DET (STOP_DET):</b> Same as in IC_INTR_STAT.
8	0h RO	<b>ACTIVITY (ACTIVITY):</b> Same as in IC_INTR_STAT.
7	0h RO	<b>RX_DONE (RX_DONE):</b> Same as in IC_INTR_STAT.
6	0h RO	<b>TX_ABRT (TX_ABRT):</b> Same as in IC_INTR_STAT.
5	0h RO	<b>RD_REQ (RD_REQ):</b> Same as in IC_INTR_STAT.
4	0h RO	<b>TX_EMPTY (TX_EMPTY):</b> Same as in IC_INTR_STAT.
3	0h RO	<b>TX_OVER (TX_OVER):</b> Same as in IC_INTR_STAT.
2	0h RO	<b>RX_FULL (RX_FULL):</b> Same as in IC_INTR_STAT.
1	0h RO	<b>RX_OVER (RX_OVER):</b> Same as in IC_INTR_STAT.
0	0h RO	<b>RX_UNDER (RX_UNDER):</b> Same as in IC_INTR_STAT.




### 14.2.12 I2C Receive FIFO Threshold (IC\_RX\_TL)—Offset 38h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	0h RW	<p><b>RX_TL (RX_TL):</b> Receive FIFO Threshold Level. Controls the level of entries (or above) that triggers the RX_FULL interrupt (bit 2 in IC_RAW_INTR_STAT register). The valid range is 0-0x3F. (Values &gt; 0x3F are set to depth of the buffer). A value of 0 sets the threshold for 1 entry, and a value of 63 sets the threshold for 64 entries.</p> <p>WARNING: When operating with DMA, the Watermark for I2C RX fifo must be programmed to be equal to M-Size (burst size) of the DMA; Any other programming value will put controller at risk of a deadlock.</p>


### 14.2.13 I2C Transmit FIFO Threshold (IC\_TX\_TL)—Offset 3Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	0h RW	<b>TX_TL (TX_TL):</b> Controls the level of entries (or below) that trigger the TX_EMPTY interrupt (bit 4 in IC_RAW_INTR_STAT register). The valid range is 0-0x3F, (Values > 0x3F are set to depth of the buffer). A value of 0 sets the threshold for 1 entry, and a value of 63 sets the threshold for 64 entries.


### 14.2.14 Clear Combined and Individual Interrupt (IC\_CLR\_INTR)—Offset 40h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RO	<b>CLR_INTR (CLR_INTR):</b> Read this register to clear the combined interrupt, all individual interrupts, and the IC_TX_ABRT_SOURCE register. This bit does not clear hardware clearable interrupts but software clearable interrupts. Refer to Bit 9 of the IC_TX_ABRT_SOURCE register for an exception to clearing IC_TX_ABRT_SOURCE.


### 14.2.15 Clear RX\_UNDER Interrupt (IC\_CLR\_RX\_UNDER)—Offset 44h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RO	<b>CLR_RX_UNDER (CLR_RX_UNDER):</b> Read this register to clear the RX_UNDER interrupt (bit 0) of the IC_RAW_INTR_STAT register.


### 14.2.16 Clear RX\_OVER Interrupt (IC\_CLR\_RX\_OVER)—Offset 48h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RO	<b>CLR_RX_OVER (CLR_RX_OVER):</b> Read this register to clear the RX_OVER interrupt (bit 1) of the IC_RAW_INTR_STAT register.

### 14.2.17 Clear TX\_OVER Interrupt (IC\_CLR\_TX\_OVER)—Offset 4Ch

**Access Method**






**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RO	<b>CLR_TX_OVER (CLR_TX_OVER):</b> Read this register to clear the TX_OVER interrupt (bit 3) of the IC_RAW_INTR_STAT register.


### 14.2.18 Clear RD\_REQ Interrupt (IC\_CLR\_RD\_REQ)—Offset 50h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RO	<b>CLR_RD_REQ (CLR_RD_REQ):</b> Read this register to clear the RD_REQ interrupt (bit 5) of the IC_RAW_INTR_STAT register.

### 14.2.19 Clear TX\_ABRT Interrupt (IC\_CLR\_TX\_ABRT)—Offset 54h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RO	<b>CLR_TX_ABORT (CLR_TX_ABORT):</b> Read this register to clear the TX_ABORT interrupt (bit 6) of the IC_RAW_INTR_STAT register, and the IC_TX_ABORT_SOURCE register. This also releases the TX FIFO from the flushed/reset state, allowing more writes to the TX FIFO. Refer to Bit 9 of the IC_TX_ABORT_SOURCE register for an exception to clearing IC_TX_ABORT_SOURCE


### 14.2.20 Clear RX\_DONE Interrupt (IC\_CLR\_RX\_DONE)—Offset 58h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RO	<b>CLR_RX_DONE (CLR_RX_DONE):</b> Read this register to clear the RX_DONE interrupt (bit 7) of the IC_RAW_INTR_STAT register.


### 14.2.21 Clear ACTIVITY Interrupt (IC\_CLR\_ACTIVITY)—Offset 5Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RO	<b>CLR_ACTIVITY (CLR_ACTIVITY):</b> Reading this register clears the ACTIVITY interrupt if the I2C is not active anymore. If the I2C module is still active on the bus, the ACTIVITY interrupt bit continues to be set. It is automatically cleared by hardware if the module is disabled and if there is no further activity on the bus. The value read from this register to get status of the ACTIVITY interrupt (bit 8) of the IC_RAW_INTR_STAT register.


### 14.2.22 Clear STOP\_DET Interrupt (IC\_CLR\_STOP\_DET)—Offset 60h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RO	<b>CLR_STOP_DET (CLR_STOP_DET):</b> Read this register to clear the STOP_DET interrupt (bit 9) of the IC_RAW_INTR_STAT register.


### 14.2.23 Clear START\_DET Interrupt (IC\_CLR\_START\_DET)—Offset 64h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RO	<b>CLR_START_DET (CLR_START_DET):</b> Read this register to clear the START_DET interrupt (bit 10) of the IC_RAW_INTR_STAT register.




### 14.2.24 Clear GEN\_CALL Interrupt (IC\_CLR\_GEN\_CALL)—Offset 68h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RO	<b>CLR_GEN_CALL (CLR_GEN_CALL):</b> Read this register to clear the GEN_CALL interrupt (bit 11) of IC_RAW_INTR_STAT register.


### 14.2.25 I2C Enable (IC\_ENABLE)—Offset 6Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	0h	<b>ABORT (ABORT):</b> Software can abort I2C transfer by setting this bit. Hw will clear this ABORT bit once the STOP has been detected
0	0h RW	<b>ENABLE (ENABLE):</b> Controls whether the controller is enabled. 0: Disables I2C controller(TX and RX FIFOs are held in an erased state) 1: Enables I2C controller. Software can disable the controller while it is active. However, it is important that care be taken to ensure that the controller is disabled properly. When the controller is disabled, the following occurs: -The TX FIFO and RX FIFO get flushed. -Status bits in the IC_INTR_STAT register are still active until the controller goes into IDLE state. If the module is transmitting, it stops as well as deletes the contents of the transmit buffer after the current transfer is complete. If the module is receiving, the controller stops the current transfer at the end of the current byte and does not acknowledge the transfer.

### 14.2.26 I2C Status (IC\_STATUS)—Offset 70h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 6h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0				
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 1 1 0				
RSVD							MST_ACTIVITY	RFF	RFNE	TFE	TFNF	ACTIVITY



Bit Range	Default and Access	Field Name (ID): Description
31:6	0h RO	Reserved.
5	0h RO	<b>Master Activity Status (MST_ACTIVITY):</b> When the Master state machine is not in the IDLE state, this bit is set. 0: Master is in IDLE state 1: Master is not in IDLE
4	0h RO	<b>Receive FIFO Completely Full (RFF):</b> When the receive FIFO is completely full, this bit is set. When the receive FIFO contains one or more empty location, this bit is cleared. 0: Receive FIFO is not full 1: Receive FIFO is full
3	0h RO	<b>Receive FIFO Not Empty (RFNE):</b> This bit is set when the receive FIFO contains one or more entries; it is cleared when the receive FIFO is empty. 0: Receive FIFO is empty 1: Receive FIFO is not empty
2	1h RO	<b>Transmit FIFO Completely Empty (TFE):</b> When the transmit FIFO is completely empty, this bit is set. When it contains one or more valid entries, this bit is cleared. This bit field does not request an interrupt. 0: Transmit FIFO is not empty 1: Transmit FIFO is empty
1	1h RO	<b>Transmit FIFO Not Full (TFNF):</b> Set when the transmit FIFO contains one or more empty locations, and is cleared when the FIFO is full. 0: Transmit FIFO is full 1: Transmit FIFO is not full
0	0h RO	<b>ACTIVITY (ACTIVITY):</b> I2C Activity Status


### 14.2.27 I2C Transmit FIFO Level (IC\_TXFLR)—Offset 74h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8:0	0h RO	<b>Transmit FIFO Level (TXFLR):</b> Contains the number of valid data entries in the transmit FIFO.


### 14.2.28 I2C Receive FIFO Level (IC\_RXFLR)—Offset 78h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8:0	0h RO	<b>Receive FIFO Level (RXFLR):</b> Receive FIFO Level. Contains the number of valid data entries in the receive FIFO.

### 14.2.29 I2C SDA Hold Time Length (IC\_SDA\_HOLD)—Offset 7Ch

This register controls the amount of hold time on the SDA signal after a negative edge of SCL, in units of 10 MHz.

The value programmed must be greater than the minimum hold time in each mode for the value to be implemented—one cycle in master mode.

Writes to this register succeed only when IC\_ENABLE=0.

The programmed SDA hold time cannot exceed at any time the duration of the low part of SCL. Therefore, the programmed value cannot be larger than N\_SCL\_LOW-2, where N\_SCL\_LOW is the duration of the low part of the SCL period measured in ic\_clk cycles (10 MHz).

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 1h





3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	1
RSVD					IC_SDA_HOLD			

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	1h RW	<b>IC_SDA_HOLD (IC_SDA_HOLD):</b> Sets the required SDA hold time in units of ic_clk period.

### 14.2.30 I2C Transmit Abort Source (IC\_TX\_ABRT\_SOURCE)— Offset 80h

This register has 32 bits that indicate the source of the TX\_ABRT bit. Except for Bit 9, this register is cleared whenever the IC\_CLR\_TX\_ABRT register or the IC\_CLR\_INTR register is read. To clear Bit 9, the source of the ABRT\_SBYTE\_NORSTRT must be fixed first; RESTART must be enabled (IC\_CON[5]=1), the SPECIAL bit must be cleared (IC\_TAR[11]), or the GC\_OR\_START bit must be cleared (IC\_TAR[10]). Once the source of the ABRT\_SBYTE\_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT\_SBYTE\_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

#### Default: 0h

3	2	2	2	1	1	8	4	0											
1	8	4	0	6	2														
0	0	0	0	0	0	0	0	0											
TX_FLUSH_CNT		RSVD			ABRT_USER_ABRT	ABRT_SLVRD_INTX	ARB_LOST	ABRT_MASTER_DIS	ABRT_10B_RD_NORSTRT	ABRT_SBYTE_NORSTRT	ABRT_HS_NORSTRT	ABRT_SBYTE_ACKDET	ABRT_HS_ACKDET	ABRT_GCALL_READ	ABRT_GCALL_NOACK	ABRT_TXDATA_NOACK	ABRT_10ADDR2_NOACK	ABRT_10ADDR1_NOACK	ABRT_7B_ADDR_NOACK



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>TX_FLUSH_CNT (TX_FLUSH_CNT):</b> This field preserves the TXFLR value prior to the last TX_ABRT event. It is cleared whenever I2C is disabled.
23:17	0h RO	Reserved.
16	0h RO	<b>ABRT_USER_ABRT (ABRT_USER_ABRT):</b> Master has detected the user initiated transfer abort (IC_ENABLE[1])
15	0h RO	<b>ABRT_SLVRD_INTX (ABRT_SLVRD_INTX)</b>
14	0h RO	<b>Reserved</b>
13	0h RO	<b>Reserved</b>
12	0h RO	<b>ARB_LOST (ARB_LOST):</b> 1: Master has lost arbitration, or if IC_TX_ABRT_SOURCE[14] is also set, then the slave transmitter has lost arbitration.
11	0h RO	<b>ABRT_MASTER_DIS (ABRT_MASTER_DIS):</b> 1: User tries to initiate a Master operation with the Master mode disabled.
10	0h RO	<b>ABRT_10B_RD_NORSTRT (ABRT_10B_RD_NORSTRT):</b> 1: The restart is disabled (IC_RESTART_EN bit (IC_CON[5]) = 0) and the master sends a read command in 10-bit addressing mode.
9	0h RO	<b>ABRT_SBYTE_NORSTRT (ABRT_SBYTE_NORSTRT):</b> 1: The restart is disabled (IC_RESTART_EN bit (IC_CON[5]) = 0) and the user is trying to send a START Byte. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; restart must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, bit 9 clears for one cycle and then gets re-asserted.
8	0h RO	<b>ABRT_HS_NORSTRT (ABRT_HS_NORSTRT):</b> 1: The restart is disabled (IC_RESTART_EN bit (IC_CON[5]) = 0) and the user is trying to use the master to transfer data in High Speed mode.
7	0h RO	<b>ABRT_SBYTE_ACKDET (ABRT_SBYTE_ACKDET):</b> 1: Master has sent a START Byte and the START Byte was acknowledged (wrong behavior).
6	0h RO	<b>ABRT_HS_ACKDET (ABRT_HS_ACKDET):</b> 1: Master is in High Speed mode and the High Speed Master code was acknowledged (wrong behavior).
5	0h RO	<b>ABRT_GCALL_READ (ABRT_GCALL_READ):</b> 1: Controller in master mode sent a General Call but the user programmed the byte following the General Call to be a read from the bus (IC_DATA_CMD[9] is set to 1).



Bit Range	Default and Access	Field Name (ID): Description
4	0h RO	<b>ABRT_GCALL_NOACK (ABRT_GCALL_NOACK):</b> 1: controller in master mode sent a General Call and no slave on the bus acknowledged the General Call.
3	0h RO	<b>ABRT_TXDATA_NOACK (ABRT_TXDATA_NOACK):</b> 1: This is a master-mode only bit. Master has received an acknowledgement for the address, but when it sent data byte(s) following the address, it did not receive an acknowledge from the remote slave(s).
2	0h RO	<b>ABRT_10ADDR2_NOACK (ABRT_10ADDR2_NOACK):</b> 1: Master is in 10-bit address mode and the second address byte of the 10-bit address was not acknowledged by any slave.
1	0h RO	<b>ABRT_10ADDR1_NOACK (ABRT_10ADDR1_NOACK):</b> 1: Master is in 10-bit address mode and the first 10-bit address byte was not acknowledged by any slave.
0	0h RO	<b>ABRT_7B_ADDR_NOACK (ABRT_7B_ADDR_NOACK):</b> 1: Master is in 7-bit addressing mode and the address sent was not acknowledged by any slave.

### 14.2.31 DMA Control (IC\_DMA\_CR)—Offset 88h

This register is only valid when the controller is configured with a set of DMA Controller interface signals (IC\_HAS\_DMA = 1).

When the controller is not configured for DMA operation, this register does not exist and writing to the register’s address has no effect and reading from this register address will return zero.

The register is used to enable the DMA Controller interface operation. There is a separate bit for transmit and receive. This can be programmed regardless of the state of IC\_ENABLE.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
RSVD								TDMAE	RDMAE



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	0h RW	<b>Transmit DMA Enable (TDMAE):</b> This bit enables/disables the transmit FIFO DMA channel. 0 = Transmit DMA disabled 1 = Transmit DMA enabled
0	0h RW	<b>Receive DMA Enable (RDMAE):</b> This bit enables/disables the receive FIFO DMA channel. 0 = Receive DMA disabled 1 = Receive DMA enabled


### 14.2.32 DMA Transmit Data Level (IC\_DMA\_TDLR)—Offset 8Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	0h RW	<b>Transmit Data Level (DMATDL):</b> This bit field controls the level at which a DMA request is made by the transmit logic. It is equal to the watermark level; that is, the dma_tx_req signal is generated when the number of valid data entries in the transmit FIFO is equal to or below this field value, and TDMAE = 1.

### 14.2.33 I2C Receive Data Level (IC\_DMA\_RDLR)—Offset 90h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD							DMARDL	

Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	0h RW	<b>DMARDL (DMARDL):</b> This bit field controls the level at which a DMA request is made by the receive logic. The watermark level = DMARDL+1; that is, dma_rx_req is generated when the number of valid data entries in the receive FIFO is equal to or more than this field value + 1, and RDMAE =1. For instance, when DMARDL is 0, then dma_rx_req is asserted when 1 or more data entries are present in the receive FIFO.

### 14.2.34 I2C ACK General Call (IC\_ACK\_GENERAL\_CALL)—Offset 98h

The register controls whether the controller responds with a ACK or NACK when it receives an I2C General Call address.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 1h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	1
RSVD								ACK_GEN_CALL



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	1h RW	<b>ACK_GEN_CALL (ACK_GEN_CALL):</b> When set to 1, the controller responds with a ACK when it receives a General Call. When set to 0, the controller does not generate General Call interrupts

### 14.2.35 I2C Enable Status (IC\_ENABLE\_STATUS)—Offset 9Ch


The register is used to report the hardware status when the IC\_ENABLE register is set from 1 to 0; that is, when the controller is disabled.  
 If IC\_ENABLE has been set to 1, bits 2:1 are forced to 0, and bit 0 is forced to 1.  
 If IC\_ENABLE has been set to 0, bits 2:1 is only be valid as soon as bit 0 is read as '0'.  
 When IC\_ENABLE has been written with '0,' a delay occurs for bit 0 to be read as '0' because disabling the controller depends on I2C bus activities.

#### Access Method

**Type:** MEM Register  
 (Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RO	<b>I2C Enable Status (IC_EN):</b> When read as 1, the controller is deemed to be in an enabled state. When read as 0, the controller is deemed completely inactive.

### 14.2.36 I2C SS and FS Spike Suppression Limit (IC\_FS\_SPKLEN)—Offset A0h

This register is used to store the duration, measured in ic\_clk cycles, of the longest spike that is filtered out by the spike suppression logic when the component is operating in SS or FS modes.  
 The relevant I2C requirement is tSP as detailed in the I2C Bus Specification. This register must be programmed with a minimum value of 1.


#### Access Method



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 7h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	7h RW	<b>IC_FS_SPKLEN (IC_FS_SPKLEN):</b> This register must be set before any I2C bus transaction can take place to ensure stable operation. This register sets the duration, measured in ic_clk cycles, of the longest spike in the SCL or SDA lines that are filtered out by the spike suppression logic. This register can be written only when the I2C interface is disabled, which corresponds to the IC_ENABLE register being set to 0. Writes at other times have no effect. The minimum valid value is 1; hardware prevents values less than this being written, and if attempted results in 2 being set.


### 14.2.37 Clear RESTART\_DET Interrupt (IC\_CLR\_RESTRART\_DET)—Offset A8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RO	<b>IC_CLR_RESTART_DET (IC_CLR_RESTART_DET):</b> Read this register to clear the RESTART_DET interrupt (bit 12) of the IC_RAW_INTR_STAT register. This register is present only when IC_SLV_RESTART_DET_EN = 1.

## 14.3 I<sup>2</sup>C Additional Registers Summary

The registers in this section are memory-mapped registers based on the BAR defined in PCH Configuration space.

**Table 14-3. Summary of I<sup>2</sup>C Additional Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
204h	207h	Soft Reset (RESETS)—Offset 204h	0h
210h	213h	Active LTR (ACTIVELTR_VALUE)—Offset 210h	800h
214h	217h	Idle LTR (IDLELTR_VALUE)—Offset 214h	800h
218h	21Bh	TX Ack Count (TX_ACK_COUNT)—Offset 218h	0h
21Ch	21Fh	RX ACK Count (RX_BYTE_COUNT)—Offset 21Ch	0h
220h	223h	Interrupt Status for Tx Complete (TX_COMPLETE_INTR_STAT)—Offset 220h	0h
224h	227h	Tx Complete Interrupt Clear (TX_COMPLETE_INTR_CLR)—Offset 224h	0h
228h	22Bh	SW Scratch Register 0 (SW_SCRATCH_0)—Offset 228h	0h
22Ch	22Fh	SW Scratch Register 1 (SW_SCRATCH_1)—Offset 22Ch	0h
230h	233h	SW Scratch Register 2 (SW_SCRATCH_2)—Offset 230h	0h
234h	237h	SW Scratch Register 3 (SW_SCRATCH_3)—Offset 234h	0h
238h	23Bh	Clock Gate (CLOCK_GATE)—Offset 238h	0h
240h	243h	Remap Address Low (REMAP_ADDR_LO)—Offset 240h	0h
244h	247h	Remap Address High (REMAP_ADDR_HI)—Offset 244h	0h
24Ch	24Fh	Device Control (DEVIDLE_CONTROL)—Offset 24Ch	8h
2FCh	2FFh	Capabilities (CAPABILITIES)—Offset 2FCh	0h

### 14.3.1 Soft Reset (RESETS)—Offset 204h


#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RO	Reserved.
2	0h RW	<b>DMA Software Reset Control (RESET_DMA):</b> DMA Software Reset Control 0 – DMA is in reset (Reset Asserted) 1 – DMA is NOT at reset (Reset Released)
1:0	0h RW	<b>I2C Host Controller Reset (RESET_I2C):</b> Used to reset the I2C Host Controller by SW control. All I2C Configuration State and Operational State will be forced to the Default state. There is no timing requirement (SW can assert and de-assert in back to back transactions). This reset does NOT impact the I2C level settings by BIOS, the PCI configuration header information, DMA channel configuration and interrupt assignment/mapping/etc. Driver should re-initialize registers related to Driver context following an I2C host controller reset. 00 = I2C Host Controller is in reset (Reset Asserted) 01 = Reserved 10 = Reserved 11 = I2C Host Controller is NOT at reset (Reset Released)


### 14.3.2 Active LTR (ACTIVELTR\_VALUE)—Offset 210h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 800h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	<b>Non-Snoop Requirement (non_snoop_requirement):</b> If the Requirement (bit 15) is clear, that indicates that the device has no LTR requirement for this type of traffic (i.e. it can wait for service indefinitely). If the 10-bit latency value is zero it indicates that the device cannot tolerate any delay and needs the best possible service/response time.
30:29	0h RO	Reserved.
28:26	0h RO	<b>Non-Snoop Latency Scale (non_snoop_latency_scale):</b> Support for codes 010 (1us) or 011 (32us) for Snoop Latency Scale (1us -> 32ms total span) only. Writes to this CSR which don't match those values will be dropped completely, next read will return previous value.
25:16	0h RO	<b>Non-Snoop Value (non_snoop_value):</b> 10-bit latency value
15	0h RW	<b>Snoop Requirement (snoop_requirement):</b> If the Requirement (bit 15) is clear, that indicates that the device has no LTR requirement for this type of traffic (i.e. it can wait for service indefinitely). If the 10-bit latency value is zero it indicates that the device cannot tolerate any delay and needs the best possible service/response time.
14:13	0h RO	Reserved.
12:10	2h	<b>Snoop Latency Scale (i2c_sw_ltr_snoop_scale_reg_12_10):</b> Support for codes 010 (1us) or 011 (32us) for Snoop Latency Scale(1us -> 32ms total span) only. Writes to this CSR which don't match those values will be dropped completely, next read will return previous value.
9:0	0h RW	<b>Snoop Value (snoop_value):</b> 10-bit latency value




### 14.3.3 Idle LTR (IDLELTR\_VALUE)—Offset 214h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 800h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	<b>Non-Snoop Requirement (non_snoop_requirement):</b> If the Requirement (bit 15) is clear, that indicates that the device has no LTR requirement for this type of traffic (i.e. it can wait for service indefinitely). If the 10-bit latency value is zero it indicates that the device cannot tolerate any delay and needs the best possible service/response time.
30:29	0h RO	Reserved.
28:26	0h RO	<b>Non-Snoop Latency Scale (non_snoop_latency_scale):</b> Support for codes 010 (1us) or 011 (32us) for Snoop Latency Scale (1us -> 32ms total span) only. Writes to this CSR which don't match those values will be dropped completely, next read will return previous value.
25:16	0h RO	<b>Non-Snoop Value (non_snoop_value):</b> 10-bit latency value
15	0h RW	<b>Snoop Requirement (snoop_requirement):</b> If the Requirement (bit 15) is clear, that indicates that the device has no LTR requirement for this type of traffic (i.e. it can wait for service indefinitely). If the 10-bit latency value is zero it indicates that the device cannot tolerate any delay and needs the best possible service/response time.



Bit Range	Default and Access	Field Name (ID): Description
14:13	0h RO	Reserved.
12:10	2h RW	<b>Snoop_latency_scale (snoop_latency_scale):</b> Support for codes 010 (1us) or 011 (32us) for Snoop Latency Scale(1us -> 32ms total span) only. Writes to this CSR which don't match those values will be dropped completely, next read will return previous value.
9:0	0h RW	<b>Snoop Value (snoop_value):</b> 10-bit latency value


### 14.3.4 TX Ack Count (TX\_ACK\_COUNT)—Offset 218h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	<b>Tx Count Overflow (tx_ack_count_overflow):</b> Tx_count_overflow 0= count valid 1= count overflow/invalid
30:24	0h RO	Reserved.
23:0	0h RO	<b>TX Ack Count (tx_ack_count):</b> 24-bit up-counter which counts the number of TX ACKs on the I2C bus. The Counter is forced to be cleared by software Read.

### 14.3.5 RX ACK Count (RX\_BYTE\_COUNT)—Offset 21Ch


**Access Method**



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	<b>RX ACK Count Overflow (rx_ack_count_overflow):</b> Rx ACK count_overflow 0= count valid 1= count overflow/invalid
30:24	0h RO	Reserved.
23:0	0h RO	<b>Rx ACK Count (rx_ack_count):</b> 24-bit readable (MMIO) up-counter which counts the number of RX bytes received on the I2C bus. The Counter is forced to be cleared by software Read


### 14.3.6 Interrupt Status for Tx Complete (TX\_COMPLETE\_INTR\_STAT)—Offset 220h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	0h RW	<b>TX completion interrupt Mask (tx_intr_stat_mask):</b> 0 = Unmask 1 = Mask
0	0h RO	<b>Tx Completion Interrupt (tx_intr_stat):</b> 0 = Low 1 = High


### 14.3.7 Tx Complete Interrupt Clear (TX\_COMPLETE\_INTR\_CLR)—Offset 224h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RO	<b>TX completion interrupt Clear (i2c_tx_complete_intr_clr_0):</b> Read this register to clear the TX_COMPLETE_INTR_STAT register

### 14.3.8 SW Scratch Register 0 (SW\_SCRATCH\_0)—Offset 228h


**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>SW Scratch Reg 0 (SW_Scratch_0):</b> Scratch Pad Register for SW to generated Local CMD or DATA for DMA


### 14.3.9 SW Scratch Register 1 (SW\_SCRATCH\_1)—Offset 22Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>SW Scratch Register 1 (SW_Scratch_1):</b> Scratch Pad Register for SW to generated Local CMD or DATA for DMA.



### 14.3.10 SW Scratch Register 2 (SW\_SCRATCH\_2)—Offset 230h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>SW Scratch Register 2 (SW_Scratch_2):</b> Scratch Pad Register for SW to generated Local CMD or DATA for DMA


### 14.3.11 SW Scratch Register 3 (SW\_SCRATCH\_3)—Offset 234h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>SW Scratch Register 3 (SW_Scratch_3):</b> Scratch Pad Register for SW to generated Local CMD or DATA for DMA

### 14.3.12 Clock Gate (CLOCK\_GATE)—Offset 238h


**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3:2	0h RW	<b>DMA Clock Control (sw_dma_clk_ctl):</b> 00 = Dyanamic Clock Gate Enable 01 = Reserved 10 = Force DMA Clock off 11 = Force DMA Clock on
1:0	0h RW	<b>Controller Clock Control (sw_ip_clk_ctl):</b> 00 = Dynamic Clock Gate Enable 01 = Reserved 10 = Force Clocks off 11 = Force Clocks on


### 14.3.13 Remap Address Low (REMAP\_ADDR\_LO)—Offset 240h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Remap Address Low (i2c_remap_addr_lo_reg):</b> Must be programmed to the same value as low 32 bits (0x 010 BAR Low) Note: Must be programed for all I2C controllers configurations (DMA or PIO only)


### 14.3.14 Remap Address High (REMAP\_ADDR\_HI)—Offset 244h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Remap Address High (i2c_remap_addr_hi):</b> Must be programmed to the same value as low 32 bits (0x 014 BAR High)


### 14.3.15 Device Control (DEVIDLE\_CONTROL)—Offset 24Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 8h



Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h RO	<b>Interrupt Request Capable (intr_req_capable):</b> Set to '1' by HW if it is capable of generating an interrupt on command completion, else '0'.
3	1h RW1C	<b>Restore Require (restore_required):</b> When set (by HW), SW must restore state to the controller. The state may have been lost due to a reset or full power lost. SW clears the bit by writing a '1'. This bit will be set on initial power up.
2	0h RW	<b>Device Idle (devidle):</b> SW sets this bit to '1' to move the function into the DevIdle state. Writing this bit to '0' will return the function to the fully active D0 state.
1	0h RO	Reserved.
0	0h RO	<b>Command In Progress (cmd_in_progress):</b> HW sets this bit on a 1->0 or 0->1 transition of DEVIDLE. While set, the other bits in this register are not valid and it is illegal for SW to write to any bit in this register. HW clears this bit upon completing the DevIdle transition command. When clear, all the other bits in the register are valid and SW may write to any bit. If Interrupt Request (IR) was set for the current command, HW may clear this bit before the interrupt has been made visible to SW, since when SW actually handles a particular interrupt is not visible to the HW. SW writes to this bit have no effect.


### 14.3.16 Capabilities (CAPABLITIES)—Offset 2FCh

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h




Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9	0h RO	<b>Serial Clock Frequency (serial_clk_freq):</b> 0 indicates 120 MHz clock.
8	0h RO	<b>DMA Present (iDMA_present):</b> 0= DMA present 1= DMA not present
7:4	0h RO	Reserved.
3:0	0h RO	<b>Instant Number (instance_number):</b> 0h: I2C0 1h: I2C1 2h: I2C2 ... 5h: I2C5[br

## 14.4 I<sup>2</sup>C DMA Controller Registers Summary

The registers in this section are memory-mapped registers based on the BAR defined in PCH Configuration space.

**Table 14-4. Summary of I<sup>2</sup>C DMA Controller Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
800h	803h	DMA Transfer Source Address Low (SAR_LO0)—Offset 800h	0h
804h	807h	DMA Transfer Source Address High (SAR_HI0)—Offset 804h	0h
808h	80Bh	DMA Transfer Destination Address Low (DAR_LO0)—Offset 808h	0h
80Ch	80Fh	DMA Transfer Destination Address High (DAR_HI0)—Offset 80Ch	0h
810h	813h	Linked List Pointer Low (LLP_LO0)—Offset 810h	0h
814h	817h	Linked List Pointer High (LLP_HI0)—Offset 814h	0h
818h	81Bh	Control Register Low (CTL_LO0)—Offset 818h	0h
81Ch	81Fh	Control Register High (CTL_HI0)—Offset 81Ch	0h
820h	823h	Source Status (SSTAT0)—Offset 820h	0h
828h	82Bh	Destination Status (DSTAT0)—Offset 828h	0h



**Table 14-4. Summary of I<sup>2</sup>C DMA Controller Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
830h	833h	Source Status Address Low (SSTATAR_LO0)—Offset 830h	0h
834h	837h	Source Status Address High (SSTATAR_HI0)—Offset 834h	0h
838h	83Bh	Destination Status Address Low (DSTATAR_LO0)—Offset 838h	0h
83Ch	83Fh	Destination Status Address High (DSTATAR_HI0)—Offset 83Ch	0h
840h	843h	DMA Transfer Configuration Low (CFG_LO0)—Offset 840h	203h
844h	847h	DMA Transfer Configuration High (CFG_HI0)—Offset 844h	0h
848h	84Bh	Source Gather (SGR0)—Offset 848h	0h
850h	853h	Destination Scatter (DSR0)—Offset 850h	0h
AC0h	AC3h	Raw Interrupt Status (RawTfr)—Offset AC0h	0h
AC8h	ACBh	Raw Status for Block Interrupts (RawBlock)—Offset AC8h	0h
AD0h	AD3h	Raw Status for Source Transaction Interrupts (RawSrcTran)—Offset AD0h	0h
AD8h	ADBh	Raw Status for Destination Transaction Interrupts (RawDstTran)—Offset AD8h	0h
AE0h	AE3h	Raw Status for Error Interrupts (RawErr)—Offset AE0h	0h
AE8h	AEBh	Interrupt Status (StatusTfr)—Offset AE8h	0h
AF0h	AF3h	Status for Block Interrupts (StatusBlock)—Offset AF0h	0h
AF8h	AFBh	Status for Source Transaction Interrupts (StatusSrcTran)—Offset AF8h	0h
B00h	B03h	Status for Destination Transaction Interrupts (StatusDstTran)—Offset B00h	0h
B08h	B0Bh	Status for Error Interrupts (StatusErr)—Offset B08h	0h
B10h	B13h	Mask for Transfer Interrupts (MaskTfr)—Offset B10h	0h
B18h	B1Bh	Mask for Block Interrupts (MaskBlock)—Offset B18h	0h
B20h	B23h	Mask for Source Transaction Interrupts (MaskSrcTran)—Offset B20h	0h
B28h	B2Bh	Mask for Destination Transaction Interrupts (MaskDstTran)—Offset B28h	0h
B30h	B33h	Mask for Error Interrupts (MaskErr)—Offset B30h	0h
B38h	B3Bh	Clear for Transfer Interrupts (ClearTfr)—Offset B38h	0h
B40h	B43h	Clear for Block Interrupts (ClearBlock)—Offset B40h	0h
B48h	B4Bh	Clear for Source Transaction Interrupts (ClearSrcTran)—Offset B48h	0h
B50h	B53h	Clear for Destination Transaction Interrupts (ClearDstTran)—Offset B50h	0h
B58h	B5Bh	Clear for Error Interrupts (ClearErr)—Offset B58h	0h
B60h	B63h	Combined Status register (StatusInt)—Offset B60h	0h
B98h	B9Bh	DMA Configuration (DmaCfgReg)—Offset B98h	0h
BA0h	BA3h	DMA Channel Enable (ChEnReg)—Offset BA0h	0h

**14.4.1 DMA Transfer Source Address Low (SAR\_LO0)—Offset 800h**

NOTE: SAR\_LO0 is for DMA Channel 0. The same register definition, SAR\_LO1, is available for Channel 1 at address 858h.

SAR\_LO0 (CH0): offset 800h

SAR\_LO1 (CH1): offset 858h

The starting source address is programmed by software before the DMA channel is




enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the source address of the current transfer.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>SAR_LO:</b> Current Source Address of DMA transfer.</p> <p>Updated after each source transfer. The SINC field in the CTL_LO[n]: Control Register determines whether the address increments or is left unchanged on every source transfer throughout the block transfer. When the channel is enabled (i.e. CH_EN is 1), the read back value will reflect the updated source transfer addresses. However, when the channel is disabled, the original programmed value will be reflected when reading this register.</p> <p>It's important to notice the following:</p> <ol style="list-style-type: none"> <li>1. Once the block transfer is in progress (i.e. when channel is enabled), the read-back value correlates with the OCP Read Address that one would see in an OCP tracker.</li> <li>2. If the read to this register comes during a block transfer, the LAST DMA Read address sent on the OCP before the register read is what's reflected in the read-back value.</li> <li>3. If the last DMA read was a burst read (i.e. burst length &gt; 1), the read-back value reflects the first address of the burst read since this is what gets sent on the OCP fabric.</li> <li>4. If the read to the register occurred after the whole block got transferred, then the channel gets disabled and the returned value would be the original programmed value.</li> <li>5. Since the read-back value is OCP based, only DW aligned addresses will be reflected (i.e. OCP Byte-Enable values would not be reflected)</li> <li>6. Based on the above remarks, this value should be used as pseudo DMA read progress indicator when the channel is enabled and not an absolute one.</li> </ol> <p>Decrementing addresses are not supported.</p>



### 14.4.2 DMA Transfer Source Address High (SAR\_HI0)—Offset 804h

NOTE: SAR\_HI0 is for DMA Channel 0. The same register definition, SAR\_HI1, is available for Channel 1 at address 85Ch.

SAR\_HI0 (CH0): offset 804h

SAR\_HI1 (CH1): offset 85Ch


The starting source address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the source address of the current transfer.


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>SAR_HI:</b> Current Source Address of DMA transfer.</p> <p>Updated after each source transfer. The SINC field in the CTL_LO[n]: Control Register determines whether the address increments or is left unchanged on every source transfer throughout the block transfer. When the channel is enabled (i.e. CH_EN is 1), the read back value will reflect the updated source transfer addresses. However, when the channel is disabled, the original programmed value will be reflected when reading this register.</p> <p>It's important to notice the following:</p> <ol style="list-style-type: none"> <li>1. Once the block transfer is in progress (i.e. when channel is enabled), the read-back value correlates with the OCP Read Address that one would see in an OCP tracker.</li> <li>2. If the read to this register comes during a block transfer, the LAST DMA Read address sent on the OCP before the register read is what's reflected in the read-back value.</li> <li>3. If the last DMA read was a burst read (i.e. burst length &gt; 1), the read-back value reflects the first address of the burst read since this is what gets sent on the OCP fabric.</li> <li>4. If the read to the register occurred after the whole block got transferred, then the channel gets disabled and the returned value would be the original programmed value.</li> <li>5. Since the read-back value is OCP based, only DW aligned addresses will be reflected (i.e. OCP Byte-Enable values would not be reflected)</li> <li>6. Based on the above remarks, this value should be used as pseudo DMA read progress indicator when the channel is enabled and not an absolute one.</li> </ol> <p>Decrementing addresses are not supported.</p>

### 14.4.3 DMA Transfer Destination Address Low (DAR\_LO0)—Offset 808h

NOTE: DAR\_LO0 is for DMA Channel 0. The same register definition, DAR\_LO1, is available for Channel 1 at address 860h.

DAR\_LO0 (CH0): offset 808h

DAR\_LO1 (CH1): offset 860h

The starting destination address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the destination address of the current transfer.

#### Access Method


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0





Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>DAR_LO:</b> Current Destination Address of DMA transfer.</p> <p>Updated after each destination transfer. The DINC field in the CTL_LO[n]: Control Register determines whether the address increments or is left unchanged on every destination transfer throughout the block transfer. When the channel is enabled (i.e. CH_EN is 1), the read back value will reflect the updated destination transfer addresses. However, when the channel is disabled, the original programmed value will be reflected when reading this register.</p> <p>It's important to notice the following:</p> <ol style="list-style-type: none"> <li>1. Once the block transfer is in progress (i.e. when channel is enabled), the read-back value correlates with the OCP Write Address that one would see in an OCP tracker.</li> <li>2. If the read to this register comes during a block transfer, the LAST DMA Write address sent on the OCP before the register read is what's reflected in the read-back value.</li> <li>3. If the last DMA write was a burst write (i.e. burst length &gt; 1), the read-back value reflects the first address of the burst write since this is what gets sent on the OCP fabric.</li> <li>4. If the read to the register occurred after the whole block got transferred, then the channel gets disabled and the returned value would be the original programmed value.</li> <li>5. Since the read-back value is OCP based, only DW aligned addresses will be reflected (i.e. OCP Byte-Enable values would not be reflected)</li> <li>6. Based on the above remarks, this value should be used as pseudo DMA write progress indicator when the channel is enabled and not an absolute one.</li> </ol> <p>Decrementing addresses are not supported.</p>

### 14.4.4 DMA Transfer Destination Address High (DAR\_HI0)—Offset 80Ch

NOTE: DAR\_HI0 is for DMA Channel 0. The same register definition, DAR\_HI1, is available for Channel 1 at address 864h.

DAR\_HI0 (CH0): offset 80Ch

DAR\_HI1 (CH1): offset 864h

The starting destination address is programmed by software before the DMA channel is




enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the destination address of the current transfer.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>DAR_HI:</b> Current Destination Address of DMA transfer.</p> <p>Updated after each destination transfer. The DINC field in the CTL_LO[n]: Control Register determines whether the address increments or is left unchanged on every destination transfer throughout the block transfer. When the channel is enabled (i.e. CH_EN is 1), the read back value will reflect the updated destination transfer addresses. However, when the channel is disabled, the original programmed value will be reflected when reading this register.</p> <p>It's important to notice the following:</p> <ol style="list-style-type: none"> <li>1. Once the block transfer is in progress (i.e. when channel is enabled), the read-back value correlates with the OCP Write Address that one would see in an OCP tracker.</li> <li>2. If the read to this register comes during a block transfer, the LAST DMA Write address sent on the OCP before the register read is what's reflected in the read-back value.</li> <li>3. If the last DMA write was a burst write (i.e. burst length &gt; 1), the read-back value reflects the first address of the burst write since this is what gets sent on the OCP fabric.</li> <li>4. If the read to the register occurred after the whole block got transferred, then the channel gets disabled and the returned value would be the original programmed value.</li> <li>5. Since the read-back value is OCP based, only DW aligned addresses will be reflected (i.e. OCP Byte-Enable values would not be reflected)</li> <li>6. Based on the above remarks, this value should be used as pseudo DMA write progress indicator when the channel is enabled and not an absolute one.</li> </ol> <p>Decrementing addresses are not supported.</p>



### 14.4.5 Linked List Pointer Low (LLP\_LO0)—Offset 810h

NOTE: LLP\_LO0 is for DMA Channel 0. The same register definition, LLP\_LO1, is available for Channel 1 at address 868h.

LLP\_LO0 (CH0): offset 810h

LLP\_LO1 (CH1): offset 868h


The register needs to be programmed to point to the first Linked List Item (LLI) in memory prior to enabling the channel if block chaining is enabled.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>LOC (LOC):</b> Starting Address In Memory of next LLI if block chaining is enabled. Note that the two LSBs of the starting address are not stored because the address is assumed to be aligned to a 32-bit boundary. LLI accesses are always 32-bit accesses and cannot be changed or programmed to anything other than 32-bit.
1:0	0h RO	Reserved.

### 14.4.6 Linked List Pointer High (LLP\_HI0)—Offset 814h

NOTE: LLP\_HI0 is for DMA Channel 0. The same register definition, LLP\_HI1, is available for Channel 1 at address 86Ch.

LLP\_HI0 (CH0): offset 814h

LLP\_LO1 (CH1): offset 86Ch

The register needs to be programmed to point to the first Linked List Item (LLI) in memory prior to enabling the channel if block chaining is enabled.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
LOC								RSVD

Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>LOC (LOC):</b> Starting Address In Memory of next LLI if block chaining is enabled. Note that the two LSBs of the starting address are not stored because the address is assumed to be aligned to a 32-bit boundary. LLI accesses are always 32-bit accesses and cannot be changed or programmed to anything other than 32-bit.
1:0	0h RO	Reserved.

### 14.4.7 Control Register Low (CTL\_LO0)—Offset 818h

NOTE: CTL\_LO0 is for DMA Channel 0. The same register definition, CTL\_LO1, is available for Channel 1 at address 870h.

LLP\_HI0 (CH0): offset 818h

LLP\_LO1 (CH1): offset 870h

This register contains fields that control the DMA transfer. The CTL\_HI register is part of the block descriptor (linked list item - LLI) when block chaining is enabled. It can be varied on a block-by-block basis within a DMA transfer when block chaining is enabled. If status write-back is enabled, CTL\_HI is written to then control registers location of the LLI in system memory at the end of the block transfer.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)


**Device:** 21  
**Function:** 0

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD	LLP_SRC_EN LLP_DST_EN	RSVD	TT_FC	RSVD DST_SCATTER_EN SRC_GATHER_EN	SRC_MSIZ	DEST_MSIZ	SINC RSVD DINC RSVD	SRC_TR_WIDTH DST_TR_WIDTH INT_EN



Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RO	Reserved.
28	0h RW	<b>LLP Source Enable (LLP_SRC_EN):</b> Block chaining is enabled on the source side only if the LLP_SRC_EN field is high and LLPn.LOC is non-zero and (LLP_EN == 1)
27	0h RW	<b>LLP Destination Enable (LLP_DST_EN):</b> Block chaining is enabled on the destination side only if the LLP_DST_EN field is high and LLPn.LOC is non-zero and (LLP_EN == 1)
26:22	0h RO	Reserved.
21:20	0h RW	<b>Transfer Type and Flow Control (TT_FC):</b> The following transfer types are supported. Memory to Memory (00) Memory to Peripheral (01) Peripheral to Memory (10) Peripheral to Peripheral (11) Flow Control is always assigned to the DMA.
19	0h RO	Reserved.
18	0h RW	<b>Destination Scatter Enable (DST_SCATTER_EN):</b> 0 = Scatter disabled 1 = Scatter enabled  Scatter on the destination side is applicable only when the CTL_LOn.DINC bit indicates an incrementing address control.
17	0h RW	<b>Source Gather Enable (SRC_GATHER_EN):</b> 0 = Gather disabled 1 = Gather enabled  Gather on the source side is applicable only when the CTL_LOn.SINC bit indicates an incrementing address control.
16:14	0h RW	<b>Source Burst Transaction Length (SRC_MSIZ):</b> Number of data items, each of width CTL_LOn.SRC_TR_WIDTH, to be read from the source.
13:11	0h RW	<b>Destination Burst Transaction Length (DEST_MSIZ):</b> Number of data items, each of width CTL_LOn.DST_TR_WIDTH, to be written to the destination.
10	0h RW	<b>Source Address Increment (SINC):</b> Indicates whether to increment or decrement the source address on every source transfer. If the device is fetching data from a source peripheral FIFO with a fixed address, then set this field to No change. 0 = Increment 1 = Fixed (No Change)
9	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
8	0h RW	<b>Destination Address Increment (DINC):</b> Indicates whether to increment or decrement the destination address on every destination transfer. If your device is writing data to a destination peripheral FIFO with a fixed address, then set this field to No change. 0 = Increment 1 = Fixed (No change)
7	0h RO	Reserved.
6:4	0h RW	<b>Source Transfer Width (SRC_TR_WIDTH):</b> BURST_SIZE = (2 ^ MSIZE) 1. Transferred Bytes Per Burst = (BURST_SIZE * TR_WIDTH) 2. For incrementing addresses and (Transfer_Width &lt; 4 Bytes), the MSIZE parameter is ignored since only single transactions are supported (due to OCP limitations)
3:1	0h RW	<b>Destination Transfer Width (DST_TR_WIDTH):</b> Destination Transfer Width. BURST_SIZE = (2 ^ MSIZE) 1. Transferred Bytes Per Burst = (BURST_SIZE * TR_WIDTH) 2. For incrementing addresses and (Transfer_Width &lt; 4 Bytes), the MSIZE parameter is ignored since only single transactions are supported (due to OCP limitations)
0	0h RW	<b>Interrupt Enable (INT_EN):</b> Interrupt Enable Bit. If set, then all interrupt-generating sources are enabled.

#### 14.4.8 Control Register High (CTL\_HI0)—Offset 81Ch

NOTE: CTL\_HI0 is for DMA Channel 0. The same register definition, CTL\_HI1, is available for Channel 1 at address 874h.

CTL\_HI0 (CH0): offset 81Ch

CTL\_HI1 (CH1): offset 874h



This register contains fields that control the DMA transfer. The CTL\_HI register is part of the block descriptor (linked list item - LLI) when block chaining is enabled. It can be varied on a block-by-block basis within a DMA transfer when block chaining is enabled. If status write-back is enabled, CTL\_HI is written to then control registers location of the LLI in system memory at the end of the block transfer.

##### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RW	<b>Channel Class (CH_CLASS):</b> A Class of (N_CHNLS-1) is the highest priority, and 0 is the lowest. This field must be programmed within 0 to (N_CHNLS-1). A programmed value outside this range will cause erroneous behavior.
28:18	0h RO	Reserved.
17	0h RW	<b>DONE (DONE):</b> If status write-back is enabled, the upper word of the control register, CTL_HIin, is written to the control register location of the Linked List Item (LLI) in system memory at the end of the block transfer with the done bit set. Software can poll the LLI CTL_HI.DONE bit to see when a block transfer is complete. The LLI CTL_HI.DONE bit should be cleared when the linked lists are set up in memory prior to enabling the channel. The DMA will not transfer the block if the DONE bit in the LLI is not cleared.
16:0	0h RW	<b>Block Transfer Size (BLOCK_TS):</b> Block Transfer Size (in Bytes). Since the DMA is always the flow controller, the user needs to write this field before the channel is enabled in order to indicate the block size. The number programmed into BLOCK_TS indicates the total number of bytes to transfer for every block transfer. Once the transfer starts (i.e. channel is enabled), the read-back value is the total number of bytes for which Read Commands have already been sent to the source. It doesn't mean Bytes that are already in the FIFO. However, when the channel is disabled, the original programmed value will be reflected when reading this register. Theoretical Byte Size range is from 0 to (2^17 - 1) = (128 KB - 1).

### 14.4.9 Source Status (SSTAT0)—Offset 820h

NOTE: SSTAT0 is for DMA Channel 0. The same register definition, SSTAT1, is available for Channel 1 at address 878h.

SSTAT0 (CH0): offset 820h

SSTAT1 (CH1): offset 878h

After each block transfer completes, hardware can retrieve the source status information from the address pointed to by the contents of the SSTATARx register. This status information is then stored in the SSTATx register and written out to the SSTATx register location of the LLI before the start of the next block.

Note : This register is a temporary placeholder for the source status information on its




way to the SSTATx register location of the LLI. The source status information should be retrieved by software from the SSTATx register location of the LLI, and not by a read of this register over the DMA slave interface.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>Source Status (SSTAT):</b> Source status information retrieved by hardware from the address pointed to by the contents of the Source Status Address Register. This register is a temporary placeholder for the source status information on its way to the SSTATn register location of the LLI. The source status information should be retrieved by software from the SSTATn register location of the LLI, and not by a read of this register over the DMA slave interface.</p>

**14.4.10 Destination Status (DSTAT0)—Offset 828h**

NOTE: DSTAT0 is for DMA Channel 0. The same register definition, DSTAT1, is available for Channel 1 at address 880h.

DSTAT0 (CH0): offset 828h

DSTAT1 (CH1): offset 880h

After the completion of each block transfer, hardware can retrieve the destination status information from the address pointed to by the contents of the DSTATARx register. This status information is then stored in the DSTATx register and written out to the DSTATx register location of the LLI.

Note : This register is a temporary placeholder for the destination status information on its way to the DSTATx register location of the LLI. The destination status information should be retrieved by software from the DSTATx register location of the LLI and not by a read of this register over the DMA slave interface.


**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Destination Status (DSTAT):</b> Destination status information retrieved by hardware from the address pointed to by the contents of the Destination Status Address Register. This register is a temporary placeholder for the destination status information on its way to the DSTATn register location of the LLI. The destination status information should be retrieved by software from the DSTATn register location of the LLI and not by a read of this register over the DMA slave interface.

### 14.4.11 Source Status Address Low (SSTATAR\_LO0)—Offset 830h

NOTE: SSTATAR\_LO0 is for DMA Channel 0. The same register definition, SSTATAR\_LO1, is available for Channel 1 at address 888h.

SSTATAR\_LO0(CH0): offset 830h

SSTATAR\_LO1(CH1): offset 888h


After the completion of each block transfer, hardware can retrieve the source status information from the address pointed to by the contents of the SSTATARx register.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Source Status Address (SSTATAR_LO):</b> Pointer from where hardware can fetch the source status information, which is registered in the SSTATn register and written out to the SSTATn register location of the LLI before the start of the next block.



### 14.4.12 Source Status Address High (SSTATAR\_HI0)—Offset 834h

NOTE: SSTATAR\_HI0 is for DMA Channel 0. The same register definition, SSTATAR\_HI1, is available for Channel 1 at address 88Ch.

SSTATAR\_HI0(CH0): offset 834h

SSTATAR\_HI1(CH1): offset 88Ch


After the completion of each block transfer, hardware can retrieve the source status information from the address pointed to by the contents of the SSTATARx register.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Source Status Address (SSTATAR_HI):</b> Pointer from where hardware can fetch the source status information, which is registered in the SSTATn register and written out to the SSTATn register location of the LLI before the start of the next block.

### 14.4.13 Destination Status Address Low (DSTATAR\_LO0)—Offset 838h

NOTE: DSTATAR\_LO0 is for DMA Channel 0. The same register definition, DSTATAR\_LO1, is available for Channel 1 at address 890h.

DSTATAR\_LO0(CH0): offset 838h

DSTATAR\_LO1(CH1): offset 890h


After the completion of each block transfer, hardware can retrieve the destination status information from the address pointed to by the contents of the DSTATARx register.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Destination Status Address (DSTATAR_LO):</b> Pointer from where hardware can fetch the destination status information, which is registered in the DSTATn register and written out to the DSTATn register location of the LLI before the start of the next block.

### 14.4.14 Destination Status Address High (DSTATAR\_HI0)—Offset 83Ch

NOTE: DSTATAR\_LO0 is for DMA Channel 0. The same register definition, DSTATAR\_HI1, is available for Channel 1 at address 894h.

DSTATAR\_HI0(CH0): offset 83Ch

DSTATAR\_HI1(CH1): offset 894h


After the completion of each block transfer, hardware can retrieve the destination status information from the address pointed to by the contents of the DSTATARx register.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
21	0h RW	<b>SRC_OPT_BL:</b> Optimize Source Burst Length : 0 = Writes will use only BL=1 or BL=(2 ^ SRC_MSIZ)E) 1 = Writes will use (1 &lt;= BL &lt;= (2 ^ SRC_MSIZ)E) *** This bit should be set to (0) if Source HW-Handshake is enabled
20	0h RW	<b>DST_OPT_BL:</b> Optimize Destination Burst Length : 0 = Writes will use only BL=1 or BL=(2 ^ DST_MSIZ)E) 1 = Writes will use (1 &lt;= BL &lt;= (2 ^ DST_MSIZ)E) *** This bit should be set to (0) if Destination HW-Handshake is enabled
19	0h RW	<b>SRC_HS_POL:</b> Source Handshaking Interface Polarity. 0 = Active high 1 = Active low
18	0h RW	<b>DST_HS_POL:</b> Destination Handshaking Interface Polarity. 0 = Active high 1 = Active low
17:11	0h RO	Reserved.
10	0h RW	<b>CH_DRAIN:</b> Forces channel FIFO to drain while in suspension. This bit has effect only when CH_SUSPEND is asserted
9	1h RO	<b>FIFO_EMPTY:</b> Indicates if there is data left in the channel FIFO. Can be used in conjunction with CFGx.CH_SUSP to cleanly disable a channel. 1 = Channel FIFO empty 0 = Channel FIFO not empty
8	0h RW	<b>CH_SUSP:</b> Channel Suspend. Suspends all DMA data transfers from the source until this bit is cleared. There is no guarantee that the current transaction will complete. Can also be used in conjunction with CFGx.FIFO_EMPTY to cleanly disable a channel without losing any data. 0 = Not suspended. 1 = Suspend DMA transfer from the source.
7	0h RW	<b>SS_UPD_EN:</b> Source Status Update Enable. Source status information is fetched only from the location pointed to by the SSTATARn register, stored in the SSTATn register and written out to the SSTATn location of the LLI if SS_UPD_EN is high. This bit is ignored if (LLP_EN == 0) or (LLP_WB_EN == 0)
6	0h RW	<b>DS_UPD_EN:</b> Destination Status Update Enable. Destination status information is fetched only from the location pointed to by the DSTATARn register, stored in the DSTATn register and written out to the DSTATn location of the LLI if DS_UPD_EN is high. This bit is ignored if (LLP_EN == 0) or (LLP_WB_EN == 0)
5	0h RW	<b>CTL_HI_UPD_EN:</b> CTL_HI Update Enable. If set, the CTL_HI register is written out to the CTL_HI location of the LLI. This bit is ignored if (LLP_EN == 0) or (LLP_WB_EN == 0)



Bit Range	Default and Access	Field Name (ID): Description
4	0h RO	Reserved.
3	0h RW	<b>HSHAKE_NP_WR:</b> 0x1 : Issues Non-Posted writes on HW-Handshake on DMA Write Port 0x0 : Issues Posted writes on HW-Handshake on DMA Write Port (Except end-of-block writes which will be Non-Posted) This bit must be set to 1 for proper operation
2	0h RW	<b>ALL_NP_WR:</b> 0x1 : Forces ALL writes to be Non-Posted on DMA Write Port 0x0 : Non-Posted Writes will only be used at end of block transfers and in HW-Handshake (if HW_NP_WR=1); for all other cases, Posted Writes will be used.
1	1h RW	<b>SRC_BURST_ALIGN:</b> 0x1 : SRC Burst Transfers are broken at a Burst Length aligned boundary 0x0 : SRC Burst Transfers are not broken at a Burst Length aligned boundary
0	1h RW	<b>DST_BURST_ALIGN:</b> 0x1 : DST Burst Transfers are broken at a Burst Length aligned boundary 0x0 : DST Burst Transfers are not broken at a Burst Length aligned boundary.

### 14.4.16 DMA Transfer Configuration High (CFG\_HI0)—Offset 844h

NOTE: CFG\_HI0 is for DMA Channel 0. The same register definition, CFG\_HI1, is available for Channel 1 at address 89Ch.

CFG\_HI0(CH0): offset 844h

CFG\_HI1(CH1): offset 89Ch

This register contains fields that configure the DMA transfer. The channel configuration register remains fixed for all blocks of a multi-block transfer. This Register should be programmed to enabling the channel

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
RSVD	WR_ISSUE_THD			RD_ISSUE_THD		DST_PER	SRC_PER	



Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	Reserved.
27:18	0h RW	<b>WR_ISSUE_THD:</b> Write Issue Threshold. Used to relax the issue criterion for Writes. Value ranges from 0 to $(2^{10}-1 = 1023)$ but should not exceed maximum Write burst size = $(2^{DST\_MSIZE}) * TW$ .
17:8	0h RW	<b>RD_ISSUE_THD:</b> Read Issue Threshold. Used to relax the issue criterion for Reads. Value ranges from 0 to $(2^{10}-1 = 1023)$ but should not exceed maximum Read burst size = $(2^{SRC\_MSIZE}) * TW$ .
7:4	0h RW	<b>DST_PER:</b> Destination Peripheral ID : Assigns a hardware handshaking interface (0 - 15) to the destination of channel n. The channel can then communicate with the destination peripheral connected to that interface through the assigned hardware handshaking interface.  NOTE: For correct DMA operation, only one peripheral (source or destination) should be assigned to the same handshaking interface.
3:0	0h RW	<b>SRC_PER:</b> Source Peripheral ID : Assigns a hardware handshaking interface (0 - 15) to the source of channel n. The channel can then communicate with the source peripheral connected to that interface through the assigned hardware handshaking interface.  NOTE: For correct DMA operation, only one peripheral (source or destination) should be assigned to the same handshaking interface.

### 14.4.17 Source Gather (SGR0)—Offset 848h

NOTE: SGR0 is for DMA Channel 0. The same register definition, SGR1, is available for Channel 1 at address 8A0h.

SGR0(CH0): offset 848h

SGR1(CH1): offset 8A0h

The Source Gather register contains two fields: Source gather count field (SGRx.SGC). Specifies the number of contiguous source transfers of CTLx.SRC\_TR\_WIDTH between successive gather intervals. This is defined as a gather boundary. Source gather interval field (SGRx.SGI). Specifies the source address increment/decrement in multiples of CTLx.SRC\_TR\_WIDTH on a gather boundary when gather mode is enabled for the source transfer. The CTLx.SINC field controls whether the address increments or decrements. When the CTLx.SINC field indicates a fixed-address control, then the address remains constant throughout the transfer and the SGRx register is ignored.


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RW	<b>SGC (SGC)</b>
19:0	0h RW	<b>SGI (SGI)</b>

### 14.4.18 Destination Scatter (DSR0)—Offset 850h

NOTE: DSR0 is for DMA Channel 0. The same register definition, DSR1, is available for Channel 1 at address 8A8h.

DSR0(CH0): offset 850h

DSR1(CH1): offset 8A8h


The Destination Scatter register contains two fields: Destination scatter count field (DSRx.DSC) . Specifies the number of contiguous destination transfers of CTLx.DST\_TR\_WIDTH between successive scatter boundaries. Destination scatter interval field (DSRx.DSI) . Specifies the destination address increment/decrement in multiples of CTLx.DST\_TR\_WIDTH on a scatter boundary when scatter mode is enabled for the destination transfer. The CTLx.DINC field controls whether the address increments or decrements. When the CTLx.DINC field indicates a fixed address control, then the address remains constant throughout the transfer and the DSRx register is ignored.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RW	<b>DSC (DSC)</b>
19:0	0h RW	<b>DSI (DSI)</b>





### 14.4.19 Raw Interrupt Status (RawTfr)—Offset AC0h

Interrupt events are stored in these Raw Interrupt Status registers before masking: RawBlock, RawDstTran, RawErr, RawSrcTran, and RawTfr. Each Raw Interrupt Status register has a bit allocated per channel, for example, RawTfr(2) is the Channel 2 raw transfer complete interrupt. Each bit in these registers is cleared by writing a 1 to the corresponding location in the ClearTfr, ClearBlock, ClearSrcTran, ClearDstTran, ClearErr registers

The following RAW registers are available in the DMA

RawTfr - Raw Status for Transfer Interrupts

RawBlock - Raw Status for Block Interrupts Register

RawSrcTran - Raw Status for Source Transaction Interrupts Register

RawDstTran - Raw Status for Destination Transaction Interrupts Register


RawErr - Raw Status for Error Interrupts Register

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>Raw Interrupt Status (RAW):</b> Bit0 for channel 0 and bit 1 for channel 1.


### 14.4.20 Raw Status for Block Interrupts (RawBlock)—Offset AC8h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>Raw interrupt status (RAW):</b> Bit 0 for channel 0 and bit 1 for channel 1.


### 14.4.21 Raw Status for Source Transaction Interrupts (RawSrcTran)—Offset AD0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>Raw interrupt status (RAW):</b> Bit 0 for channel 0 and bit 1 for channel 1.


### 14.4.22 Raw Status for Destination Transaction Interrupts (RawDstTran)—Offset AD8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>RAW:</b> Bit 0 for channel 0 and bit 1 for channel 1.

### 14.4.23 Raw Status for Error Interrupts (RawErr)—Offset AE0h

Interrupt events are stored in these Raw Interrupt Status registers before masking: RawBlock, RawDstTran, RawErr, RawSrcTran, and RawTfr. Each Raw Interrupt Status register has a bit allocated per channel, for example, RawTfr(2) is the Channel 2 raw transfer complete interrupt. Each bit in these registers is cleared by writing a 1 to the corresponding location in the ClearTfr, ClearBlock, ClearSrcTran, ClearDstTran, ClearErr registers

The following RAW registers are available in the DMA

RawTfr - Raw Status for Transfer Interrupts

RawBlock - Raw Status for Block Interrupts Register

RawSrcTran - Raw Status for Source Transaction Interrupts Register

RawDstTran - Raw Status for Destination Transaction Interrupts Register


RawErr - Raw Status for Error Interrupts Register

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>Raw Interrupt Status (RAW):</b> Bit 0 for channel 0 and bit 1 for channel 1.

### 14.4.24 Interrupt Status (StatusTfr)—Offset AE8h

All interrupt events from all channels are stored in these Interrupt Status registers after masking: StatusBlock, StatusDstTran, StatusErr, StatusSrcTran, and StatusTfr. Each Interrupt Status register has a bit allocated per channel, for example, StatusTfr(2) is the Channel 2 status transfer complete interrupt. The contents of these registers are used to generate the interrupt signals (int or int\_n bus, depending on interrupt polarity) leaving the DMA.




**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>Interrupt Status (STATUS):</b> Bit 0 for channel 0 and bit 1 for channel 1.


**14.4.25 Status for Block Interrupts (StatusBlock)—Offset AF0h**

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>Interrupt status (STATUS):</b> Bit 0 for channel 0 and bit 1 for channel 1.

**14.4.26 Status for Source Transaction Interrupts (StatusSrcTran)—Offset AF8h**


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>Interrupt status (STATUS):</b> Bit 0 is for channel 0 and bit 1 is for channel 1.


### 14.4.27 Status for Destination Transaction Interrupts (StatusDstTran)—Offset B00h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>Interrupt status (STATUS):</b> Bit 0 is for channel 0 and bit 1 is for channel 1.

### 14.4.28 Status for Error Interrupts (StatusErr)—Offset B08h


**Access Method**



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RO	<b>Interrupt status (STATUS):</b> Bit 0 is for channel 0 and bit 1 is for channel 1.

### 14.4.29 Mask for Transfer Interrupts (MaskTfr)—Offset B10h


The contents of the Raw Status registers are masked with the contents of the Mask registers: MaskBlock, MaskDstTran, MaskErr, MaskSrcTran, and MaskTfr. Each Interrupt Mask register has a bit allocated per channel, for example, MaskTfr(2) is the mask bit for the Channel 2 transfer complete interrupt. When the source peripheral of DMA channel i is memory, then the source transaction complete interrupt, MaskSrcTran(i), must be masked to prevent an erroneous triggering of an interrupt on the int\_combined signal. Similarly, when the destination peripheral of DMA channel i is memory, then the destination transaction complete interrupt, MaskDstTran(i), must be masked to prevent an erroneous triggering of an interrupt on the int\_combined(\_n) signal. A channel INT\_MASK bit will be written only if the corresponding mask write enable bit in the INT\_MASK\_WE field is asserted on the same OCP write transfer. This allows software to set a mask bit without performing a read-modified write operation. For example, writing hex 01x1 to the MaskTfr register writes a 1 into MaskTfr(0), while MaskTfr(7:1) remains unchanged. Writing hex 00xx leaves MaskTfr(7:0) unchanged. Writing a 1 to any bit in these registers un masks the corresponding interrupt, thus allowing the DMA to set the appropriate bit in the Status registers and int\_\* port signals.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:8	0h WO	<b>Interrupt Mask Write Enable (INT_MASK_WE):</b> 0 = write disabled 1 = write enabled
7:2	0h RO	Reserved.
1:0	0h RW	<b>Interrupt mask (INT_MASK):</b> 0-mask 1-unmask


### 14.4.30 Mask for Block Interrupts (MaskBlock)—Offset B18h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
9:8	0h WO	<b>Interrupt Mask Write Enable (INT_MASK_WE):</b> 0 = write disabled 1 = write enabled
7:2	0h RO	Reserved.
1:0	0h RW	<b>Interrupt mask (INT_MASK):</b> 0-mask 1-unmask


### 14.4.31 Mask for Source Transaction Interrupts (MaskSrcTran)—Offset B20h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:8	0h WO	<b>Interrupt Mask Write Enable (INT_MASK_WE):</b> 0 = write disabled 1 = write enabled
7:2	0h RO	Reserved.
1:0	0h RW	<b>Interrupt mask (INT_MASK):</b> 0-mask 1-unmask

### 14.4.32 Mask for Destination Transaction Interrupts (MaskDstTran)—Offset B28h

**Access Method**






**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:8	0h WO	<b>Interrupt Mask Write Enable (INT_MASK_WE):</b> 0 = write disabled 1 = write enabled
7:2	0h RO	Reserved.
1:0	0h RW	<b>Interrupt mask (INT_MASK):</b> 0-mask 1-unmask


### 14.4.33 Mask for Error Interrupts (MaskErr)—Offset B30h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:8	0h WO	<b>Interrupt Mask Write Enable (INT_MASK_WE):</b> 0 = write disabled 1 = write enabled
7:2	0h RO	Reserved.
1:0	0h RW	<b>Interrupt mask (INT_MASK):</b> 0-mask 1-unmask

### 14.4.34 Clear for Transfer Interrupts (ClearTfr)—Offset B38h


Each bit in the Raw Status and Status registers is cleared on the same cycle by writing a 1 to the corresponding location in the Clear registers: ClearBlock, ClearDstTran, ClearErr, ClearSrcTran, and ClearTfr. Each Interrupt Clear register has a bit allocated per channel, for example, ClearTfr(2) is the clear bit for the Channel 2 transfer complete interrupt. Writing a 0 has no effect. These registers are not readable.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h WO	<b>Interrupt Clear (CLEAR):</b> 0 = no effect 1 = clear interrupt


### 14.4.35 Clear for Block Interrupts (ClearBlock)—Offset B40h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h WO	<b>Interrupt Clear (CLEAR):</b> 0 = no effect 1 = clear interrupt


### 14.4.36 Clear for Source Transaction Interrupts (ClearSrcTran)—Offset B48h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h WO	<b>Interrupt clear (CLEAR):</b> 0 = no effect 1 = clear interrupt



### 14.4.37 Clear for Destination Transaction Interrupts (ClearDstTran)—Offset B50h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h WO	<b>Interrupt Clear (CLEAR):</b> 0 = no effect 1 = clear interrupt


### 14.4.38 Clear for Error Interrupts (ClearErr)—Offset B58h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h WO	<b>Interrupt clear (CLEAR):</b> 0 = no effect 1 = clear interrupt

### 14.4.39 Combined Status register (StatusInt)—Offset B60h


The contents of each of the five Status registers StatusTfr, StatusBlock, StatusSrcTran, StatusDstTran, StatusErr is ORed to produce a single bit for each interrupt type in the Combined Status register (StatusInt). This register is read-only.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h RO	<b>ERR (ERR):</b> OR of the contents of StatusErr register.
3	0h RO	<b>DSTT (DSTT):</b> OR of the contents of StatusDst register.
2	0h RO	<b>SRCT (SRCT):</b> OR of the contents of StatusSrcTran register
1	0h RO	<b>Block (BLOCK):</b> OR of the contents of StatusBlock register.
0	0h RO	<b>TFR (TFR):</b> OR of the contents of StatusTfr register.

#### 14.4.40 DMA Configuration (DmaCfgReg)—Offset B98h


This register is used to enable the DMA, which must be done before any channel activity can begin. If the global channel enable bit is cleared while any channel is still active, then DmaCfgReg.DMA\_EN still returns 1 to indicate that there are channels still active until hardware has terminated all activity on all channels, at which point the DmaCfgReg.DMA\_EN bit returns 0.

##### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW	<b>DMA Enable (DMA_EN):</b> 0 = DMA Disabled 1 = DMA Enabled

### 14.4.41 DMA Channel Enable (ChEnReg)—Offset BA0h


This is the DMA Channel Enable Register. If software needs to set up a new channel, then it can read this register in order to find out which channels are currently inactive, it can then enable an inactive channel with the required priority. All bits of this register are cleared to 0 when the global DMA channel enable bit, DmaCfgReg(0), is 0. When the global channel enable bit is 0, then a write to the ChEnReg register is ignored and a read will always read back 0. The channel enable bit, ChEnReg.CH\_EN, is written only if the corresponding channel write enable bit, ChEnReg.CH\_EN\_WE, is asserted on the same OCP write transfer. For example, writing hex 01x1 writes a 1 into ChEnReg(0), while ChEnReg(7:1) remains unchanged. Writing hex 00xx leaves ChEnReg(7:0) unchanged. Note that a read-modified write is not required.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 21  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
9:8	0h WO	<b>CH_EN_WE</b>
7:2	0h RO	Reserved.
1:0	0h RW	<b>Channel Enable (CH_EN):</b> Enables/Disables the channel. Setting this bit enables a channel, clearing this bit disables the channel. 0 = Disable the Channel 1 = Enable the Channel The ChEnReg.CH_EN bit is automatically cleared by hardware to disable the channel after the last OCP transfer of the DMA transfer to the destination has completed. Software can therefore poll this bit to determine when this channel is free for a new DMA transfer.

## 14.5 I<sup>2</sup>C PCR Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

Table 14-5. Summary of I<sup>2</sup>C PCR Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
200h	203h	PCI Configuration Control (PCICFGCTRL) for I2C0	00000100h
204h	207h	PCI Configuration Control (PCICFGCTRL) for I2C1	00000100h
208h	20Bh	PCI Configuration Control (PCICFGCTRL) for I2C2	00000100h
20Ch	20Fh	PCI Configuration Control (PCICFGCTRL) for I2C3	00000100h

### 14.5.1 PCI Configuration Control (PCICFGCTRL)

**Default:** 00000100h

NOTE: This register applies to the following I2C controller as follows:

- I2C0: at offset 200h
- I2C1: at offset 204h
- I2C2: at offset 288h
- I2C3: at offset 20Ch



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
27:20	0h RW	<p><b>PCI IRQ:</b> IRQ number to be sent in the message with data field for Assert_IRQ and Deassert_IRQ message,  Note: Bridge does not wire-or the interrupts from different functions before sending them even if they are tied to the same IPIN value of the same IRQ value by the BIOS. It is the responsibility of the interrupt controller to ensure that interrupts are wire-ored.  Note: each PCI device (B:D:F) for Intel Serial IO interfaces (i.e.I2C, UART, GSPI) is limit to 4 functions max per PCI device, allowing each function to map to dedicated INT[A-D] and thus a unique IRQ number.  Sharing IRQs is not allowed across any Serial IO interfaces B:D:F. All Serial IO interface B:D:F must have a unique IRQ number.</p>
19:12	0h RW	<p><b>ACPI IRQ:</b> IRQ number to be sent in the message with data field for Assert_IRQ and Deassert_IRQ message,  Note: Bridge does not wire-or the interrupts from different functions before sending them even if they are tied to the same IPIN value of the same IRQ value by the BIOS. It is the responsibility of the interrupt controller to ensure that interrupts are wire-ored.  Note: each PCI device (B:D:F) for Intel Serial IO interfaces (i.e.I2C, UART, GSPI) is limit to 4 functions max per PCI device, allowing each function to map to dedicated INT[A-D] and thus a unique IRQ number.  Sharing IRQs is not allowed across any Serial IO interfaces B:D:F. All Serial IO interface B:D:F must have a unique IRQ number.</p>
11:8	0h RW	<p><b>Interrupt Pin:</b> This register indicates the values to be used for Global Interrupts. This value will also be reflected in the PCOS register IPIN value.</p> <p>0 = No interrupt Pin  1 = INTA  2 = INTB  3 = INTC  4 = INTD  5 - FF: Reserved</p>
7	0h RW	<p><b>BAR1 Disable:</b> BAR1 register in the PCOS space will become Read Only when this bit is set,</p>
6:2	0h RW	<p><b>PME Support:</b> The value in this register will be XOR with the value in the PME_support strap and reflected in the PME_support register in the PCI configuration space. This register can be used as a mechanism to change the value of the PME_Status PCI config register field.</p>
1	0h RW	<p><b>ACPI_INTR_EN:</b> When set, ACPI IRQ number field (bits 19:12) will be used for IRQ messages. When 0, PCI IRQ number field (bits 27:20) will be used for IRQ message.</p>
0	0h RW	<p><b>PCI_CFG_DIS:</b> When set, PCI configuration accesses return UR response. When 0, PCI configuration accesses are supported.</p>

§ §






# 15 SATA Interface (D23: F0)

## 15.1 SATA Configuration Registers Summary

Table 15-1. Summary of SATA Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Identifiers (ID)—Offset 0h	X_8086h
4h	5h	Command (CMD)—Offset 4h	0h
6h	7h	Device Status (STS)—Offset 6h	210h
8h	8h	Revision ID (RID)—Offset 8h	See Register
9h	9h	Programming Interface (PI)—Offset 9h	1h
Ah	Bh	Class Code (CC)—Offset Ah	106h
Ch	Ch	Cache Line Size (CLS)—Offset Ch	0h
Dh	Dh	Master Latency Timer (MLT)—Offset Dh	0h
Eh	Eh	Header Type (HTYPE)—Offset Eh	0h
10h	13h	MSI-X Table Base Address (MXTBA)—Offset 10h	0h
14h	17h	MXP Base Address (MXPBA)—Offset 14h	0h
20h	23h	AHCI Index Data Pair Base Address (AIDPBA)—Offset 20h	1h
24h	27h	AHCI Base Address (ABAR)—Offset 24h	0h
2Ch	2Fh	Sub System Identifiers (SS)—Offset 2Ch	0h
34h	34h	Capabilities Pointer (CAP)—Offset 34h	80h
3Ch	3Dh	Interrupt Information (INTR)—Offset 3Ch	100h
70h	71h	PCI Power Management Capability ID (PID)—Offset 70h	A801h
72h	73h	PCI Power Management Capabilities (PC)—Offset 72h	4003h
74h	75h	PCI Power Management Control and Status (PMCS)—Offset 74h	8h
80h	81h	Message Signaled Interrupt Identifier (MID)—Offset 80h	7005h
82h	83h	Message Signaled Interrupt Message Control (MC)—Offset 82h	0h
84h	87h	Message Signaled Interrupt Message Address (MA)—Offset 84h	0h
88h	89h	Message Signaled Interrupt Message Data (MD)—Offset 88h	0h
90h	93h	Port Mapping Register (MAP)—Offset 90h	0h
94h	97h	Port Control and Status (PCS)—Offset 94h	0h
9Ch	9Fh	SATA General Configuration (SATAGC)—Offset 9Ch	0h
A0h	A0h	SATA Initialization Register Index (SIRI)—Offset A0h	0h
A4h	A7h	SATA Initialization Register Data (SIRD)—Offset A4h	0h
A8h	ABh	Serial ATA Capability Register 0 (SATACR0)—Offset A8h	100012h
ACh	AFh	Serial ATA Capability Register 1 (SATACR1)—Offset ACh	48h
C0h	C3h	Scratch Pad (SP)—Offset C0h	0h
D0h	D1h	MSI-X Identifiers (MXID)—Offset D0h	11h
D2h	D3h	MSI-X Message Control (MXC)—Offset D2h	0h



**Table 15-1. Summary of SATA Configuration Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
D4h	D7h	MSI-X Table Offset/Table BIR (MXT)—Offset D4h	0h
D8h	DBh	MSI-X PBA Offset/PBA BIR (MXP)—Offset D8h	0h
E0h	E3h	BIST FIS Control/Status (BFCS)—Offset E0h	0h
E4h	E7h	BIST FIS Transmit Data 1 (BFTD1)—Offset E4h	0h
E8h	EBh	BIST FIS Transmit Data 2 (BFTD2)—Offset E8h	0h

### 15.1.1 Identifiers (ID)—Offset 0h


Identifiers

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** xxxx8086h



Bit Range	Default and Access	Field Name (ID): Description
31:16	-- RO	<b>Device ID (DID):</b> Indicates the Device ID of the SATA controller. See the Device and Version ID Table in Volume 1 for the default value.
15:0	8086h RO	<b>Vendor ID (VID):</b> 16-bit field which indicates the company vendor as Intel.

### 15.1.2 Command (CMD)—Offset 4h


Command

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
15:11	0h RO	Reserved.
10	0h RW	<b>Interrupt Disable (ID):</b> This disables pin-based INTx# interrupts. This bit has no effect on MSI operation. 0 = Internal INTx# messages are generated if there is an interrupt and MSI is not enabled. 1 = Internal INTx# messages will not be generated.
9	0h RO	<b>Fast Back-to-Back Enable (FBE):</b> Hardwired to 0.
8	0h RW	<b>SERR# Enable (SEE):</b> 0 = SERR# messages will not be generated. 1 = SERR# messages are generated if STS.DPD register is set or bit 8 of the SATAGC.URD register is set.
7	0h RO	<b>Wait Cycle Enable (WCC):</b> Hardwired to 0.
6	0h RW	<b>Parity Error Response Enable (PEE):</b> 0 = Disabled. SATA controller will not generate PERR# when a data parity error is detected. 1 = Enabled. SATA controller will generate PERR# when a data parity error is detected.
5	0h RO	<b>VGA Palette Snooping Enable (VGA):</b> Hardwired to 0.
4	0h RO	<b>Memory Write and Invalidate Enable (MWIE):</b> Hardwired to 0.
3	0h RO	<b>Special Cycle Enable (SCE):</b> Hardwired to 0.
2	0h RW	<b>Bus Master Enable (BME):</b> Controls the SATA Controller's ability to act as a master for data transfers. This bit does not impact the generation of completions for split transaction commands.
1	0h RW	<b>Memory Space Enable (MSE):</b> Controls access to the SATA Controller's target memory space (for AHCI).
0	0h RW	<b>I/O Space Enable (IOSE):</b> Controls access to the SATA Controller's target I/O space.

### 15.1.3 Device Status (STS)—Offset 6h

Device Status

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 23  
**Function:** 0

**Default:** 210h

15			12			8			4			0			
0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0
DPE	SSE	RMA	RTA	STA	DEVT	DPD	RSVD	CL	IS	RSVD					



Bit Range	Default and Access	Field Name (ID): Description
15	0h RW/1C	<b>Detected Parity Error (DPE):</b> 0 = No parity error detected by SATA controller. 1 = SATA controller detects a parity error on its interface.
14	0h RW/1C	<b>Signaled System Error (SSE):</b> 0 = No SERR# detected by SATA controller. 1 = SATA controller detects a SERR# on its interface.
13	0h RW/1C	<b>Received Master-Abort Status (RMA):</b> 0 = Master abort not generated. 1 = SATA controller received a master abort.
12	0h RW/1C	<b>Received Target-Abort Status (RTA):</b> 0 = Target abort not generated. 1 = SATA controller received a target abort.
11	0h RW/1C	<b>Signaled Target-Abort Status (STA):</b> This bit must be set by a target device whenever it terminates a transaction with Target-Abort. Devices that will never signal Target-Abort do not need to implement this bit.
10:9	1h RO	<b>DEVSEL# Timing Status (DEVT):</b> 01 = Hardwired; Controls the device select time for the SATA controller's PCI interface.
8	0h RW/1C	<b>Master Data Parity Error Detected (DPD):</b> For PCH, this bit can only be set on read completions received from the bus when there is a parity error. 0 = No data parity error received. 1 = SATA controller, as a master, either detects a parity error or sees the parity error line asserted, and the parity error response bit—bit 6 of the command register is set.
7:5	0h RO	Reserved.
4	1h RO	<b>Capabilities List (CL):</b> Indicates the presence of a capabilities list. The minimum requirement for the capabilities list must be PCI power management for the SATA Controller.
3	0h RO	<b>Interrupt Status (IS):</b> Reflects the state of INTx# messages, IRQ14 or IRQ15. 0 = Interrupt is cleared (independent of the state of CMD.ID). 1 = Interrupt is to be asserted
2:0	0h RO	Reserved.

### 15.1.4 Revision ID (RID)—Offset 8h

Revision ID

#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 23  
**Function:** 0

**Default:** See Register

7		4	0
0	0	0	0
RID			



Bit Range	Default and Access	Field Name (ID): Description
7:0	-- RO	<b>Revision ID (RID):</b> Indicates stepping of the host controller hardware. See the Device and Version ID Table in Volume 1 for the default value.

### 15.1.5 Programming Interface (PI)—Offset 9h

Programming Interface

#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 23  
**Function:** 0

**Default:** 1h

7	4	0
0	0	1
IF		

Bit Range	Default and Access	Field Name (ID): Description
7:0	1h RO	<b>Interface (IF):</b> If CC.SCC=06h (AHCI mode), it indicates that this is an AHCI HBA that has a major revision of 1.  If CC.SCC=04h (RAID mode), it indicates that there is no programming interface (IF=00h).

### 15.1.6 Class Code (CC)—Offset Ah

Class Code

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 23  
**Function:** 0

**Default:** 106h

15	12	8	4	0
0	0	1	0	0
BCC			SCC	



Bit Range	Default and Access	Field Name (ID): Description						
15:8	1h RO	<b>Base Class Code (BCC):</b> Indicates that this is a mass storage device.						
7:0	6h RO	<p><b>Sub Class Code (SCC):</b> This field specifies the sub-class code of the controller, per the table below:</p> <table border="1"> <thead> <tr> <th>SATAGC.SMS</th> <th>SCC Register Value</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>06h (AHCI Controller)</td> </tr> <tr> <td>1b</td> <td>04h (RAID Controller)</td> </tr> </tbody> </table>	SATAGC.SMS	SCC Register Value	0b	06h (AHCI Controller)	1b	04h (RAID Controller)
SATAGC.SMS	SCC Register Value							
0b	06h (AHCI Controller)							
1b	04h (RAID Controller)							

### 15.1.7 Cache Line Size (CLS)—Offset Ch


Cache Line Size

#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Cache Line Size (CLS):</b> This register has no meaning for the SATA controller.

### 15.1.8 Master Latency Timer (MLT)—Offset Dh


Master Latency Timer

#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Master Latency Timer (MLT):</b> This register has no meaning for the SATA controller.

### 15.1.9 Header Type (HTYPE)—Offset Eh


Header Type

#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	<b>Multi-function Device (MFD):</b> Indicates this controller is not part of a multi-function device.
6:0	0h RO	<b>Header Layout (HL):</b> Indicates that the controller uses a target device layout.

### 15.1.10 MSI-X Table Base Address (MXTBA)—Offset 10h


MSI-X Table Base Address. This BAR is used to allocate 32K, 16K or 8K Memory space for the MSI-X Table. The Memory space size is determined by BIOS by making bit-14 and bit-13 Read-Only '1' or Read-Write '0' based on SATAGC.MSS[1:0].

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:15	0h RW	<b>Base Address (BA):</b> Base address of memory space.
14	0h RW	<b>Base Address Bit 14 (BAB14):</b> When SATAGC.MSS[1:0]=00, this bit is Read Only '0' else it's Read Write '0'.
13	0h RW	<b>Base Address Bit 13 (BAB13):</b> When SATAGC.MSS[1:0]=00 or 01, this bit is Read Only '0' else it's Read Write '0'.
12:4	0h RO	Reserved.
3	0h RO	<b>Prefetchable (PF):</b> Indicates that this range is not pre-fetchable.
2:1	0h RO	<b>Type (TP):</b> Indicates that this range can be mapped anywhere in 32-bit address space.
0	0h RO	<b>Resource Type Indicator (RTE):</b> Indicates a request for Memory space.

### 15.1.11 MXP Base Address (MXPBA)—Offset 14h


This BAR is used to allocate 256-byte Memory space for the MSI-X PBA.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RW	<b>Base Address (BA):</b> Base address of memory space (aligned to 256B).
7:4	0h RO	Reserved.
3	0h RO	<b>Prefetchable (PF):</b> Indicates that this range is not pre-fetchable.
2:1	0h RO	<b>Type (TP):</b> Indicates that this range can be mapped anywhere in 32-bit address space.
0	0h RO	<b>Resource Type Indicator (RTE):</b> Indicates a request for Memory space.





### 15.1.12 AHCI Index Data Pair Base Address (AIDPBA)—Offset 20h


AHCI Index Data Pair Base Address. This BAR is used to allocate I/O space for the AHCI index/data pair mechanism. Note that hardware does not clear the BA bits (including BA4) when switching from IDE mode to non-IDE mode or vice versa. BIOS is responsible for clearing those bits to 0 since the number of writable bits changes after mode switching.

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 1h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:5	0h RW	<b>Base Address (BA):</b> Base address of the I/O space.
4:1	0h RO	Reserved.
0	1h RO	<b>Resource Type Indicator (RTE):</b> Indicates a request for IO space.

### 15.1.13 AHCI Base Address (ABAR)—Offset 24h


ABAR - AHCI Base Address. This register represents a memory BAR allocating space for the AHCI memory registers. Note that bit[31:16] of this register must be programmed to a value greater than 0 to ensure the memory is mapped to an address of 1 MBytes and greater (i.e. ABAR must be 00010000h or greater). Otherwise, memory cycle targeting the ABAR range may not be accepted.. The Memory space size is determined by BIOS by making bit 15:11 Read-Only '1' or Read-Write '0' based on SATAGC.ASSEL[1:0].

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:19	0h RW	<b>Base Address (BA):</b> Base address of register memory space.
18	0h RW	<b>Base Address Bit 18 (BAB18):</b> When SATAGC.ASSEL[2:0] selects an ABAR size bigger than 256K, this bit is Read Only '0' else it's Read Write '0'.
17	0h RW	<b>Base Address Bit 17 (BAB17):</b> When SATAGC.ASSEL[2:0] selects an ABAR size bigger than 128K, this bit is Read Only '0' else it's Read Write '0'.
16	0h RW	<b>Base Address Bit 16 (BAB16):</b> When SATAGC.ASSEL[2:0] selects an ABAR size bigger than 64K, this bit is Read Only '0' else it's Read Write '0'.
15	0h RW	<b>Base Address Bit 15 (BAB15):</b> When SATAGC.ASSEL[2:0] selects an ABAR size bigger than 32K, this bit is Read Only '0' else it's Read Write '0'.
14	0h RW	<b>Base Address Bit 14 (BAB14):</b> When SATAGC.ASSEL[2:0] selects an ABAR size bigger than 16K, this bit is Read Only '0' else it's Read Write '0'.
13:11	0h RW	<b>Base Address Bit 13-11 (BAB1311):</b> When SATAGC.ASSEL[2:0] selects an ABAR size bigger than 2K, this bit is Read Only '0' else it's Read Write '0'.
10:4	0h RO	Reserved.
3	0h RO	<b>Prefetchable (PF):</b> Indicates that this range is not pre-fetchable
2:1	0h RO	<b>Type (TP):</b> Indicates that this range can be mapped anywhere in 32-bit address space
0	0h RO	<b>Resource Type Indicator (RTE):</b> Indicates a request for register memory space.

### 15.1.14 Sub System Identifiers (SS)—Offset 2Ch


Sub System Identifiers. This register is initialized to logic 0 by the assertion of PLTRST#. This register can be written only once after PLTRST# de-assertion. This register is not reset by FLR.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/O	<b>Subsystem ID (SSID):</b> This is written by BIOS. No hardware action taken on this value.
15:0	0h RW/O	<b>Subsystem Vendor ID (SSVID):</b> This is written by BIOS. No hardware action taken on this value.

### 15.1.15 Capabilities Pointer (CAP)—Offset 34h


Capabilities Pointer

#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 23  
**Function:** 0

**Default:** 80h



Bit Range	Default and Access	Field Name (ID): Description
7:0	80h RW/L	<b>Capability Pointer (CP):</b> Indicates that the first capability pointer offset is 80h. <b>Note:</b> Refer to SATAGC.REGLOCK description in order to lock the register to become RO. This register is not reset by FLR.

### 15.1.16 Interrupt Information (INTR)—Offset 3Ch

Interrupt Information

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 23  
**Function:** 0

**Default:** 100h



15	12	8	4	0
0	0	0	0	0
0	0	0	1	0
0	0	0	0	0
0	0	0	0	0
IPIN				ILINE

Bit Range	Default and Access	Field Name (ID): Description
15:8	1h RW/O	<b>Interrupt Pin (IPIN):</b> This register tells which interrupt pin the device function uses. A value of 1 corresponds to INTA#. A value of 2 corresponds to INTB#. A value of 3 corresponds to INTC#. A value of 4 corresponds to INTD#. This register is not reset by FLR.
7:0	0h RW	<b>Interrupt Line (ILINE):</b> Software written value to indicate which interrupt line (vector) the interrupt is connected to. No hardware action is taken on this register. Interrupt Line register is not reset by FLR.

### 15.1.17 PCI Power Management Capability ID (PID)—Offset 70h

PCI Power Management Capability ID

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 23  
**Function:** 0

**Default:** A801h

15	12	8	4	0
1	0	1	0	0
1	0	0	0	0
0	0	0	0	0
0	0	0	0	1
NEXT				CID

Bit Range	Default and Access	Field Name (ID): Description
15:8	A8h RW/L	<b>Next Capability (NEXT):</b> A8h is the location of the Serial ATA capability structure. <b>Note:</b> Refer to the SGC.REGLOCK description in order to lock the register to become RO.
7:0	1h RO	<b>Cap ID (CID):</b> Indicates that this pointer is a PCI power management capability.

### 15.1.18 PCI Power Management Capabilities (PC)—Offset 72h

PCI Power Management Capabilities

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 23  
**Function:** 0

**Default:** 4003h



15		12		8		4		0
0	1	0	0	0	0	0	0	1
PME_Support				D2_Support	D1_Support	Aux_Current	DSI	RSVD
						PMEC		VS

Bit Range	Default and Access	Field Name (ID): Description
15:11	8h RO	<b>PME_Support (PME_Support):</b> The default value is 01000 which indicates PME# can be generated from the D3HOT state in the SATA controller.
10	0h RO	<b>D2_Support (D2_Support):</b> The D2 state is not supported.
9	0h RO	<b>D1_Support (D1_Support):</b> The D1 state is not supported.
8:6	0h RO	<b>Aux_Current (Aux_Current):</b> PME# from D3COLD state is not supported, therefore this field is 000b.
5	0h RO	<b>Device Specific Initialization (DSI):</b> Indicates that no device-specific initialization is required.
4	0h RO	Reserved.
3	0h RO	<b>PME Clock (PMEC):</b> Indicates that PCI clock is not required to generate PME#.
2:0	3h RO	<b>Version (VS):</b> Indicates support for Revision 1.2 of the PCI Power Management Specification.

### 15.1.19 PCI Power Management Control and Status (PMCS)— Offset 74h

PCI Power Management Control and Status

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 23  
**Function:** 0

**Default:** 8h

15		12		8		4		0	
0	0	0	0	0	0	0	0	0	
PMES	RSVD			PMEE	RSVD		NSFRST	RSVD	PS



Bit Range	Default and Access	Field Name (ID): Description
15	0h RW/1C	<b>PME Status (PMES):</b> Bit is set when a PME event is to be requested, and if this bit and PMEE is set, a PME# will be generated from the SATA controller.
14:9	0h RO	Reserved.
8	0h RW	<b>PME Enable (PMEE):</b> When set, the SATA controller asserts PME# when exiting D3 <sub>HOT</sub> on a wake event. <b>Note:</b> Software is advised to clear PMEE and PMES together prior to changing CC.SCC through SATAGC.SMS.
7:4	0h RO	Reserved.
3	1h RO	<b>No Soft Reset (NSFRST):</b> These bits are used to indicate whether devices transitioning from D3 <sub>HOT</sub> state to D0 state will perform an internal reset.  0 = Device transitioning from D3 <sub>HOT</sub> state to D0 state perform an internal reset. 1 = Device transitioning from D3 <sub>HOT</sub> state to D0 state do not perform an internal reset.  Configuration content is preserved. Upon transition from the D3 <sub>HOT</sub> state to D0 state initialized state, no additional operating system intervention is required to preserve configuration context beyond writing to the PowerState bits.  Regardless of this bit, the controller transition from D3 <sub>HOT</sub> state to D0 state by a system or bus segment reset will return to the state D0 uninitialized with only PME context preserved if PME is supported and enabled.
2	0h RO	Reserved.
1:0	0h RW	<b>Power State (PS):</b> These bits are used both to determine the current power state of the SATA controller and to set a new power state.  00 = D0 state 11 = D3 <sub>HOT</sub> state  When in the D3 <sub>HOT</sub> state, the controller's configuration space is available, but the I/O and memory spaces are not. Additionally, interrupts are blocked.

### 15.1.20 Message Signaled Interrupt Identifier (MID)—Offset 80h

Message Signaled Interrupt Identifier

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 23  
**Function:** 0

**Default:** 7005h

15	12	8	4	0
0	1	1	1	0
0	0	0	0	0
0	0	0	0	0
0	1	0	1	1
NEXT				CID



Bit Range	Default and Access	Field Name (ID): Description
15:8	70h RW/L	<b>Next Pointer (NEXT):</b> Indicates the next item in the list is the PCI power management pointer. BIOS may program this field to A8h indicating that the next item is Serial ATA Capability Structure. <b>Note:</b> Refer the SGC.REGLOCK description in order to lock the register to become RO.
7:0	5h RO	<b>Capability ID (CID):</b> Capabilities ID indicates MSI.

### 15.1.21 Message Signaled Interrupt Message Control (MC)—Offset 82h


Message Signaled Interrupt Message Control

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RO	Reserved.
7	0h RO	<b>64 Bit Address Capable (C64):</b> Capable of generating a 32-bit message only.
6:4	0h RO	<b>Multiple Message Enable (MME):</b> When this field is cleared to 000 (and MSIE is set), only a single MSI message will be generated for all SATA ports, and bits [15:0] of the message vector will be driven from MD[15:0].
3:1	0h RO	<b>Multiple Message Capable (MMC):</b> Not supported.
0	0h RW	<b>MSI Enable (MSIE):</b> If set, MSI is enabled and traditional interrupt pins are not used to generate interrupts. Note that CMD.ID bit has not effect on MSI. Software must clear this bit to 0 to disable MSI first before changing the number of messages allocated in the MMC field.

### 15.1.22 Message Signaled Interrupt Message Address (MA)—Offset 84h

Message Signaled Interrupt Message Address


#### Access Method



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>Address (ADDR):</b> Lower 32 bits of the system specified message address, always DWORD aligned.
1:0	0h RO	Reserved.

### 15.1.23 Message Signaled Interrupt Message Data (MD)—Offset 88h

Message Signaled Interrupt Message Data

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RW	<b>Data (DATA):</b> This 16-bit field is programmed by system software if MSI is enabled. Its content is driven onto the lower word of the data bus of the MSI memory write transaction.

### 15.1.24 Port Mapping Register (MAP)—Offset 90h

Port Mapping Register

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0





Default: 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
	RSVD	SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1
						SPD0	RSVD	PCD

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW/O	<p><b>SATA Port 7 Disable (SPD7):</b> Software programs these bits to disable a SATA port on the controller.</p> <p>1 = Port 7 is disabled. 0 = Port 7 is enabled.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>To ensure a port is properly disabled, BIOS shall configure MAP.SPД first and then configure PCS.PxE.</li> <li>This field is not reset by FLR.</li> </ol>
22	0h RW/O	<p><b>SATA Port 6 Disable (SPD6):</b> Software programs these bits to disable a SATA port on the controller.</p> <p>1 = Port 6 is disabled. 0 = Port 6 is enabled.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>To ensure a port is properly disabled, BIOS shall configure MAP.SPД first and then configure PCS.PxE.</li> <li>This field is not reset by FLR.</li> </ol>
21	0h RW/O	<p><b>SATA Port 5 Disable (SPD5):</b> Software programs these bits to disable a SATA port on the controller.</p> <p>1 = Port 5 is disabled. 0 = Port 5 is enabled.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>To ensure a port is properly disabled, BIOS shall configure MAP.SPД first and then configure PCS.PxE.</li> <li>This field is not reset by FLR.</li> </ol>
20	0h RW/O	<p><b>SATA Port 4 Disable (SPD4):</b> Software programs these bits to disable a SATA port on the controller.</p> <p>1 = Port 4 is disabled. 0 = Port 4 is enabled.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>To ensure a port is properly disabled, BIOS shall configure MAP.SPД first and then configure PCS.PxE.</li> <li>This field is not reset by FLR.</li> </ol>
19	0h RW/O	<p><b>SATA Port 3 Disable (SPD3):</b> MAP.SPД3 (for SPT-H) Software programs these bits to disable a SATA port on the controller.</p> <p>1 = Port 3 is disabled. 0 = Port 3 is enabled.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>To ensure a port is properly disabled, BIOS shall configure MAP.SPД first and then configure PCS.PxE.</li> <li>This field is not reset by FLR.</li> </ol>



Bit Range	Default and Access	Field Name (ID): Description
18	0h RW/O	<p><b>SATA Port 2 Disable (SPD2):</b> Software programs these bits to disable a SATA port on the controller.</p> <p>1 = Port 2 is disabled. 0 = Port 2 is enabled.</p> <p><b>Notes:</b> 1. To ensure a port is properly disabled, BIOS shall configure MAP.SPD first and then configure PCS.PxE. 2. This field is not reset by FLR.</p>
17	0h RW/O	<p><b>SATA Port 1 Disable (SPD1):</b> Software programs these bits to disable a SATA port on the controller.</p> <p>1 = Port 1 is disabled. 0 = Port 1 is enabled.</p> <p><b>Notes:</b> 1. To ensure a port is properly disabled, BIOS shall configure MAP.SPD first and then configure PCS.PxE. 2. This field is not reset by FLR.</p>
16	0h RW/O	<p><b>SATA Port 0 Disable (SPD0):</b> Software programs these bits to disable a SATA port on the controller.</p> <p>1 = Port 0 is disabled. 0 = Port 0 is enabled.</p> <p><b>Notes:</b> 1. To ensure a port is properly disabled, BIOS shall configure MAP.SPD first and then configure PCS.PxE. 2. This field is not reset by FLR.</p>
15:8	0h RO	Reserved.
7:0	0h RW	<p><b>Port Clock Disable (PCD):</b> 0 = All clocks to the associated port logic will operate normally. 1 = The backbone clock driven to the associated port logic is gated and will not toggle.</p> <p>Assignment of the bits is: Bit 7: Port 7 Bit 6: Port 6 Bit 5: Port 5 Bit 4: Port 4 Bit 3: Port 3 Bit 2: Port 2 Bit 1: Port 1 Bit 0: Port 0</p> <p>If a particular port is not available, software shall set the corresponding bit to 1. Software can also set the corresponding bit(s) to 1 after disabling particular port(s).</p> <p>Software cannot set the PCD [port x]='1' if the corresponding PCS.PxE='1' or AHCI GHC.PI[x]='1'.</p>

### 15.1.25 Port Control and Status (PCS)—Offset 94h

Port Control and Status. By default, the SATA ports are set (by hardware) to the disabled state (e.g. bits[5:0] == '0') as a result of an initial power on reset. When enabled by software, the ports can transition between the on, partial, and slumber states and can detect devices. When disabled, the port is in the off state and cannot detect any devices. This register is not reset by FLR. Note: AHCI specific notes: If an AHCI-aware or RAID enabled operating system is being booted then system BIOS shall insure that all supported SATA ports are enabled prior to passing control to the OS. Once the AHCI aware OS is booted it becomes the enabling/disabling policy owner for the individual SATA ports. This is accomplished by manipulating a port's PxSCTL.DET and PxCMD.SUD fields. Because an AHCI or RAID aware OS will typically not have



knowledge of the PxE bits and because the PxE bits act as master on/off switches for the ports, pre-boot software must insure that these bits are set to '1' prior to booting the OS, regardless as to whether or not a device is currently on the port.

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0						
1	8	4	0	6	2									
0	0	0	0	0	0	0	0	0						
0	0	0	0	0	0	0	0	0						
	RSVD	P7P	P6P	P5P	P4P	P3P	P2P	P1P	P0P					
						RSVD	P7E	P6E	P5E	P4E	P3E	P2E	P1E	P0E

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RO	<b>Port 7 Present (P7P):</b> This bit is set when COMINIT is received as a response to COMRESET. 0 = No device detected. 1 = The presence of a device on Port 7 has been detected.  The status of this bit may change at any time. This bit is cleared when the port is disabled using P7E. This bit is not cleared upon surprise removal of a device.
22	0h RO	<b>Port 6 Present (P6P):</b> This bit is set when COMINIT is received as a response to COMRESET. 0 = No device detected. 1 = The presence of a device on Port 6 has been detected.  The status of this bit may change at any time. This bit is cleared when the port is disabled using P6E. This bit is not cleared upon surprise removal of a device.
21	0h RO	<b>Port 5 Present (P5P):</b> This bit is set when COMINIT is received as a response to COMRESET. 0 = No device detected. 1 = The presence of a device on Port 5 has been detected.  The status of this bit may change at any time. This bit is cleared when the port is disabled using P5E. This bit is not cleared upon surprise removal of a device.
20	0h RO	<b>Port 4 Present (P4P):</b> This bit is set when COMINIT is received as a response to COMRESET. 0 = No device detected. 1 = The presence of a device on Port 4 has been detected.  The status of this bit may change at any time. This bit is cleared when the port is disabled using P4E. This bit is not cleared upon surprise removal of a device.
19	0h RO	<b>Port 3 Present (P3P):</b> This bit is set when COMINIT is received as a response to COMRESET. 0 = No device detected. 1 = The presence of a device on Port 3 has been detected.  The status of this bit may change at any time. This bit is cleared when the port is disabled using P3E. This bit is not cleared upon surprise removal of a device.



Bit Range	Default and Access	Field Name (ID): Description
18	0h RO	<p><b>Port 2 Present (P2P):</b> This bit is set when COMINIT is received as a response to COMRESET.</p> <p>0 = No device detected. 1 = The presence of a device on Port 2 has been detected.</p> <p>The status of this bit may change at any time. This bit is cleared when the port is disabled using P2E. This bit is not cleared upon surprise removal of a device.</p>
17	0h RO	<p><b>Port 1 Present (P1P):</b> This bit is set when COMINIT is received as a response to COMRESET.</p> <p>0 = No device detected. 1 = The presence of a device on Port 1 has been detected.</p> <p>The status of this bit may change at any time. This bit is cleared when the port is disabled using P1E. This bit is not cleared upon surprise removal of a device.</p>
16	0h RO	<p><b>Port 0 Present (POP):</b> This bit is set when COMINIT is received as a response to COMRESET.</p> <p>0 = No device detected. 1 = The presence of a device on Port 0 has been detected.</p> <p>The status of this bit may change at any time. This bit is cleared when the port is disabled using P0E. This bit is not cleared upon surprise removal of a device.</p>
15:8	0h RO	Reserved.
7	0h RW	<p><b>Port 7 Enabled (P7E):</b></p> <p>0 = Disabled. The port is in the 'off' state and cannot detect any devices. 1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.</p> <p><b>Note:</b> This bit takes precedence over P7CMD.SUD (offset ABAR+498h:bit 1). When MAP.SPD[7] is 1, this is reserved and is read-only 0.</p>
6	0h RW	<p><b>Port 6 Enabled (P6E):</b></p> <p>0 = Disabled. The port is in the 'off' state and cannot detect any devices. 1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.</p> <p><b>Note:</b> This bit takes precedence over P6CMD.SUD (offset ABAR+418h:bit 1). When MAP.SPD[6] is 1, this is reserved and is read-only 0.</p>
5	0h RW	<p><b>Port 5 Enabled (P5E):</b></p> <p>0 = Disabled. The port is in the 'off' state and cannot detect any devices. 1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.</p> <p><b>Note:</b> This bit takes precedence over P5CMD.SUD (offset ABAR+398h:bit 1). When MAP.SPD[5] is 1, this is reserved and is read-only 0.</p>
4	0h RW	<p><b>Port 4 Enabled (P4E):</b></p> <p>0 = Disabled. The port is in the 'off' state and cannot detect any devices. 1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.</p> <p><b>Note:</b> This bit takes precedence over P4CMD.SUD (offset ABAR+318h:bit 1). When MAP.SPD[4] is 1, this is reserved and is read-only 0.</p>
3	0h RW	<p><b>Port 3 Enabled (P3E):</b></p> <p>0 = Disabled. The port is in the 'off' state and cannot detect any devices. 1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.</p> <p><b>Note:</b> This bit takes precedence over P3CMD.SUD (offset ABAR+298h:bit 1). When MAP.SPD[3] is 1, this is reserved and is read-only 0.</p>



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<p><b>Port 2 Enabled (P2E):</b>            0 = Disabled. The port is in the 'off' state and cannot detect any devices.            1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.</p> <p><b>Note:</b> This bit takes precedence over P2CMD.SUD (offset ABAR+218h:bit 1). When MAP.SPD[2] is 1, this is reserved and is read-only 0.</p>
1	0h RW	<p><b>Port 1 Enabled (P1E):</b>            0 = Disabled. The port is in the 'off' state and cannot detect any devices.            1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.</p> <p><b>Note:</b> This bit takes precedence over P1CMD.SUD (offset ABAR+198h:bit 1). When MAP.SPD[1] is 1, this is reserved and is read-only 0.</p>
0	0h RW	<p><b>Port 0 Enabled (P0E):</b>            0 = Disabled. The port is in the 'off' state and cannot detect any devices.            1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.</p> <p><b>Note:</b> This bit takes precedence over P0CMD.SUD (offset ABAR+118h:bit 1). When MAP.SPD[0] is 1, this is reserved and is read-only 0.</p>

### 15.1.26 SATA General Configuration (SATAGC)—Offset 9Ch

SATA General Configuration

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)


**Device:** 23  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0							
1	8	4	0	6	2										
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0							
REGLOCK		RSVD		SMS	DPPEE	WRRSELMPS	CPEE	SCFD	URRE	URD	AIE	DEVIDSEL	FLRCSSEL	MSS	ASSEL



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/O	<p><b>Register Lock (REGLOCK):</b>            0 = Will not lock CAP.CP, PID.NEXT, MID.NEXT, or SATACR0.NEXT            1 = Setting this bit will lock CAP.CP, PID.NEXT, MID.NEXT, and SATACR0.NEXT. Once locked, these register bits will become RO. BIOS is requested to program this field to '1' prior to OS handoff.</p> <p><b>Note:</b> This field is not reset by FLR.</p>
30:17	0h RO	Reserved.
16	0h RW	<p><b>SATA Mode Select (SMS):</b> Software programs these bits to control the mode in which the SATA Controller should operate:</p> <p>0b = AHCI mode            1b = RAID mode</p> <p><b>Notes:</b>            1. Software shall not manipulate MAP.SMS during runtime operation; i.e. the operating system will not do this. The BIOS may choose to switch from one mode to another during POST.            2. These bits are not reset by FLR.</p>
15	0h RW	<p><b>Data Phase Parity Error Eenable (DPPEE):</b> When '1', IOSF data phase parity error handling is enabled. When '0', the data phase parity error handling is disabled.</p> <p><b>Note:</b> This field is not reset by FLR.</p>
14:12	0h RW	<p><b>Write Request Size Select/Max Payload Size (WRRSELMP):</b> These two bits select the max write request size that SATA host controller will initiate for DMA write to memory. SATA host controller will internally break up larger write request based on these bits. The request is address-aligned to the selected size.</p> <p>Defined encodings for this field are:</p> <p>000b = 128 address aligned bytes max payload size            111b = 64 address aligned bytes max payload size.            All other values are reserved for SATA host controller.</p> <p><b>Note:</b> This field is not reset by FLR (not supported).</p>
11	0h RW	<p><b>Command Parity Error Enable (CPEE):</b> When '1', command parity error handling is enable. When '0' the command parity error handling is disabled.</p> <p><b>Note:</b> This field is not reset by FLR.</p>
10	0h RW	<p><b>SATA Controller Function Disable (SCFD):</b> BIOS program this bit to 1 to disable the SATA Controller function. When 0, SATA Controller function is enabled. When disable, SATA Host Controller will not claimed the register access targeting its Configuration Space. In IOSF primary Fabric Decode scheme, it's expected BIOS also program the corresponding bit used by the Fabric Decoder accordingly hence both SATA SIP and Fabric Decoder are in sync, and BIOS need to program this bit before programming the one in Fabric Decoder. Once this bit is set, BIOS is not able to revert it back to Function Enable until next round of platform reset.</p>
9	0h RW	<p><b>Unsupported Request Reporting Enable (URRE):</b> If set to 1 by software, it allows reporting of an Unsupported Request as a system error. If both URRE and PCI configuration SERR# Enable registers are set to a 1, then the agent must set the Signaled System Error bit in the PCI Status register and send a DO_SERR message in IOSF-SB interface.</p>
8	0h RW/1C	<p><b>Unsupported Request Detected (URD):</b> Set to 1 by hardware upon detecting an Unspported Request on IOSF Primary interface that is not considered Advisory Non-Fatal. Cleared to 0 by SW.</p>



Bit Range	Default and Access	Field Name (ID): Description
7	0h RW/O	<p><b>Alternate ID Enable (AIE):</b>            0 = Clearing this bit when in RAID mode, the SATA Controller located at Device 23: Function 0 will report its Device ID as 2822h for Desktop SKUs or 282Ah for Mobile SKUs of the PCH. Clearing this bit is required for the Intel® Rapid Storage Technology driver (including the Microsoft* Windows* Vista operating system and later in-box version of the driver) to load on the platform. Intel® Smart Response Technology also requires that the bit be cleared in order to be enabled on the platform.            1 = Setting this bit when in RAID mode, the SATA Controller located at Device 23: Function 0 will report its Device ID as A107h for Desktop SKUs or 9D07h for Mobile SKUs of the Chipset. This setting will prevent the Intel® Rapid Storage Technology driver (including the Microsoft* Windows* operating system in-box version of the driver) from loading on the platform. During the Microsoft* Windows* OS installation, the user will be required to "load" (formerly done by pressing the F6 button on the keyboard) the appropriate RAID storage driver that is enabled by this setting.</p> <p><b>Note:</b> BIOS is recommended to program this bit prior to programming the MAP.SMS field to reflect RAID.</p> <p>This field is reset by PLTRST# and BIOS is required to reprogram the value (either 0 or 1) after resuming from S3, S4 or S5. This insures that the value is properly and cannot be changed during runtime.</p> <p><b>Note:</b> This field is not reset by FLR (not supported).</p>
6	0h RW/O	<p><b>AIE0 DevID Selection (DEVIDSEL):</b> This register allows BIOS to select Device ID when AIE=0 and Server Feature (SATA AIE DEVIDSEL) Disable =0. This bit only has effect in Desktop SKU. In Mobile SKU this bit has no effect at all. Refer to config register offset 09h PI for usage.</p> <p>0 : 2822h            1 : 2826h</p> <p><b>Note:</b> WBG BIOS is required to program this field to 1 together with the write to the AIE bit in a single configuration write cycle. LPT BIOS is required to program this bit to 0 together with the write to the AIE bit in a single configuration write cycle.</p> <p><b>Note:</b> When Server Feature (SATA AIE DEVIDSEL) Disable is programmed to 1, this disables the writeability of this DEVIDSEL register bit, and becomes RO with a value of 0, which only allows a choice of 2822h.</p> <p><b>Note:</b> This field is not reset by FLR.</p>



Bit Range	Default and Access	Field Name (ID): Description																		
5	0h RW/O	<p><b>FLR Capability Selection (FLRCSEL):</b> This allows the FLR Capability to be bypassed. Refer to config offset B0h. BIOS is required to program this bit to 1 and config offset A8h SATACR0.NEXT to 00h.</p> <p><b>Note:</b> This field is not reset by FLR.</p>																		
4:3	0h RW/O	<p><b>MXTBA Size Select (MSS):</b> These 2 bits select the size of the Memory space for the MSI-X Table defined in BAR 0 (Configuration space offset 10h).</p> <table border="0"> <tr> <td>MSS[1:0]</td> <td>MSI-X Table Memory space size</td> </tr> <tr> <td>00</td> <td>32K</td> </tr> <tr> <td>01</td> <td>16K</td> </tr> <tr> <td>10</td> <td>8K</td> </tr> <tr> <td>11</td> <td>Reserved</td> </tr> </table> <p><b>Note:</b> This field is not reset by FLR (not supported).</p>	MSS[1:0]	MSI-X Table Memory space size	00	32K	01	16K	10	8K	11	Reserved								
MSS[1:0]	MSI-X Table Memory space size																			
00	32K																			
01	16K																			
10	8K																			
11	Reserved																			
2:0	0h RW/O	<p><b>ABAR Size Select (ASSEL):</b> These 3 bits select the size of the Memory space for the ABAR in BAR 5 (Configuration space offset 24h).</p> <table border="0"> <tr> <td>ASSEL[2:0]</td> <td>ABAR Memory space size</td> </tr> <tr> <td>000</td> <td>2K</td> </tr> <tr> <td>001</td> <td>16K</td> </tr> <tr> <td>010</td> <td>32K</td> </tr> <tr> <td>011</td> <td>64K</td> </tr> <tr> <td>100</td> <td>128K</td> </tr> <tr> <td>101</td> <td>256K</td> </tr> <tr> <td>110</td> <td>512K</td> </tr> <tr> <td>111</td> <td>Reserved</td> </tr> </table> <p><b>Note:</b> This field is not reset by FLR (not supported).</p>	ASSEL[2:0]	ABAR Memory space size	000	2K	001	16K	010	32K	011	64K	100	128K	101	256K	110	512K	111	Reserved
ASSEL[2:0]	ABAR Memory space size																			
000	2K																			
001	16K																			
010	32K																			
011	64K																			
100	128K																			
101	256K																			
110	512K																			
111	Reserved																			

### 15.1.27 SATA Initialization Register Index (SIRI)—Offset A0h


SATA Initialization Register Index

#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
7:2	0h RW	<b>Index (IDX):</b> 6-bit index pointer into the 256-byte space. Data is written into the SIRD register and read from the SIRD register. This point to a DWord register. The byte enables on the SIRD register affect what will be written.
1:0	0h RO	Reserved.

### 15.1.28 SATA Initialization Register Data (SIRD)—Offset A4h


SATA Initialization Register Data

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Data (DTA):</b> 32-bit data value that is written to the register pointed to by SIRD, or read from the register pointed to by SIRD.

### 15.1.29 Serial ATA Capability Register 0 (SATACR0)—Offset A8h


Note that the SATACR0.NEXT is not changed from RO to become RWO because there is an existing method (SATAGC.FLRCSSSEL bit) to bypass the FLR Capability structure. And FLR Capability ID.NEXT is already indicating end of capability structure, it does not need change to be RWO.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 100012h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	1h RO	<b>Major Revision (MAJREV):</b> Major revision number of the SATA Capability Pointer implemented.
19:16	0h RO	<b>Minor Revision (MINREV):</b> Minor revision number of the SATA Capability Pointer implemented.
15:8	0h RW/L	<b>Next Capability Pointer (NEXT):</b> 00h indicating the final item in the Capability List. The RW/L register attribute allows for flexibility in determining the capability structure available in this PCI function. Refer to SATAGC.REGLOCK description in order to lock the register to become RO. This register is not reset by FLR.
7:0	12h RO	<b>Capability ID (CAP):</b> The value of 12h has been assigned by the PCI SIG to designate the SATA Capability pointer.

### 15.1.30 Serial ATA Capability Register 1 (SATACR1)—Offset ACh

Serial ATA Capability Register 1.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 48h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 1 0 0	1 0 0 0
RSVD				BAROFST			BARLOC	



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:4	4h RO	<b>BAR Offset (BAROFST):</b> Indicates the offset into the BAR where the Index/Data pair are located (in DWord granularity). The Index and Data I/O registers are located at offset 10h within the I/O space defined by LBAR. A value of 004h indicates offset 10h. 000h = 0h offset 001h = 4h offset 002h = 8h offset 003h = 8h offset 004h = 10h offset ... FFFh = 3FFFh offset (maximum 16KB)
3:0	8h RO	<b>BAR Location (BARLOC):</b> Indicates the absolute PCI Configuration register address of the BAR containing the Index/Data pair (in DWord granularity). The Index and Data I/O registers reside within the space defined by LBAR in the SATA controller. A value of 8h indicates offset 20h, which is LBAR. 0000 - 0011b = reserved 0100b = 10h => BAR0 0101b = 14h => BAR1 0110b = 18h => BAR2 0111b = 1Ch => BAR3 1000b = 20h => LBAR 1001b = 24h => BAR5 1010-1110b = reserved 1111b = Index/Data pair in PCI Configuration space. This is not supported in the PCH.

### 15.1.31 Scratch Pad (SP)—Offset C0h


Scratch Pad.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Data (DT):</b> This is a read/write register that is available for software to use. No hardware action is taken on this register.

### 15.1.32 MSI-X Identifiers (MXID)—Offset D0h

MSI-X Identifiers

#### Access Method



**Type:** CFG Register  
(Size: 16 bits)

**Device:** 23  
**Function:** 0

**Default:** 11h

15	12	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	0 0 0 1
NEXT			CID	

Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RW/L	<b>Next Pointer (NEXT):</b> Indicates the next item in the list. This may be other capability pointers or it may be the last item in the list. The RW/L register attribute allows for flexibility in determining the capability structure available in this PCI function. Refer to SATAGC.REGLOCK description in order to lock the register to become RO. This register is not reset by FLR.
7:0	11h RO	<b>Capability ID (CID):</b> Capabilities ID indicates this is an MSI-X capability.

### 15.1.33 MSI-X Message Control (MXC)—Offset D2h

MSI-X Message Control

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h

15	12	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
MXE	FM	RSVD	TS	

Bit Range	Default and Access	Field Name (ID): Description
15	0h RW	<b>MSI-X Enable (MXE):</b> If set to '1' and the MSI Enable bit in the MSI Message Control register is cleared to '0', the function is permitted to use MSI-X to request service and is prohibited from using its INTx# pin (if implemented). If cleared to '0', the function is prohibited from using MSI-X to request service.
14	0h RW	<b>Function Mask (FM):</b> If set to '1', all of the vectors associated with the function are masked, regardless of their per vector Mask bit states. If cleared to '0', each vector's Mask bit determines whether the vector is masked or not. Setting or clearing the MSI-X Function Mask bit has no effect on the state of the per vector Mask bits.
13:11	0h RO	Reserved.
10:0	0h RO	<b>Table Size (TS):</b> This value indicates the size of the MSI-X Table as the value n, which is encoded as n - 1. For example, a returned value of 3h corresponds to a table size of 4.



### 15.1.34 MSI-X Table Offset/Table BIR (MXT)—Offset D4h


MSI-X Table Offset / Table BIR

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RO	<b>Table Offset (TO):</b> Used as an offset from the address contained by one of the function's Base Address registers to point to the base of the MSI-X Table. The lower three Table BIR bits are masked off (cleared to 000b) by system software to form a 32-bit Qword-aligned offset.
2:0	0h RO	<b>Table BIR (TBIR):</b> This field indicates which one of a function's Base Address registers, located beginning at 10h in Configuration Space, is used to map the function's MSI-X Table into system memory. A read-only value of '0' means 10h.

### 15.1.35 MSI-X PBA Offset/PBA BIR (MXP)—Offset D8h


MSI-X PBA Offset / PBA BIR

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RO	<b>PBA Offset (PBAO):</b> Used as an offset from the address contained by one of the function's Base Address registers to point to the base of the MSI-X PBA. The lower three PBA BIR bits are masked off (cleared to 000b) by software to form a 32-bit Qword-aligned offset.
2:0	0h RO	<b>PBA BIR (PBIR):</b> This field indicates which one of a function's Base Address registers, located beginning at 10h in Configuration Space, is used to map the function's MSI-X PBA into system memory. A read-only value of '1' means 14h.



### 15.1.36 BIST FIS Control/Status (BFCS)—Offset E0h


BIST FIS Control/Status

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17	0h RW	<p><b>Port 7 BIST FIS Initiate (P7BFI):</b> When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 7, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 7 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PCS.P7E prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P7BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.</p> <p><b>Note:</b> Bit may be Reserved depending on if port is available in the given SKU. See Volume 1, Chapter 1 for details if port is available.</p>
16	0h RW	<p><b>Port 6 BIST FIS Initiate (P6BFI):</b> When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 6, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 6 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PCS.P6E prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P6BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.</p> <p><b>Note:</b> Bit may be Reserved depending on if port is available in the given SKU. See Volume 1, Chapter 1 for details if port is available.</p>
15	0h RW	<p><b>Port 5 BIST FIS Initiate (P5BFI):</b> When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 5, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 5 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PCS.P5E prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P5BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.</p>
14	0h RW	<p><b>Port 4 BIST FIS Initiate (P4BFI):</b> When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 4, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 4 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PCS.P4E prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P4BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.</p>



Bit Range	Default and Access	Field Name (ID): Description
13	0h RW	<b>Port 3 BIST FIS Initiate (P3BFI):</b> When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 3, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 3 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PCS.P3E prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P3BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
12	0h RW	<b>Port 2 BIST FIS Initiate (P2BFI):</b> When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 2, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 2 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PCS.P2E prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P2BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
11	0h RW/1C	<b>BIST FIS Successful (BFS):</b> 0 = Software clears this bit by writing a 1 to it. 1 = This bit is set any time a BIST FIS transmitted by PCH receives an R_OK completion status from the device.  <b>Note:</b> This bit must be cleared by software prior to initiating a BIST FIS.
10	0h RW/1C	<b>BIST FIS Failed (BFF):</b> 0 = Software clears this bit by writing a 1 to it. 1 = This bit is set any time a BIST FIS transmitted by PCH receives an R_ERR completion status from the device.  <b>Note:</b> This bit must be cleared by software prior to initiating a BIST FIS.
9	0h RW	<b>Port 1 BIST FIS Initiate (P1BFI):</b> When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 1, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 1 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PCS.P1E prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P1BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
8	0h RW	<b>Port 0 BIST FIS Initiate (P0BFI):</b> When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 0, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 0 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PCS.P0E prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P0BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
7:2	0h RW	<b>BIST FIS Parameters (BFP):</b> These 6 bits form the contents of the upper 6 bits of the BIST FIS Pattern Definition in any BIST FIS transmitted by the PCH. This field is not port specific— its contents will be used for any BIST FIS initiated on port 0, port 1, port 2, or port 3.  The specific bit definitions are: Bit 7: T – Far End Transmit mode Bit 6: A – Align Bypass mode Bit 5: S – Bypass Scrambling Bit 4: L – Far End Retimed Loopback Bit 3: F – Far End Analog Loopback Bit 2: P – Primitive bit for use with Transmit mode
1:0	0h RO	Reserved.

### 15.1.37 BIST FIS Transmit Data 1 (BFTD1)—Offset E4h

BIST FIS Transmit Data 1




**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Data (DATA):</b> The data programmed into this register will form the contents of the second DW of any BIST FIS initiated by the SATA controller. This register is not port specific - its contents will be used for BIST FIS initiated on any port. Although the 2nd and 3rd DWs of the BIST FIS are only meaningful when the T bit of the BIST FIS is set to indicate Far-End Transmit mode, this register's contents will be transmitted as the BIST FIS 2nd DW regardless of whether or not the T bit is indicated in the BFCs register.

**15.1.38 BIST FIS Transmit Data 2 (BFTD2)—Offset E8h**


BIST FIS Transmit Data 2

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Data (DATA):</b> The data programmed into this register will form the contents of the third DW of any BIST FIS initiated by the SATA controller. This register is not port specific - its contents will be used for BIST FIS initiated on any port. Although the 2nd and 3rd DWs of the BIST FIS are only meaningful when the T bit of the BIST FIS is set to indicate Far-End Transmit mode, this register's contents will be transmitted as the BIST FIS 3rd DW regardless of whether or not the T bit is set in the BFCs register.





## 15.2 SATA ABAR Registers Summary

Table 15-2. Summary of SATA ABAR Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	HBA Capabilities (GHC_CAP)—Offset 0h	FF36FF07h
4h	7h	Global HBA Control (GHC)—Offset 4h	80000000h
8h	Bh	Interrupt Status Register (IS)—Offset 8h	0h
Ch	Fh	Ports Implemented (GHC_PI)—Offset Ch	0h
10h	13h	AHCI Version (VS)—Offset 10h	10300h
1Ch	1Fh	Enclosure Management Location (EM_LOC)—Offset 1Ch	1600002h
20h	23h	Enclosure Management Control (EM_CTL)—Offset 20h	7010000h
24h	27h	HBA Capabilities Extended (GHC_CAP2)—Offset 24h	3Ch
A0h	A3h	Vendor Specific (VSP)—Offset A0h	48h
A4h	A7h	Vendor Specific Capabilities Register (VS_CAP)—Offset A4h	1002DEh
C0h	C3h	RAID Platform ID (RPID)—Offset C0h	311C02h
C4h	C5h	Premium Feature Block (PFB)—Offset C4h	0h
C8h	C9h	SW Feature Mask (SFM)—Offset C8h	3Fh
100h	103h	Port 0 Command List Base Address (P0CLB)—Offset 100h	0h
104h	107h	Port 0 Command List Base Address Upper 32-bits (P0CLBU)—Offset 104h	0h
108h	10Bh	Port 0 FIS Base Address (P0FB)—Offset 108h	0h
10Ch	10Fh	Port 0 FIS Base Address Upper 32-bits (P0FBU)—Offset 10Ch	0h
110h	113h	Port 0 Interrupt Status (P0IS)—Offset 110h	0h
114h	117h	Port 0 Interrupt Enable (P0IE)—Offset 114h	0h
118h	11Bh	Port 0 Command (P0CMD)—Offset 118h	4h
120h	123h	Port 0 Task File Data (P0TFD)—Offset 120h	9h
124h	127h	Port 0 Signature (P0SIG)—Offset 124h	FFFFFFFFh
128h	12Bh	Port 0 Serial ATA Status (P0SSTS)—Offset 128h	0h
12Ch	12Fh	Port 0 Serial ATA Control (P0SCTL)—Offset 12Ch	0h
130h	133h	Port 0 Serial ATA Error (P0SERR)—Offset 130h	0h
134h	137h	Port 0 Serial ATA Active (P0SACT)—Offset 134h	0h
138h	13Bh	Port 0 Command Issue (P0CI)—Offset 138h	0h
13Ch	13Fh	Port 0 SNotification (P0SNTF)—Offset 13Ch	0h
144h	147h	Port 0 Device Sleep (P0DEVSLP)—Offset 144h	1E022852h
180h	183h	Port 1 Command List Base Address (P1CLB)—Offset 180h	0h
184h	187h	Port 1 Command List Base Address Upper 32-bits (P1CLBU)—Offset 184h	0h
188h	18Bh	Port 1 FIS Base Address (P1FB)—Offset 188h	0h
18Ch	18Fh	Port 1 FIS Base Address Upper 32-bits (P1FBU)—Offset 18Ch	0h
190h	193h	Port 1 Interrupt Status (P1IS)—Offset 190h	0h
194h	197h	Port 1 Interrupt Enable (P1IE)—Offset 194h	0h
198h	19Bh	Port 1 Command (P1CMD)—Offset 198h	0h
1A0h	1A3h	Port 1 Task File Data (P1TFD)—Offset 1A0h	0h
1A4h	1A7h	Port 1 Signature (P1SIG)—Offset 1A4h	0h



Table 15-2. Summary of SATA ABAR Registers (Continued)

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
1A8h	1ABh	Port 1 Serial ATA Status (P1SSTS)—Offset 1A8h	0h
1ACh	1AFh	Port 1 Serial ATA Control (P1SCTL)—Offset 1ACh	0h
1B0h	1B3h	Port 1 Serial ATA Error (P1SERR)—Offset 1B0h	0h
1B4h	1B7h	Port 1 Serial ATA Active (P1SACT)—Offset 1B4h	0h
1B8h	1BBh	Port 1 Command Issue (P1CI)—Offset 1B8h	0h
1BCh	1BFh	Port 1 SNotification (P1SNTF)—Offset 1BCh	0h
1C4h	1C7h	Port 1 Device Sleep (P1DEVSLP)—Offset 1C4h	0h
200h	203h	Port 2 Command List Base Address (P2CLB)—Offset 200h	0h
204h	207h	Port 2 Command List Base Address Upper 32-bits (P2CLBU)—Offset 204h	0h
208h	20Bh	Port 2 FIS Base Address (P2FB)—Offset 208h	0h
20Ch	20Fh	Port 2 FIS Base Address Upper 32-bits (P2FBU)—Offset 20Ch	0h
210h	213h	Port 2 Interrupt Status (P2IS)—Offset 210h	0h
214h	217h	Port 2 Interrupt Enable (P2IE)—Offset 214h	0h
218h	21Bh	Port 2 Command (P2CMD)—Offset 218h	0h
220h	223h	Port 2 Task File Data (P2TFD)—Offset 220h	0h
224h	227h	Port 2 Signature (P2SIG)—Offset 224h	0h
228h	22Bh	Port 2 Serial ATA Status (P2SSTS)—Offset 228h	0h
22Ch	22Fh	Port 2 Serial ATA Control (P2SCTL)—Offset 22Ch	0h
230h	233h	Port 2 Serial ATA Error (P2SERR)—Offset 230h	0h
234h	237h	Port 2 Serial ATA Active (P2SACT)—Offset 234h	0h
238h	23Bh	Port 2 Command Issue (P2CI)—Offset 238h	0h
23Ch	23Fh	Port 2 SNotification (P2SNTF)—Offset 23Ch	0h
244h	247h	Port 2 Device Sleep (P2DEVSLP)—Offset 244h	0h
280h	283h	Port 3 Command List Base Address (P3CLB)—Offset 280h	0h
284h	287h	Port 3 Command List Base Address Upper 32-bits (P3CLBU)—Offset 284h	0h
288h	28Bh	Port 3 FIS Base Address (P3FB)—Offset 288h	0h
28Ch	28Fh	Port 3 FIS Base Address Upper 32-bits (P3FBU)—Offset 28Ch	0h
290h	293h	Port 3 Interrupt Status (P3IS)—Offset 290h	0h
294h	297h	Port 3 Interrupt Enable (P3IE)—Offset 294h	0h
298h	29Bh	Port 3 Command (P3CMD)—Offset 298h	0h
2A0h	2A3h	Port 3 Task File Data (P3TFD)—Offset 2A0h	0h
2A4h	2A7h	Port 3 Signature (P3SIG)—Offset 2A4h	0h
2A8h	2ABh	Port 3 Serial ATA Status (P3SSTS)—Offset 2A8h	0h
2ACh	2AFh	Port 3 Serial ATA Control (P3SCTL)—Offset 2ACh	0h
2B0h	2B3h	Port 3 Serial ATA Error (P3SERR)—Offset 2B0h	0h
2B4h	2B7h	Port 3 Serial ATA Error (P3SERR)—Offset 2B0h	0h
2B8h	2BBh	Port 3 Commands Issued (P3CI)—Offset 2B8h	0h
2BCh	2BFh	Port 3 SNotification (P3SNTF)—Offset 2BCh	0h
2C4h	2C7h	Port 3 Device Sleep (P3DEVSLP)—Offset 2C4h	0h
300h	303h	Port 4 Command List Base Address (P4CLB)—Offset 300h	0h



**Table 15-2. Summary of SATA ABAR Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
304h	307h	Port 4 Command List Base Address Upper 32-bits (P4CLBU)—Offset 304h	0h
308h	30Bh	Port 4 FIS Base Address (P4FB)—Offset 308h	0h
30Ch	30Fh	Port 4 FIS Base Address Upper 32-bits (P4FBU)—Offset 30Ch	0h
310h	313h	Port 4 Interrupt Status (P4IS)—Offset 310h	0h
314h	317h	Port 4 Interrupt Enable (P4IE)—Offset 314h	0h
318h	31Bh	Port 4 Command (P4CMD)—Offset 318h	0h
320h	323h	Port 4 Task File Data (P4TFD)—Offset 320h	0h
324h	327h	Port 4 Signature (P4SIG)—Offset 324h	0h
328h	32Bh	Port 4 Serial ATA Status (P4SSTS)—Offset 328h	0h
32Ch	32Fh	Port 4 Serial ATA Control (P4SCTL)—Offset 32Ch	0h
330h	333h	Port 4 Serial ATA Error (P4SERR)—Offset 330h	0h
334h	337h	Port 4 Serial ATA Active (P4SACT)—Offset 334h	0h
338h	33Bh	Port 4 Commands Issued (P4CI)—Offset 338h	0h
33Ch	33Fh	Port 4 SNotification (P4SNTF)—Offset 33Ch	0h
344h	347h	Port 4 Device Sleep (P4DEVSLP)—Offset 344h	0h
380h	383h	Port 5 Command List Base Address (P5CLB)—Offset 380h	0h
384h	387h	Port 5 Command List Base Address Upper 32-bits (P5CLBU)—Offset 384h	0h
388h	38Bh	Port 5 FIS Base Address (P5FB)—Offset 388h	0h
38Ch	38Fh	Port 5 FIS Base Address Upper 32-bits (P5FBU)—Offset 38Ch	0h
390h	393h	Port 5 Interrupt Status (P5IS)—Offset 390h	0h
394h	397h	Port 5 Interrupt Enable (P5IE)—Offset 394h	0h
398h	39Bh	Port 5 Command (P5CMD)—Offset 398h	0h
3A0h	3A3h	Port 5 Task File Data (P5TFD)—Offset 3A0h	0h
3A4h	3A7h	Port 5 Signature (P5SIG)—Offset 3A4h	0h
3A8h	3ABh	Port 5 Serial ATA Status (P5SSTS)—Offset 3A8h	0h
3ACh	3AFh	Port 5 Serial ATA Control (P5SCTL)—Offset 3ACh	0h
3B0h	3B3h	Port 5 Serial ATA Error (P5SERR)—Offset 3B0h	0h
3B4h	3B7h	Port 5 Serial ATA Active (P5SACT)—Offset 3B4h	0h
3B8h	3BBh	Port 5 Commands Issued (P5CI)—Offset 3B8h	0h
3BCh	3BFh	Port 5 SNotification (P5SNTF)—Offset 3BCh	0h
3C4h	3C7h	Port 5 Device Sleep (P5DEVSLP)—Offset 3C4h	0h
400h	403h	Port 6 Command List Base Address (P6CLB)—Offset 400h	0h
404h	407h	Port 6 Command List Base Address Upper 32-bits (P6CLBU)—Offset 404h	0h
408h	40Bh	Port 6 FIS Base Address (P6FB)—Offset 408h	0h
40Ch	40Fh	Port 6 FIS Base Address Upper 32-bits (P6FBU)—Offset 40Ch	0h
410h	413h	Port 6 Interrupt Status (P6IS)—Offset 410h	0h
414h	417h	Port 6 Interrupt Enable (P6IE)—Offset 414h	0h
418h	41Bh	Port 6 Command (P6CMD)—Offset 418h	0h
420h	423h	Port 6 Task File Data (P6TFD)—Offset 420h	0h
424h	427h	Port 6 Signature (P6SIG)—Offset 424h	0h



Table 15-2. Summary of SATA ABAR Registers (Continued)

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
428h	42Bh	Port 6 Serial ATA Status (P6SSTS)—Offset 428h	0h
42Ch	42Fh	Port 6 Serial ATA Control (P6SCTL)—Offset 42Ch	0h
430h	433h	Port 6 Serial ATA Error (P6SERR)—Offset 430h	0h
434h	437h	Port 6 Serial ATA Active (P6SACT)—Offset 434h	0h
438h	43Bh	Port 6 Commands Issued (P6CI)—Offset 438h	0h
43Ch	43Fh	Port 6 SNotification (P6SNTF)—Offset 43Ch	0h
444h	447h	Port 6 Device Sleep (P6DEVSLP)—Offset 444h	0h
480h	483h	Port 7 Command List Base Address (P7CLB)—Offset 480h	0h
484h	487h	Port 7 Command List Base Address Upper 32-bits (P7CLBU)—Offset 484h	0h
488h	48Bh	Port 7 FIS Base Address (P7FB)—Offset 488h	0h
48Ch	48Fh	Port 7 FIS Base Address Upper 32-bits (P7FBU)—Offset 48Ch	0h
490h	493h	Port 7 Interrupt Status (P7IS)—Offset 490h	0h
494h	497h	Port 7 Interrupt Enable (P7IE)—Offset 494h	0h
498h	49Bh	Port 7 Command (P7CMD)—Offset 498h	0h
4A0h	4A3h	Port 7 Task File Data (P7TFD)—Offset 4A0h	0h
4A4h	4A7h	Port 7 Signature (P7SIG)—Offset 4A4h	0h
4A8h	4ABh	Port 7 Serial ATA Status (P7SSTS)—Offset 4A8h	0h
4ACh	4AFh	Port 7 Serial ATA Control (P7SCTL)—Offset 4ACh	0h
4B0h	4B3h	Port 7 Serial ATA Error (P7SERR)—Offset 4B0h	0h
4B4h	4B7h	Port 7 Serial ATA Active (P7SACT)—Offset 4B4h	0h
4B8h	4BBh	Port 7 Commands Issued (P7CI)—Offset 4B8h	0h
4BCh	4BFh	Port 7 SNotification (P7SNTF)—Offset 4BCh	0h
4C4h	4C7h	Port 7 Device Sleep (P7DEVSLP)—Offset 4C4h	0h
580h	583h	Enclosure Management Message Format (EM_MF)—Offset 580h	0h
584h	587h	Enclosure Management LED (EM_LED)—Offset 584h	0h

### 15.2.1 HBA Capabilities (GHC\_CAP)—Offset 0h

HBA Capabilities. This register indicates basic capabilities of the HBA to driver software. The RWO bits in this register are only cleared upon PLTRST#. This register is not reset by FLR.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** FF36FF07h



3		2		2		2		1		1		8		4		0																
1	1	1	1	1	1	1	1	0	0	1	1	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	1	1	1	1		
S64A	SCQA	SSNTF	SMPS	SSS	SALP	SAL	SCLO	ISS					RSVD	SAM	SPM	RSVD	PMD	SSC	PSC		NCS					CCCS	EMS	SXS				NP

Bit Range	Default and Access	Field Name (ID): Description
31	1h RW/O	<b>Supports 64-bit Addressing (S64A):</b> Indicates that the SATA controller can access 64-bit data structures. The 32-bit upper bits of the port DMA Descriptor, the PRD Base, and each PRD entry are read/write.
30	1h RW/O	<b>Supports Native Command Queuing Acceleration (SCQA):</b> When set to 1, indicates that the SATA controller supports SATA command queuing using the DMA Setup FIS. The PCH handles DMA Setup FISes natively, and can handle auto-activate optimization through that FIS.
29	1h RW/O	<b>Supports SNotification Register (SSNTF):</b> When set to 1, indicates the SATA controller supports the PxSNTF (SNotification) register and its associated functionality. When cleared to 0, the SATA controller does not support the PxSNTF (SNotification) register and its associated functionality.
28	1h RW/O	<b>Supports Mechanical Presence Switch (SMPS):</b> When set to 1, indicates whether the SATA controller supports mechanical presence switches on its ports for use in hot-plug operations. This value is loaded by platform BIOS prior to operating system initialization.  If this bit is set, BIOS must also map the SATAGP pins to the SATA controller through GPIO space.
27	1h RW/O	<b>Supports Staggered Spin-up (SSS):</b> Indicates whether the SATA controller supports staggered spin-up on its ports, for use in balancing power spikes. This value is loaded by platform BIOS prior to OS initialization. 0 = Staggered spin-up not supported. 1 = Staggered spin-up supported.
26	1h RW/O	<b>Supports Aggressive Link Power Management (SALP):</b> 0 = Software shall treat the PxCMD.ALPE and PxCMD.ASP bits as reserved. 1 = The SATA controller supports auto-generating link requests to the partial or slumber states when there are no commands to process.
25	1h RW/O	<b>Supports Activity LED (SAL):</b> Indicates the SATA controller supports a single output pin (SATALED#) which indicates activity.
24	1h RW/O	<b>Supports Command List Override (SCLO):</b> When set to 1, indicates that the HBA supports the PxCMD.CLO bit and its associated function. When cleared to 0, The HBA is not capable of clearing the BSY and DRQ bits in the Status register in order to issue a software reset if these bits are still set from a previous operation.
23:20	3h RW/O	<b>Interface Speed Support (ISS):</b> Indicates the maximum speed the SATA controller can support on its ports.  1h = 1.5Gb/s 2h = 3Gb/s 3h = 6Gb/s  The default of this field is dependent upon the PCH SKU. If at least one PCH SATA port supports 6Gb/s, the default will be 3h. If no PCH SATA ports support 6Gb/s, then the default will be 2h and writes of 3h will be ignored by the PCH. Refer to Volume 1, Chapter 1 for details on 6Gb/s port availability.
19	0h RO	Reserved.
18	1h RO	<b>Supports AHCI mode only (SAM):</b> The SATA controller may optionally support AHCI access mechanism only.  0 = SATA controller supports both IDE and AHCI Modes 1 = SATA controller supports AHCI Mode Only  <b>Note:</b> BIOS should program this field as "1" since IDE mode is not supported.



Bit Range	Default and Access	Field Name (ID): Description
17	1h RO	<b>Supports Port Multiplier (SPM):</b> The SATA controller may optionally support command-based switching Port Multipliers. BIOS must clear this bit if Port Multipliers are not supported.
16	0h RO	Reserved.
15	1h RO	<b>PIO Multiple DRQ Block (PMD):</b> Hardwired to 1. The SATA controller supports PIO Multiple DRQ Command Block.
14	1h RW/O	<b>Slumber State Capable (SSC):</b> When set to 1, the SATA controller supports the slumber state.
13	1h RW/O	<b>Partial State Capable (PSC):</b> When set to 1, the SATA controller supports the partial state.
12:8	1Fh RO	<b>Number of Command Slots (NCS):</b> Hardwired to 1Fh to indicate support for 32 slots.
7	0h RO	<b>Command Completion Coalescing Supported (CCCS):</b> 0 = Command Completion Coalescing Not Supported 1 = Command Completion Coalescing Supported
6	0h RO	<b>Enclosure Management Supported (EMS):</b> 0 = Enclosure Management Not Supported 1 = Enclosure Management Supported
5	0h RW/O	<b>Supports External SATA (SXS):</b> 0 = External SATA is not supported on any ports 1 = External SATA is supported on one or more ports  When set, software can examine each SATA port's Command register (PxCMD.ESP) to determine which port is routed externally.
4:0	7h RO	<b>Number of Ports (NP):</b> Indicates number of supported ports. The number of ports indicated in this field may be more than the number of ports indicated in the PI (ABAR + 0Ch) register.  Field value dependent on number of ports available in a given SKU.

### 15.2.2 Global HBA Control (GHC)—Offset 4h

Global HBA Control. This register controls various global actions of the HBA.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 80000000h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0
AE				RSVD				
								MRSM
								IE
								HR



Bit Range	Default and Access	Field Name (ID): Description
31	1h RO	<p><b>AHCI Enable (AE):</b> When set, indicates that an AHCI driver is loaded and communication to the HBA shall be via AHCI mechanisms. This can be used by an HBA that supports both legacy mechanisms (such as SFF-8038i) and AHCI to know when the HBA is running under an AHCI driver.</p> <p>0 = Software will only communicate with the HBA using legacy mechanisms. 1 = Software shall only talk to the HBA using AHCI. The HBA will not have to allow command processing via both AHCI and legacy mechanisms.</p> <p><b>Note:</b> Software shall set this bit to 1 before accessing other AHCI registers.</p> <p><b>Note:</b> The implementation of this bit is dependent upon the value of the CAP.SAM bit. If CAP.SAM is '0', then GHC.AE should be RW and shall have a reset value of '0'. If CAP.SAM is '1', then GHC.AE shall be read only and shall have a reset value of '1'.</p>
30:3	0h RO	Reserved.
2	0h RO	<p><b>MSI Revert to Single Message (MRSM):</b> When set to 1 by hardware, indicates that the HBA requested more than one MSI vector but has reverted to using the first vector only. When this bit is cleared to 0, the HBA has not reverted to single MSI mode (i.e. hardware is already in single MSI mode, software has allocated the number of messages requested, or hardware is sharing interrupt vectors if MC.MME &lt; MC.MMC).</p> <p>The HBA may revert to single MSI mode when the number of vectors allocated by the host is less than the number requested. This bit shall only be set to 1 when the following conditions hold:</p> <p>MC.MSIE = 1 (MSI is enabled) MC.MMC &gt; 0 (multiple messages requested) MC.MME &gt; 0 (more than one message allocated) MC.MME != MC.MMC (messages allocated not equal to number requested)</p> <p>When this bit is set to 1, single MSI mode operation is in use and software is responsible for clearing bits in the IS register to clear interrupts.</p> <p>This bit shall be cleared to 0 by hardware when any of the four conditions stated is false. This bit is also cleared to 0 when MC.MSIE = 1 and MC.MME = 0h. In this case, the hardware has been programmed to use single MSI mode, and is not reverting to that mode.</p> <p>For PCH, the HBA shall always revert to single MSI mode when the number of vectors allocated by the host is less than the number requested. Value of MRSM is a don't care when GHC.HR=1.</p>
1	0h RW	<p><b>Interrupt Enable (IE):</b> This global bit enables interrupts from the PCH.</p> <p>0 = All interrupt sources from all ports are disabled. 1 = Interrupts are allowed from the AHCI controller.</p>
0	0h RW/1S	<p><b>HBA Reset (HR):</b> Resets the PCH AHCI controller.</p> <p>0 = No effect 1 = When set by software, this bit causes an internal reset of the PCH AHCI controller. All state machines that relate to data transfers and queuing return to an idle condition, and all ports are re-initialized using COMRESET.</p> <p><b>Note:</b> For further details, refer to Section 10.4.3 of the Serial ATA Advanced Host Controller Interface specification, revision 1.3.</p>

### 15.2.3 Interrupt Status Register (IS)—Offset 8h

Interrupt Status Register. This register indicates which of the ports within the controller have an interrupt pending and require service.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD						IPS7	IPS6	IPS5
						IPS4	IPS3	IPS2
						IPS1	IPS0	

Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7	0h RW/1C	<b>Interrupt Pending Status Port 7 (IPS7):</b> This bit is only applicable to system that has Port 7 physically. 0 = No interrupt pending. 1 = Port 7 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.
6	0h RW/1C	<b>Interrupt Pending Status Port 6 (IPS6):</b> This bit is only applicable to system that has Port 6 physically. 0 = No interrupt pending. 1 = Port 6 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.
5	0h RW/1C	<b>Interrupt Pending Status Port 5 (IPS5):</b> This bit is only applicable to system that has Port 5 physically. 0 = No interrupt pending. 1 = Port 5 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.
4	0h RW/1C	<b>Interrupt Pending Status Port 4 (IPS4):</b> This bit is only applicable to system that has Port 4 physically. 0 = No interrupt pending. 1 = Port 4 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.
3	0h RW/1C	<b>Interrupt Pending Status Port 3 (IPS3):</b> This bit is only applicable to system that has Port 3 physically. 0 = No interrupt pending. 1 = Port 3 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.
2	0h RW/1C	<b>Interrupt Pending Status Port 2 (IPS2):</b> This bit is only applicable to system that has Port 2 physically. 0 = No interrupt pending. 1 = Port 2 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.
1	0h RW/1C	<b>Interrupt Pending Status Port 1 (IPS1):</b> This bit is only applicable to system that has Port 1 physically. 0 = No interrupt pending. 1 = Port 1 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.
0	0h RW/1C	<b>Interrupt Pending Status Port 0 (IPS0):</b> This bit is only applicable to system that has Port 0 physically. 0 = No interrupt pending. 1 = Port 0 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.





### 15.2.4 Ports Implemented (GHC\_PI)—Offset Ch

Ports Implemented. This register indicates which ports are exposed to the HBA. It is loaded by platform BIOS. It indicates which ports that the device supports are available for software to use. Any available port may not be implemented. This register is not reset by FLR. There is BIOS programming requirement on the PI register.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0					
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0					
RSVD						PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0

Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7	0h RW/O	<p><b>Port 7 Implemented (PI7):</b> 0 = The port is not implemented. 1 = The port is implemented.</p> <p><b>Note:</b> This bit may be Reserved and is RO '0' depending on if port is available in the given SKU. Refer to Volume 1, Chapter 1 for details if port is available.</p>
6	0h RW/O	<p><b>Port 6 Implemented (PI6):</b> 0 = The port is not implemented. 1 = The port is implemented.</p> <p><b>Note:</b> This bit may be Reserved and is RO '0' depending on if port is available in the given SKU. Refer to Volume 1, Chapter 1 for details if port is available.</p>
5	0h RW/O	<p><b>Port 5 Implemented (PI5):</b> 0 = The port is not implemented. 1 = The port is implemented.</p>
4	0h RW/O	<p><b>Port 4 Implemented (PI4):</b> 0 = The port is not implemented. 1 = The port is implemented.</p>
3	0h RW/O	<p><b>Port 3 Implemented (PI3):</b> 0 = The port is not implemented. 1 = The port is implemented.</p>
2	0h RW/O	<p><b>Port 2 Implemented (PI2):</b> 0 = The port is not implemented. 1 = The port is implemented.</p>
1	0h RW/O	<p><b>Port 1 Implemented (PI1):</b> 0 = The port is not implemented. 1 = The port is implemented.</p>
0	0h RW/O	<p><b>Port 0 Implemented (PI0):</b> 0 = The port is not implemented. 1 = The port is implemented.</p>



### 15.2.5 AHCI Version (VS)—Offset 10h


AHCI Version. This register indicates the major and minor version of the AHCI specification. It is BCD encoded. The upper two bytes represent the major version number, and the lower two bytes represent the minor version number. Example: Version 3.12 would be represented as 00030102h.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 10300h



Bit Range	Default and Access	Field Name (ID): Description
31:16	1h RO	<b>Major Version Number (MJR):</b> Indicates the major version is 1
15:0	300h RO	<b>Minor Version Number (MNR):</b> Indicates the minor version is 30

### 15.2.6 Enclosure Management Location (EM\_LOC)—Offset 1Ch


Enclosure Management Location. The enclosure management location register identifies the location and size of the enclosure management message buffer. This register is not implemented if enclosure management is not supported (i.e. CAP.EMS = 0).

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 1600002h





Bit Range	Default and Access	Field Name (ID): Description
31:16	160h RO	<b>Offset (OFST):</b> The offset of the message buffer in Dwords from the beginning of the ABAR.
15:0	2h RO	<b>Buffer Size (SZ):</b> Specifies the size of the transmit message buffer area in Dwords. If both transmit and receive buffers are supported, then the transmit buffer begins at ABAR[EM_LOC.OFST*4] and the receive buffer directly follows it. If both transmit and receive buffers are supported, both buffers are of the size indicated in the Buffer Size field. A value of 0 is invalid. Note that SATA controller only supports transmit buffer.

## 15.2.7 Enclosure Management Control (EM\_CTL)—Offset 20h

Enclosure Management Control. This register is used to control and obtain status for the enclosure management interface. The register includes information on the attributes of the implementation, enclosure management messages supported, the status of the interface, whether any messages are pending, and is used to initiate sending messages. This register is not implemented if enclosure management is not supported (i.e. CAP.EMS = 0).

### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 7010000h

3	2	2	2	1	1	8	4	0						
1	8	4	0	6	2									
0	0	0	0	0	0	0	0	0						
0	0	0	0	0	0	0	0	0						
RSVD	ATTR_PM	ATTR_ALHD	ATTR_XMT	ATTR_SMB	RSVD	SUPP_SGPIIO	SUPP_SES2	SUPP_SAFTE	SUPP_LED	RSVD	RST	CTL_TM	RSVD	STS_MR

Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	Reserved.
27	0h RO	<b>Port Multiplier Support (ATTR_PM):</b> The HBA does not support enclosure management messages for devices attached via a Port Multiplier. Software should use the Serial ATA enclosure management bridge that is built into many Port Multipliers for enclosure services with these devices. For more information on Serial ATA enclosure management bridges, refer to the Serial ATA II: Extensions to Serial ATA 1.0a revision 1.2 specification.
26	1h RW/O	<b>Activity LED Hardware Driven (ATTR_ALHD):</b> If set to 1, the HBA drives the activity LED for the LED message type in hardware and does not utilize software settings for this LED. The HBA does not begin transmitting the hardware based activity signal until after software has written CTL.TM=1 after a reset condition.
25	1h RO	<b>Transmit Only (ATTR_XMT):</b> If set to 1, the HBA only supports transmitting messages and does not support receiving messages. If cleared to 0, the HBA supports transmitting and receiving messages.



Bit Range	Default and Access	Field Name (ID): Description
24	1h RO	<b>Single Message Buffer (ATTR_SMB):</b> If set to 1, the HBA has one message buffer that is shared for messages to transmit and messages received. In this case, unsolicited receive messages are not supported and it is software’s responsibility to manage access to this buffer. If cleared to 0, there are separate receive and transmit buffers such that unsolicited messages could be supported.
23:20	0h RO	Reserved.
19	0h RO	<b>SGPIO Enclosure Management Messages (SUPP_SGPIO):</b> If set to 1, the HBA supports the SGPIO register interface message type.
18	0h RO	<b>SES-2 Enclosure Management Messages (SUPP_SES2):</b> If set to 1, the HBA supports the SES-2 message type.
17	0h RO	<b>SAF-TE Enclosure Management Messages (SUPP_SAFTE):</b> If set to 1, the HBA supports the SAF-TE message type.
16	1h RO	<b>LED Message Types (SUPP_LED):</b> If set to 1, the HBA supports the LED message type defined in LED Message Type.
15:10	0h RO	Reserved.
9	0h RW/1S	<b>Reset (RST):</b> When set to 1 by software, the HBA shall reset all enclosure management message logic and take all appropriate reset actions to ensure messages can be transmitted/received after the reset. After the HBA completes the reset operation, the HBA shall set the value to 0. A write of 0 by software to this field shall have no effect.
8	0h RW/1S	<b>Transmit Message (CTL_TM):</b> When set to 1 by software, the HBA shall transmit the message contained in the message buffer. When the message is completely sent, the HBA shall clear this bit to 0. A write of 0 to this bit by software shall have no effect. Software shall not change the contents of the message buffer while CTL.TM is set to 1.
7:1	0h RO	Reserved.
0	0h RO	<b>Message Received (STS_MR):</b> Message received is not supported.

### 15.2.8 HBA Capabilities Extended (GHC\_CAP2)—Offset 24h

HBA Capabilities Extended. This register indicates basic capabilities of the HBA to driver software. The RWO bits in this register are only cleared upon PLTRST#. This register is not reset by FLR.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 3Ch

3	2	2	2	1	1	8	4	0				
1	8	4	0	6	2							
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 1 1	1 1 0 0				
RSVD							DES0	SADM	SDS	APST	RSVD	BOH



Bit Range	Default and Access	Field Name (ID): Description
31:6	0h RO	Reserved.
5	1h RW/O	<b>DEVSLP Entrance from Slumber Only (DESO):</b> This bit specifies that the HBA shall only assert DEVSLP if the interface is in Slumber. 0 = The host may enter DEVSLP from any link state (Active, Partial, or Slumber) 1 = The host shall ignore software direct entrance to DEVSLP by means of PxCMD.ICC bit unless PxSSTS.IPM = 6h.
4	1h RW/O	<b>Supports Aggressive DEVSLP Management (SADM):</b> 0 = Aggressive DEVSLP Management is not supported and software will treat the PxDEVSLP.ADSE field as reserved. 1 = The host supports hardware assertion of the DEVSLP signal after the idle timeout expires.
3	1h RW/O	<b>Supports DEVSLP (SDS):</b> 0 = DEVSLP is not supported 1 = DEVSLP is supported
2	1h RW/O	<b>Automatic Partial to Slumber Transitions (APST):</b> 0 = Automatic Partial to Slumber Transition is not supported. 1 = Supports Automatic Partial to Slumber Transitions.
1	0h RO	Reserved.
0	0h RO	<b>BIOS/OS Handoff (BOH):</b> Not supported.

### 15.2.9 Vendor Specific (VSP)—Offset A0h


Vendor Specific

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 48h



Bit Range	Default and Access	Field Name (ID): Description
31:7	0h RO	Reserved.
6	1h RO	<b>Software Feature Mask Supported (SFMS):</b> Set to 1 if the platform is enabled for premium storage features mask (SFM) as described in VS MMIO space at offset ABAR[RPID.(OFST*4)+4].
5	0h RO	<b>Premium Features Supported (PFS):</b> Set to 1 if the platform is enabled for premium storage features (PFB) as described in VS MMIO space at offset ABAR[RPID.OFST*4]. Set to 0 if the platform is not enabled for premium storage features.



Bit Range	Default and Access	Field Name (ID): Description
4	0h RO	<b>Platform Type (PT):</b> Set to 1 if mobile platform. Clear (0) if desktop.
3	1h RO	<b>Supports RAID Platform ID Reporting (SRPIR):</b> If set to 1, then indicates that the RAID Platform ID is reported via ABAR + C0h. Set to 0 if this ID is not reported via MMIO space.
2:0	0h RO	Reserved.

### 15.2.10 Vendor Specific Capabilities Register (VS\_CAP)—Offset A4h

Vendor Specific Capabilities Register

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 1002DEh

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 1	0 0 0 0	0 0 0 0	0 0 1 0	1 1 0 1	1 1 1 0	0
RSVD	NRMO			RSVD	MSL		NRMBE	

Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	Reserved.
27:16	10h RW/O	<b>NVM Remapped Register Offset (NRMO):</b> Specifies the offset (in 128B unit) within ABAR as to where the PCIe NAND memory BAR register space is remapped. For example, NRMO=1 means ABAR + 128B. This allows the remapped offset to shift between ABAR + 0B, and ABAR + 512KK - 128B, with 128B step. The remapped offset into the AHCI memory space must not overlap with the memory space used for SATA. The remapped offset into the AHCI memory space and the remapped size must not exceed the allocated AHCI memory space of the integrated AHCI controller. Only valid when NRMBE = 1. The reset default of this field is 10h, this places the start of the PCIe NAND memory BAR register space at ABAR + 2K. This field is not reset by FLR.



Bit Range	Default and Access	Field Name (ID): Description
15:13	0h RO	Reserved.
12:1	16Fh RW/O	<b>Memory Space Limit. (MSL):</b> This field specifies the size (in 128B unit) of the remapped memory space for the PCIe NAND device. It is a 0-based field. For example, MSL=1 means 256B. This allows the remapped size to shift between 128B and 512K with the step of 128B. Memory BAR offset from 0 to MSL of the PCIe NAND device are remapped under the integrated AHCI controller memory space. The remapped offset into the AHCI memory space and the value programmed in this field must not exceed the allocated AHCI memory space of the integrated AHCI controller. Only valid when NRMBE = 1. The reset default of this field is 16Fh which specifies the size of the remapped memory space as 34k. This field is not reset by FLR.
0	0h RW/O	<b>PCIe NAND Memory BAR Remapped Enable (NRMBE):</b> Set to 1 if a PCIe NAND device is present and remapping of its memory BAR register space is enabled. Cleared to 0 if there is no PCIe NAND device present or the remapping of its memory BAR register space is disabled. This bit is not reset by FLR.

### 15.2.11 RAID Platform ID (RPID)—Offset C0h


RAID Platform ID. This register is used by the Intel Matrix Storage Manager OROM to match the features supported by the OROM with the platform on which the OROM is executing. This prevents the use of an OROM designed for newer chipsets from being used on older chipsets as this could reduce up-sell potential.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 311C02h




Bit Range	Default and Access	Field Name (ID): Description
31:16	31h RO	<b>Offset (OFST):</b> The offset of the Premium Feature Block (PFB) in DWords from the beginning of the ABAR. SFM follows directly after PFB.
15:0	1C02h RO	<b>RAID Platform ID (RPID):</b> Specifies the DID value that has been assigned to the platform. This is the same DID that is reported by the SATA controller when SATAGC.AIE is set to 1 except that the DID is always reported through this register, regardless if the programming of SATAGC.AIE.

### 15.2.12 Premium Feature Block (PFB)—Offset C4h

Premium Feature Block. a single FFSATA5& FFSATA 3 is used to indicate support for all of these features (refer to VSP.PFS). These registers indicate to the Intel Rapid Storage Technology AHCI driver that those premium RAID features that can be supported on the platform.

#### Access Method



**Type:** MEM Register  
(Size: 16 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h

15	12	8	4	0
0	0	0	0	0
RSVD			Reserved	Reserved
			Reserved	SEA
				SOI

Bit Range	Default and Access	Field Name (ID): Description
15:5	0h RO	Reserved.
4	0h RO	<b>Reserved (Reserved):</b> Read value is the same as VSP.PFS.
3	0h RO	<b>Reserved (Reserved):</b> Read value is the same as VSP.PFS.
2	0h RO	<b>Reserved (Reserved):</b> Read value is the same as VSP.PFS.
1	0h RO	<b>Supports Email Alert (SEA):</b> Read value is the same as VSP.PFS. If set to 1, then this feature is supported as part of the premium feature set.
0	0h RO	<b>Supports OEM IOCTL (SOI):</b> Read value is the same as VSP.PFS. If set to 1, then this feature is supported as part of the premium feature set.

### 15.2.13 SW Feature Mask (SFM)—Offset C8h

SW Feature Mask. The following will be programmed by the BIOS when VS\_CAP.SFMS == 1. The feature mask is used by SW to determine which non-premium features shall be supported by SW. These register bits are not reset by FLR since they are programmed by BIOS.

#### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 23  
**Function:** 0

**Default:** 3Fh





15		12		8		4		0					
0	0	0	0	0	0	0	1	1					
RSVD		OROM_UI_Normal_Delay		Smart_Response_Technology	IRRT_Only_on_ESATA	LED_Locate	HDDUNLOCK	OROM_UI_and_BANNER	IRRT	R5	R10	R1	R0

Bit Range	Default and Access	Field Name (ID): Description
15:12	0h RO	Reserved.
11:10	0h RW/O	<b>OROM UI Normal Delay. (OROM_UI_Normal_Delay):</b> Values of these bits specify the delay of the OROM UI Splash Screen in a normal status. 00 = 2 secs (default and previous value); 01 = 4 secs; 10 = 6 secs; 11 = 8 secs. If bit 5 == 0, then these values are disregarded.
9	0h RW/O	<b>Smart Response Technology. (Smart_Response_Technology):</b> If set to '1', then Smart Response Technology is enabled. If cleared to '0', the feature is disabled.
8	0h RW/O	<b>RRT Only on ESATA (IRRT_Only_on_ESATA):</b> If set to 1, then only RRT volumes can span internal and external SATA ports (e.g. eSATA). If cleared to 0, then any RAID volume can span internal and external SATA ports (e.g. eSATA).
7	0h RW/O	<b>LED Locate (LED_Locate):</b> If set to 1, then LED/SGPIO hardware is attached and the ping to locate feature is enabled in the OS.
6	0h RW/O	<b>HDDUNLOCK (HDDUNLOCK):</b> If set to 1, then HDD password unlock is enabled in the OS.
5	1h RW/O	<b>OROM UI and BANNER (OROM_UI_and_BANNER):</b> If set to 1, then the OROM UI is displayed. When cleared to 0, the OROM UI and BANNER are not displayed if all disks and volumes have a normal status.
4	1h RW/O	<b>RRT (IRRT):</b> If set to 1, then Rapid Recovery Technology is enabled.
3	1h RW/O	<b>R5 (R5):</b> If set to 1, then RAID5 is enabled
2	1h RW/O	<b>R10 (R10):</b> If set to 1, then RAID10 is enabled
1	1h RW/O	<b>R1 (R1):</b> If set to 1, then RAID1 is enabled
0	1h RW/O	<b>R0 (R0):</b> If set to 1, then RAID0 is enabled

### 15.2.14 Port 0 Command List Base Address (POCLB)—Offset 100h

Port 0 Command List Base Address


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RW	<b>Command List Base Address (CLB):</b> Indicates the 32-bit base for the command list for this port. This base is used when fetching commands to execute. This address must be 1K aligned as indicated by bits 31:10 being read/write. Note that these bits are not reset on a HBA reset.
9:0	0h RO	Reserved.

### 15.2.15 Port 0 Command List Base Address Upper 32-bits (POCLBU)—Offset 104h


Port 0 Command List Base Address Upper 32-bits

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Command List Base Address Upper (CLBU):</b> Indicates the upper 32-bits for the command list base address for this port. This base is used when fetching commands to execute. Note that these bits are not reset on a HBA reset.

### 15.2.16 Port 0 FIS Base Address (POFB)—Offset 108h


Port 0 FIS Base Address

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RW	<b>FIS Base Address (FB):</b> Indicates the 32-bit base for received FISes. This address must be 256-byte aligned as indicated by bits 31:08 being read/write. When FIS-based switching is in use, this structure is 4KB in length and the address shall be 4KB aligned. Note that these bits are not reset on a HBA reset.
7:0	0h RO	Reserved.

### 15.2.17 Port 0 FIS Base Address Upper 32-bits (P0FBU)—Offset 10Ch


Port 0 FIS Base Address Upper 32-bits

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>FIS Base Address Upper (FBU):</b> Indicates the upper 32-bits for the received FIS base for this port. Note that these bits are not reset on a HBA reset.

### 15.2.18 Port 0 Interrupt Status (P0IS)—Offset 110h

Port 0 Interrupt Status

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



3	2	2	2	1	1	8	4	0										
1	8	4	0	6	2													
0	0	0	0	0	0	0	0	0										
0	0	0	0	0	0	0	0	0										
CPDS	TFES	HBFS	HBDS	IFS	INFS	RSVD	OFS	IPMS	PRCS	RSVD	DMPS	PCS	DPS	UFS	SDBS	DSS	PSS	DHRS

Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	<b>Cold Presence Detect Status (CPDS):</b> The SATA controller does not support cold presence detect.
30	0h RW/1C	<b>Task File Error Status (TFES):</b> This bit is set whenever the status register is updated by the device and the error bit (bit 0 of the Status field in the received FIS) is set.
29	0h RW/1C	<b>Host Bus Fatal Error Status (HBFS):</b> Indicates that the HBA encountered a host bus error that it cannot recover from, such as a bad software pointer. In PCI, such an indication would be a target or master abort.
28	0h RW/1C	<b>Host Bus Data Error Status (HBDS):</b> Indicates that the HBA encountered a data error (uncorrectable ECC / parity) when reading from or writing to system memory.
27	0h RW/1C	<b>Interface Fatal Error Status (IFS):</b> Indicates that the HBA encountered an error on the SATA interface which caused the transfer to stop.
26	0h RW/1C	<b>Interface Non-fatal Error Status (INFS):</b> Indicates that the HBA encountered an error on the SATA interface but was able to continue operation.
25	0h RO	Reserved.
24	0h RW/1C	<b>Overflow Status (OFS):</b> Indicates that the HBA received more bytes from a device than was specified in the PRD table for the command.
23	0h RW/1C	<b>Incorrect Port Multiplier Status (IPMS):</b> Indicates that the HBA received a FIS from a device whose port multiplier field did not match what was expected. The IPMS bit may be set during enumeration process. It is recommended that IPMS only be used after enumeration is complete on the Port Multiplier.
22	0h RO	<b>PhyRdy Change Status (PRCS):</b> When set to one indicates the internal PhyRdy signal changed state. This bit reflects the state of PxSERR.DIAG.N. This bit is RO and is only cleared when PxSERR.DIAG.N is cleared.
21:8	0h RO	Reserved.
7	0h RW/1C	<b>Device Mechanical Presence Status (DMPS):</b> When set, indicates that a platform mechanical presence switch has been opened or closed, which may lead to a change in the connection state of the device. This bit is only valid in systems that support mechanical presence switch (CAP.SMPS and PxCMD.MPSP are set).
6	0h RO	<b>Port Connect Change Status (PCS):</b> This bit reflects the state of PxSERR.DIAG.X. This bit is only cleared when PxSERR.DIAG.X is cleared.  1 = Change in Current Connect Status. 0 = No change in Current Connect Status.
5	0h RW/1C	<b>Descriptor Processed (DPS):</b> A PRD with the I. bit set has transferred all of its data.
4	0h RO	<b>Unknown FIS Interrupt (UFS):</b> When set to 1 indicates that an unknown FIS was received and has been copied into system memory. This bit is cleared to 0 by software clearing the PxSERR.DIAG.F bit to 0. Note that this bit does not directly reflect the PxSERR.DIAG.F bit. PxSERR.DIAG.F is set immediately when an unknown FIS is detected, whereas this bit is set when the FIS is posted to memory. Software should wait to act on an unknown FIS until this bit is set to 1 or the two bits may become out of sync.
3	0h RW/1C	<b>Set Device Bits Interrupt (SDBS):</b> A Set Device Bits FIS has been received with the I. bit set and has been copied into system memory.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW/1C	<b>DMA Setup FIS Interrupt (DSS)</b> : A DMA Setup FIS has been received with the I. bit set and has been copied into system memory.
1	0h RW/1C	<b>PIO Setup FIS Interrupt (PSS)</b> : A PIO Setup FIS has been received with the I. bit set, it has been copied into system memory, and the data related to that FIS has been transferred. This bit shall be set even if the data transfer resulted in an error.
0	0h RW/1C	<b>Device to Host Register FIS Interrupt (DHRS)</b> : A D2H register FIS has been received with the I. bit set, and has been copied into system memory.

### 15.2.19 Port 0 Interrupt Enable (P0IE)—Offset 114h

Port 0 Interrupt Enable

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0										
1	8	4	0	6	2													
0	0	0	0	0	0	0	0	0										
0	0	0	0	0	0	0	0	0										
CPDS	TFEE	HBFE	HBDE	IFE	INFE	RSVD	OFE	IPME	PRCE	RSVD	DMPE	PCE	DPE	UFE	SDBE	DSE	PSE	DHRE

Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	<b>Cold Presence Detect Enable (CPDS)</b> : The SATA controller does not support cold presence detect.
30	0h RW	<b>Task File Error Enable (TFEE)</b> : When set, GHC.IE is set, and POS.TFES is set, the HBA shall generate an interrupt.
29	0h RW	<b>Host Bus Fatal Error Enable (HBFE)</b> : When set, GHC.IE is set, and P0IS.HBFS is set, the HBA shall generate an interrupt.
28	0h RW	<b>Host Bus Data Error Enable (HBDE)</b> : When set, GHC.IE is set, and P0IS.HBDS is set, the HBA shall generate an interrupt.
27	0h RW	<b>Interface Fatal Error Enable (IFE)</b> : When set, GHC.IE is set, and P0IS.IFS is set, the HBA shall generate an interrupt.
26	0h RW	<b>Interface Non-fatal Error Enable (INFE)</b> : When set, GHC.IE is set, and P0IS.INFS is set, the HBA shall generate an interrupt.
25	0h RO	Reserved.
24	0h RW	<b>Overflow Enable (OFE)</b> : When set, and GHC.IE and P0IS.OFS are set, the HBA shall generate an interrupt.
23	0h RW	<b>Incorrect Port Multiplier Enable (IPME)</b> : When set, and GHC.IE and P0IS.IPMS are set, the HBA shall generate an interrupt. BIOS is required to program this field to '0'. The same applies to AHCI driver.
22	0h RW	<b>PhyRdy Change Interrupt Enable (PRCE)</b> : When set, and GHC.IE is set, and PxIS.PRCS is set, the HBA shall generate an interrupt.



Bit Range	Default and Access	Field Name (ID): Description
21:8	0h RO	Reserved.
7	0h RW	<b>Device Mechanical Enable (DMPE):</b> When set, and P0IS.DMPS is set, the HBA shall generate an interrupt.
6	0h RW	<b>Port Change Interrupt Enable (PCE):</b> When set, GHC.IE is set, and P0IS.PCS is set, the HBA shall generate an interrupt.
5	0h RW	<b>Descriptor Processed Interrupt Enable (DPE):</b> When set, GHC.IE is set, and P0IS.DPS is set, the HBA shall generate an interrupt.
4	0h RW	<b>Unknown FIS Interrupt Enable (UFE):</b> When set, GHC.IE is set, and PxIS.UFS is set to 1, the HBA shall generate an interrupt.
3	0h RW	<b>Set Device Bits FIS Interrupt Enable (SDBE):</b> When set, GHC.IE is set, and P0IS.SDBS is set, the HBA shall generate an interrupt.
2	0h RW	<b>DMA Setup FIS Interrupt Enable (DSE):</b> When set, GHC.IE is set, and P0IS.DSS is set, the HBA shall generate an interrupt.
1	0h RW	<b>PIO Setup FIS Interrupt Enable (PSE):</b> When set, GHC.IE is set, and P0IS.PSS is set, the HBA shall generate an interrupt.
0	0h RW	<b>Device to Host Register FIS Interrupt Enable (DHRE):</b> When set, GHC.IE is set, and P0IS.DHRS is set, the HBA shall generate an interrupt.

### 15.2.20 Port 0 Command (P0CMD)—Offset 118h

Port 0 Command

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 4h

3	2	2	2	1	1	8	4	0																
1	8	4	0	6	2																			
0	0	0	0	0	0	0	0	0																
0	0	0	0	0	0	0	0	0																
ICC	ASP	ALPE	DLAE	ATAPI	APSTE	FBSCP	ESP	CPD	MPSP	HPCP	PMA	RSVD	CR	FR	MPSS	CCS	RSVD	PSP	RSVD	FRE	CLO	POD	SUD	ST



Bit Range	Default and Access	Field Name (ID): Description																		
31:28	0h RW	<p><b>Interface Communication Control (ICC):</b> This is a four bit field which can be used to control reset and power states of the interface. Writes to this field will cause actions on the interface, either as primitives or an OOB sequence, and the resulting status of the interface will be reported in the PxSSTS register.</p> <table border="1"> <thead> <tr> <th data-bbox="641 472 722 493">Value</th> <th data-bbox="738 472 852 493">Definition</th> </tr> </thead> <tbody> <tr> <td data-bbox="641 504 722 525">Fh-9h</td> <td data-bbox="738 504 852 525">Reserved</td> </tr> <tr> <td data-bbox="641 535 673 556">8</td> <td data-bbox="738 535 1388 787">DEVSLP: This will cause the PCH to assert the DEVSLP signal associated with the port. The PCH will ignore the DEVSLP idle timeout value that is specified by PxDEVSLP.DITO. Software will only request DEVSLP when the interface is in an idle state (that is, PxCI is cleared to 0h and PxSACT is cleared to 0h). If the interface is not idle at the time this register is written, then the PCH will take no action and the interface will remain in its current state. If PxCAP2.DESO is set to '1' and PxSSTS.IPM is not set to '6h', then the host will take no action on the interface and will remain in its current state. Additionally, the HBA shall not assert the DEVSLP signal until PHYRDY has been achieved (after a previous de-assertion).</td> </tr> <tr> <td data-bbox="641 798 673 819">7</td> <td data-bbox="738 798 852 819">Reserved</td> </tr> <tr> <td data-bbox="641 829 673 850">6h</td> <td data-bbox="738 829 1388 892">Slumber: This will cause the PCH to request a transition of the interface to the slumber state. The SATA device may reject the request and the interface will remain in its current state.</td> </tr> <tr> <td data-bbox="641 903 722 924">5h-3h</td> <td data-bbox="738 903 852 924">Reserved</td> </tr> <tr> <td data-bbox="641 934 673 955">2h</td> <td data-bbox="738 934 1388 1018">Partial: This will cause the PCH to request a transition of the interface to the partial state. The SATA device may reject the request and the interface will remain in its current state.</td> </tr> <tr> <td data-bbox="641 1029 673 1050">1h</td> <td data-bbox="738 1029 1388 1113">Active: This will cause the PCH to request a transition of the interface into the active state. If the requested transition is from the DEVSLP state, then the host controller shall wait until PxDEVSLP.DMAT has expired before deasserting the DEVSLP Signal.</td> </tr> <tr> <td data-bbox="641 1123 673 1144">0h</td> <td data-bbox="738 1123 1388 1207">No-Op/Idle: When software reads this value, it indicates the PCH is not in the process of changing the interface state or sending a device reset, and a new link command may be issued.</td> </tr> </tbody> </table> <p>When system software writes a non-reserved value other than No-Op (0h), the HBA shall perform the action and update this field back to Idle (0h).</p> <p>If software writes to this field to change the state to a state the link is already in (i.e. interface is in the active state and a request is made to go to the active state), the HBA shall take no action and return this field to Idle. If the interface is in a low power state and the software wants to transition to a different low power state, software must first bring the link to active and then initiate the transition to the desired low power state (with the exception of DEVSLP). The transition to DEVSLP may occur from any other state if CAP2.DESO is cleared to '0'. If CAP2.DESO is set to '1', then DEVSLP may only be transitioned to if the link is in Slumber.</p>	Value	Definition	Fh-9h	Reserved	8	DEVSLP: This will cause the PCH to assert the DEVSLP signal associated with the port. The PCH will ignore the DEVSLP idle timeout value that is specified by PxDEVSLP.DITO. Software will only request DEVSLP when the interface is in an idle state (that is, PxCI is cleared to 0h and PxSACT is cleared to 0h). If the interface is not idle at the time this register is written, then the PCH will take no action and the interface will remain in its current state. If PxCAP2.DESO is set to '1' and PxSSTS.IPM is not set to '6h', then the host will take no action on the interface and will remain in its current state. Additionally, the HBA shall not assert the DEVSLP signal until PHYRDY has been achieved (after a previous de-assertion).	7	Reserved	6h	Slumber: This will cause the PCH to request a transition of the interface to the slumber state. The SATA device may reject the request and the interface will remain in its current state.	5h-3h	Reserved	2h	Partial: This will cause the PCH to request a transition of the interface to the partial state. The SATA device may reject the request and the interface will remain in its current state.	1h	Active: This will cause the PCH to request a transition of the interface into the active state. If the requested transition is from the DEVSLP state, then the host controller shall wait until PxDEVSLP.DMAT has expired before deasserting the DEVSLP Signal.	0h	No-Op/Idle: When software reads this value, it indicates the PCH is not in the process of changing the interface state or sending a device reset, and a new link command may be issued.
Value	Definition																			
Fh-9h	Reserved																			
8	DEVSLP: This will cause the PCH to assert the DEVSLP signal associated with the port. The PCH will ignore the DEVSLP idle timeout value that is specified by PxDEVSLP.DITO. Software will only request DEVSLP when the interface is in an idle state (that is, PxCI is cleared to 0h and PxSACT is cleared to 0h). If the interface is not idle at the time this register is written, then the PCH will take no action and the interface will remain in its current state. If PxCAP2.DESO is set to '1' and PxSSTS.IPM is not set to '6h', then the host will take no action on the interface and will remain in its current state. Additionally, the HBA shall not assert the DEVSLP signal until PHYRDY has been achieved (after a previous de-assertion).																			
7	Reserved																			
6h	Slumber: This will cause the PCH to request a transition of the interface to the slumber state. The SATA device may reject the request and the interface will remain in its current state.																			
5h-3h	Reserved																			
2h	Partial: This will cause the PCH to request a transition of the interface to the partial state. The SATA device may reject the request and the interface will remain in its current state.																			
1h	Active: This will cause the PCH to request a transition of the interface into the active state. If the requested transition is from the DEVSLP state, then the host controller shall wait until PxDEVSLP.DMAT has expired before deasserting the DEVSLP Signal.																			
0h	No-Op/Idle: When software reads this value, it indicates the PCH is not in the process of changing the interface state or sending a device reset, and a new link command may be issued.																			
27	0h RW	<p><b>Aggressive Slumber Partial (ASP):</b> When set to 1, and the ALPE bit is set, the HBA shall aggressively enter the Slumber state when it clears a bit in the PxCI or PxSACT register and the register values are then PxCI = 0h and PxSACT = 0h. When cleared, and the ALPE bit is set, the HBA will aggressively enter the Partial state when it clears a bit in the PxCI or PxSACT register and the register values are then PxCI = 0h and PxSACT = 0h. If CAP.SALP is cleared to 0., software shall treat this bit as reserved.</p>																		
26	0h RW	<p><b>Aggressive Link Power Management Enable (ALPE):</b> When set, the HBA will aggressively enter a lower link power state (Partial or Slumber) based upon the setting of the ASP bit. Software shall only set this bit to 1 if CAP.SALP is set to 1. If CAP.SALP is cleared to 0, software shall treat this bit as reserved. BIOS is recommended to program this field to 1.</p>																		
25	0h RW	<p><b>Drive LED on ATAPI Enable (DLAE):</b> When set, the HBA will drive the LED pin active for commands regardless of the state of PxCMD.ATAPI. When cleared, the HBA will only drive the LED pin active for commands if PxCMD.ATAPI is set to 0.. This bit is set by software</p>																		



Bit Range	Default and Access	Field Name (ID): Description
24	0h RW	<b>Device is ATAPI (ATAPI):</b> When set, the connected device is an ATAPI device. This bit is used by the HBA to control whether or not to generate the desktop LED when commands are active.
23	0h RW	<b>Automatic Partial to Slumber Transitions Enabled (APSTE):</b> 0 = This port will not perform Automatic Partial to Slumber Transitions. 1 = The HBA may perform Automatic Partial to Slumber Transitions.  <b>Note:</b> Software shall only set this bit to '1' if CAP2.APST is set to '1'; if CAP2.APST is cleared to '0' software shall treat this bit as reserved.
22	0h RO	<b>FIS-based Switching Capable Port (FBSCP):</b> The SATA controller does not support FIS-Based Switching.
21	0h RW/O	<b>External SATA Port (ESP):</b> 0 = This port supports internal SATA devices only. 1 = This port will be used with an external SATA device and hot-plug is supported. When set, CAP.SXS must also be set.  This bit is not reset by Function Level Reset.
20	0h RO	<b>Cold Presence Detection (CPD):</b> The SATA controller does not support cold presence detect.
19	0h RW/O	<b>Mechanical Presence Switch Attached to Port (MPSP):</b> If set to 1, the platform supports a mechanical presence switch attached to this port. If cleared to 0, the platform does not support a mechanical presence switch attached to this port.
18	0h RW/O	<b>Hot Plug Capable Port (HPCP):</b> This indicates whether the this port is connected to a device which can be hot plugged. SATA by definition is hot-pluggable, but not all platforms are constructed to allow the device to be removed (it may be screwed into the chassis, for example). This bit can be used by system software to indicate a feature such as eject device to the end-user.  0 = Port is not capable of hot-plug. 1 = Port is hot-plug capable.  The HBA takes no action on the state of this bit – it is for system software only. For example, if this bit is cleared, and a hot plug event occurs, the HBA shall still treat it as a proper hot plug event.  <b>Note:</b> This bit is not reset on a HBA reset. This field is not reset by FLR.
17	0h RO	<b>Port Multiplier Attached (PMA):</b> When set, a Port Multiplier is attached to the HBA for this port. When cleared, a Port Multiplier is not attached to the HBA for this port. This bit is a read only 0. when CAP.PMS = 0., and read/write when CAP.PMS = 1.. Note that this bit is set by software; hardware does not auto-detect that a Port Multiplier is attached.
16	0h RO	Reserved.
15	0h RO	<b>Command List Running (CR):</b> When this bit is set it indicates that the command list DMA engine for the port is running.
14	0h RO	<b>FIS Receive Running (FR):</b> When this bit is set it indicates that the FIS Receive DMA engine for the port is running. Note to software: When FR bit stays set, please read the PxIS.PCS and PxSERR.DET.X to service the PCS interrupt accordingly if any
13	0h RO	<b>Mechanical Presence Switch State (MPSS):</b> The MPSS bit reports the state of a mechanical presence switch attached to this port. If CAP.SMPS is set to 1 and the mechanical presence switch is closed then this bit is cleared to 0. If CAP.SMPS is set to 1 and the mechanical presence switch is open then this bit is set to 1. If CAP.SMPS is set to 0 then this bit is cleared to 0. Software should only use this bit if both CAP.SMPS and PxCMD.MPSP are set to 1.





Bit Range	Default and Access	Field Name (ID): Description
12:8	0h RO	<b>Current Command Slot (CCS):</b> Indicates the current command slot the HBA is processing. This field is valid when the PxCMD.ST bit is set, and is constantly updated by the HBA. This field can be updated as soon as the HBA recognizes an active command slot, or at some point soon after when it begins processing the command. When PxCMD.ST transitions from a 1 to a 0, the HBA will reset this field to 0. After PxCMD.ST transitions from 0 to 1, the highest priority slot to issue from next is command slot 0. After the first command has been issued, the highest priority slot to issue from next is PxCMD.CCS + 1. For example, after the HBA has issued its first command, if PxCMD.CCS = 0h and PxCI is set to 3h, the next command that will be issued is from command slot 1.
7	0h RO	Reserved.
6	0h RO	<b>PHYSLP Present (PSP):</b> If set to '1', the platform supports PHYSLP on this port. If cleared to '0', the platform does not support PHYSLP on this port. This bit may only be set to '1' if CAP2.SPS is set to '1'.
5	0h RO	Reserved.
4	0h RW	<b>FIS Receive Enable (FRE):</b> When set, the HBA may post received FISes into the FIS receive area pointed to by PxFB and PxFBU. When cleared, received FISes are not accepted by the HBA, except for the first D2H register FIS after the initialization sequence.
3	0h RW/1S	<b>Command List Override (CLO):</b> Setting this bit to 1 causes PxTFD.STS.BSY and PxTFD.STS.DRQ to be cleared to 0. This allows a software reset to be transmitted to the device regardless of whether the BSY and DRQ bits are still set in the PxTFD.STS register. The HBA sets this bit to 0 when PxTFD.STS.BSY and PxTFD.STS.DRQ have been cleared to 0. A write to this register with a value of 0 shall have no effect.
2	1h RO	<b>Power On Device (POD):</b> The SATA controller does not support cold presence detect.
1	0h RW	<b>Spin-Up Device (SUD):</b> This bit is read/write and default to 0 for HBAs that support staggered spin-up via CAP.SSS. This bit is read only 1 for HBAs that do not support staggered spin-up. 0 = No action. 1 = On an edge detect from 0 to 1, the PCH starts a COMRESET initialization sequence to the device. Clearing this bit causes no action on the interface. Clearing this bit to 0 does not cause any OOB signal to be sent on the interface. When this bit is cleared to 0 and PxSCTL.DET = 0h, the HBA will enter listen mode.
0	0h RW	<b>Start (ST):</b> When set, the HBA may process the command list. When cleared, the HBA may not process the command list. Whenever this bit is changed from a 0 to a 1, the HBA starts processing the command list at entry 0. Whenever this bit is changed from a 1 to a 0, the PxCI and PxSACT register is cleared by the HBA upon the HBA putting the controller into an idle state. PxTFD shall be updated also.

### 15.2.21 Port 0 Task File Data (POTFD)—Offset 120h



Port 0 Task File Data

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 9h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:8	0h RO	<b>Error (ERR):</b> Contains the latest copy of the task file error register.
7	0h RO	<b>Status Busy (STS_BSY):</b> Status - Indicates the interface is busy.
6:4	0h RO	Reserved.
3	1h RO	<b>Status Drq (STS_DRQ):</b> Status - Indicates a data transfer is requested.
2:1	0h RO	Reserved.
0	1h RO	<b>Status Err (STS_ERR):</b> Status - Indicates an error during the transfer.

### 15.2.22 Port 0 Signature (POSIG)—Offset 124h


Port 0 Signature

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** FFFFFFFFh





Bit Range	Default and Access	Field Name (ID): Description										
31:0	FFFFFFFFh RO	<p><b>Signature (SIG):</b> Contains the signature received from a device on the first D2H Register FIS. The bit order is as follows:</p> <table border="1"> <thead> <tr> <th>Bit</th> <th>Field</th> </tr> </thead> <tbody> <tr> <td>31:24</td> <td>LBA High Register</td> </tr> <tr> <td>23:16</td> <td>LBA Mid Register</td> </tr> <tr> <td>15:8</td> <td>LBA Low Register</td> </tr> <tr> <td>7:0</td> <td>Sector Count Register</td> </tr> </tbody> </table>	Bit	Field	31:24	LBA High Register	23:16	LBA Mid Register	15:8	LBA Low Register	7:0	Sector Count Register
Bit	Field											
31:24	LBA High Register											
23:16	LBA Mid Register											
15:8	LBA Low Register											
7:0	Sector Count Register											

### 15.2.23 Port 0 Serial ATA Status (POSSTS)—Offset 128h

Port 0 Serial ATA Status

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD						IPM	SPD	DET

Bit Range	Default and Access	Field Name (ID): Description												
31:12	0h RO	Reserved.												
11:8	0h RO	<p><b>Interface Power Management (IPM):</b> Indicates the current interface state.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Device not present or communication not established</td> </tr> <tr> <td>1h</td> <td>Interface in active state</td> </tr> <tr> <td>2h</td> <td>Interface in PARTIAL power management state</td> </tr> <tr> <td>6h</td> <td>Interface in SLUMBER power management state</td> </tr> <tr> <td>8h</td> <td>DEVSLP asserted</td> </tr> </tbody> </table> <p>All other values reserved.</p> <p>This field reflects the interface power management state for both device and host initiated power management.</p> <p><b>Note:</b> If an Automatic Partial to Slumber Transition occurs, PxSSTS.IPM shall reflect that the host has entered Slumber (PxSSTS.IPM = '6h').</p>	Value	Description	0h	Device not present or communication not established	1h	Interface in active state	2h	Interface in PARTIAL power management state	6h	Interface in SLUMBER power management state	8h	DEVSLP asserted
Value	Description													
0h	Device not present or communication not established													
1h	Interface in active state													
2h	Interface in PARTIAL power management state													
6h	Interface in SLUMBER power management state													
8h	DEVSLP asserted													



Bit Range	Default and Access	Field Name (ID): Description										
7:4	0h RO	<p><b>Current Interface Speed (SPD):</b> Indicates the negotiated interface communication speed.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Device not present or communication not established</td> </tr> <tr> <td>1h</td> <td>Gen 1 communication rate negotiated</td> </tr> <tr> <td>2h</td> <td>Gen 2 communication rate negotiated</td> </tr> <tr> <td>3h</td> <td>Gen 3 communication rate negotiated</td> </tr> </tbody> </table> <p>All other values reserved.</p>	Value	Description	0h	Device not present or communication not established	1h	Gen 1 communication rate negotiated	2h	Gen 2 communication rate negotiated	3h	Gen 3 communication rate negotiated
Value	Description											
0h	Device not present or communication not established											
1h	Gen 1 communication rate negotiated											
2h	Gen 2 communication rate negotiated											
3h	Gen 3 communication rate negotiated											
3:0	0h RO	<p><b>Device Detection (DET):</b> Indicates the interface device detection and Phy state.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No device detected and Phy communication not established</td> </tr> <tr> <td>1h</td> <td>Device presence detected but Phy communication not established</td> </tr> <tr> <td>3h</td> <td>Device presence detected and Phy communication established</td> </tr> <tr> <td>4h</td> <td>Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode</td> </tr> </tbody> </table> <p>All other values reserved.</p> <p><b>Note:</b> While the true reset default value of this register is 0h, the value read from this register depends on drive presence and the point in time within the initialization process when the register is read.</p> <p><b>Note:</b> The means by which the implementation determines device presence may be vendor specific. However, device presence shall always be indicated anytime a COMINIT signal is received.</p>	Value	Description	0h	No device detected and Phy communication not established	1h	Device presence detected but Phy communication not established	3h	Device presence detected and Phy communication established	4h	Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode
Value	Description											
0h	No device detected and Phy communication not established											
1h	Device presence detected but Phy communication not established											
3h	Device presence detected and Phy communication established											
4h	Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode											

### 15.2.24 Port 0 Serial ATA Control (P0SCTL)—Offset 12Ch

Port 0 Serial ATA Control

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
		RSVD		PMP	SPM	IPM	SPD	DET



Bit Range	Default and Access	Field Name (ID): Description																		
31:20	0h RO	Reserved.																		
19:16	0h RW	<b>Port Multiplier Port (PMP):</b> This field is not used by AHCI.																		
15:12	0h RW	<b>Select Power Management (SPM):</b> This field is not used by AHCI.																		
11:8	0h RW	<p><b>Interface Power Management Transitions Allowed (IPM):</b> Indicates which power states the HBA is allowed to transition to. If an interface power management state is not allowed via this register field, the HBA will not initiate that state and the HBA will PMNAKp any request from the device to enter that state.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No interface power management (PM) state restrictions</td> </tr> <tr> <td>1h</td> <td>Transitions to the PARTIAL state PM disabled</td> </tr> <tr> <td>2h</td> <td>Transitions to the SLUMBER state PM disabled</td> </tr> <tr> <td>3h</td> <td>Transitions to both PARTIAL and SLUMBER PM states disabled</td> </tr> <tr> <td>4h</td> <td>Transitions to DEVSLP PM state are disabled</td> </tr> <tr> <td>5h</td> <td>Transitions to Partial and DEVSLP PM states are disabled</td> </tr> <tr> <td>6h</td> <td>Transitions to Slumber and DEVSLP PM states are disabled</td> </tr> <tr> <td>7h</td> <td>Transitions to Partial, Slumber and DEVSLP PM states are disabled</td> </tr> </tbody> </table> <p>All other values reserved.</p>	Value	Description	0h	No interface power management (PM) state restrictions	1h	Transitions to the PARTIAL state PM disabled	2h	Transitions to the SLUMBER state PM disabled	3h	Transitions to both PARTIAL and SLUMBER PM states disabled	4h	Transitions to DEVSLP PM state are disabled	5h	Transitions to Partial and DEVSLP PM states are disabled	6h	Transitions to Slumber and DEVSLP PM states are disabled	7h	Transitions to Partial, Slumber and DEVSLP PM states are disabled
Value	Description																			
0h	No interface power management (PM) state restrictions																			
1h	Transitions to the PARTIAL state PM disabled																			
2h	Transitions to the SLUMBER state PM disabled																			
3h	Transitions to both PARTIAL and SLUMBER PM states disabled																			
4h	Transitions to DEVSLP PM state are disabled																			
5h	Transitions to Partial and DEVSLP PM states are disabled																			
6h	Transitions to Slumber and DEVSLP PM states are disabled																			
7h	Transitions to Partial, Slumber and DEVSLP PM states are disabled																			
7:4	0h RW	<p><b>Speed Allowed (SPD):</b> Indicates the highest allowable speed of the interface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No speed negotiation restrictions</td> </tr> <tr> <td>1h</td> <td>Limit speed negotiation to Gen 1 communication rate</td> </tr> <tr> <td>2h</td> <td>Limit speed negotiation to Gen 2 communication rate</td> </tr> <tr> <td>3h</td> <td>Limit speed negotiation to Gen 3 communication rate</td> </tr> </tbody> </table> <p>All other values reserved</p> <p><b>Note:</b> If software changes SPD after port has been enabled, software is required to perform a port reset via DET=1h.</p>	Value	Description	0h	No speed negotiation restrictions	1h	Limit speed negotiation to Gen 1 communication rate	2h	Limit speed negotiation to Gen 2 communication rate	3h	Limit speed negotiation to Gen 3 communication rate								
Value	Description																			
0h	No speed negotiation restrictions																			
1h	Limit speed negotiation to Gen 1 communication rate																			
2h	Limit speed negotiation to Gen 2 communication rate																			
3h	Limit speed negotiation to Gen 3 communication rate																			



Bit Range	Default and Access	Field Name (ID): Description								
3:0	0h RW	<p><b>Device Detection Initialization (DET):</b> Controls the HBA.s device detection and interface initialization.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No device detection or initialization action requested</td> </tr> <tr> <td>1h</td> <td>Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized. While this field is 1h, COMRESET is continuously transmitted on the interface. Software should leave the DET field set to 1h for a minimum of 1 millisecond to ensure that a COMRESET is sent on the interface.</td> </tr> <tr> <td>4h</td> <td>Disable the Serial ATA interface and put Phy in offline mode</td> </tr> </tbody> </table> <p>All other values reserved.</p> <p>This field may only be changed when PxCMD.ST is '0'. Changing this field while the HBA is running results in undefined behavior. When PxCMD.ST is set to '1', this field should have a value of 0h.</p> <p><b>Note:</b> It is permissible to implement any of the Serial ATA defined behaviors for transmission of COMRESET when PxSCTL.DET = 1h.</p>	Value	Description	0h	No device detection or initialization action requested	1h	Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized. While this field is 1h, COMRESET is continuously transmitted on the interface. Software should leave the DET field set to 1h for a minimum of 1 millisecond to ensure that a COMRESET is sent on the interface.	4h	Disable the Serial ATA interface and put Phy in offline mode
Value	Description									
0h	No device detection or initialization action requested									
1h	Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized. While this field is 1h, COMRESET is continuously transmitted on the interface. Software should leave the DET field set to 1h for a minimum of 1 millisecond to ensure that a COMRESET is sent on the interface.									
4h	Disable the Serial ATA interface and put Phy in offline mode									

### 15.2.25 Port 0 Serial ATA Error (P0SERR)—Offset 130h


Port 0 Serial ATA Error

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description																										
31:16	0h RW/1C	<p><b>Diagnostics (DIAG):</b> Contains diagnostic error information for use by diagnostic software in validating correct operation or isolating failure modes.</p> <table border="0"> <thead> <tr> <th data-bbox="656 478 688 499">Bit</th> <th data-bbox="743 478 797 499">Field</th> </tr> </thead> <tbody> <tr> <td data-bbox="643 516 701 537">31:27</td> <td data-bbox="743 516 829 537">Reserved</td> </tr> <tr> <td data-bbox="656 554 688 575">26</td> <td data-bbox="743 554 1382 680"><b>Exchanged (X):</b> When set to one this bit indicates that a change in device presence has been detected since the last time this bit was cleared. The means by which the implementation determines that the device presence has changed is vendor specific. This bit shall always be set to one anytime a COMINIT signal is received. This bit is reflected in the P0IS.PCS bit.</td> </tr> <tr> <td data-bbox="656 697 688 718">25</td> <td data-bbox="743 697 1382 760"><b>Unrecognized FIS Type (F):</b> Indicates that one or more FISs were received by the Transport layer with good CRC, but had a type field that was not recognized/known.</td> </tr> <tr> <td data-bbox="656 777 688 798">24</td> <td data-bbox="743 777 1382 840"><b>Transport state transition error (T):</b> Indicates that an error has occurred in the transition from one state to another within the Transport layer since the last time this bit was cleared.</td> </tr> <tr> <td data-bbox="656 856 688 877">23</td> <td data-bbox="743 856 1382 940"><b>Link Sequence Error (S):</b> Indicates that one or more Link state machine error conditions were encountered. The Link Layer state machine defines the conditions under which the link layer detects an erroneous transition.</td> </tr> <tr> <td data-bbox="656 957 688 978">22</td> <td data-bbox="743 957 1382 1062"><b>Handshake Error (H):</b> Indicates that one or more R_ERR handshake response was received in response to frame transmission. Such errors may be the result of a CRC error detected by the recipient, a disparity or 8b/10b decoding error, or other error condition leading to a negative handshake on a transmitted frame.</td> </tr> <tr> <td data-bbox="656 1079 688 1100">21</td> <td data-bbox="743 1079 1382 1121"><b>CRC Error (C):</b> Indicates that one or more CRC errors occurred with the Link Layer.</td> </tr> <tr> <td data-bbox="656 1138 688 1159">20</td> <td data-bbox="743 1138 1235 1159"><b>Disparity Error (D):</b> This field is not used by AHCI.</td> </tr> <tr> <td data-bbox="656 1176 688 1197">19</td> <td data-bbox="743 1176 1382 1218"><b>10B to 8B Decode Error (B):</b> Indicates that one or more 10B to 8B decoding errors occurred.</td> </tr> <tr> <td data-bbox="656 1289 688 1310">18</td> <td data-bbox="743 1289 1312 1331"><b>Comm Wake (W):</b> Indicates that a Comm Wake signal was detected by the Phy.</td> </tr> <tr> <td data-bbox="656 1348 688 1369">17</td> <td data-bbox="743 1348 1338 1390"><b>Phy Internal Error (I):</b> Indicates that the Phy detected some internal error.</td> </tr> <tr> <td data-bbox="656 1407 688 1428">16</td> <td data-bbox="743 1407 1382 1470"><b>PhyRdy Change (N):</b> When set to 1 this bit indicates that the internal PhyRdy signal changed state since the last time this bit was cleared. The state of this bit is reflected in the PxIS.PRCS interrupt status bit and an interrupt will be generated if enabled.</td> </tr> </tbody> </table>	Bit	Field	31:27	Reserved	26	<b>Exchanged (X):</b> When set to one this bit indicates that a change in device presence has been detected since the last time this bit was cleared. The means by which the implementation determines that the device presence has changed is vendor specific. This bit shall always be set to one anytime a COMINIT signal is received. This bit is reflected in the P0IS.PCS bit.	25	<b>Unrecognized FIS Type (F):</b> Indicates that one or more FISs were received by the Transport layer with good CRC, but had a type field that was not recognized/known.	24	<b>Transport state transition error (T):</b> Indicates that an error has occurred in the transition from one state to another within the Transport layer since the last time this bit was cleared.	23	<b>Link Sequence Error (S):</b> Indicates that one or more Link state machine error conditions were encountered. The Link Layer state machine defines the conditions under which the link layer detects an erroneous transition.	22	<b>Handshake Error (H):</b> Indicates that one or more R_ERR handshake response was received in response to frame transmission. Such errors may be the result of a CRC error detected by the recipient, a disparity or 8b/10b decoding error, or other error condition leading to a negative handshake on a transmitted frame.	21	<b>CRC Error (C):</b> Indicates that one or more CRC errors occurred with the Link Layer.	20	<b>Disparity Error (D):</b> This field is not used by AHCI.	19	<b>10B to 8B Decode Error (B):</b> Indicates that one or more 10B to 8B decoding errors occurred.	18	<b>Comm Wake (W):</b> Indicates that a Comm Wake signal was detected by the Phy.	17	<b>Phy Internal Error (I):</b> Indicates that the Phy detected some internal error.	16	<b>PhyRdy Change (N):</b> When set to 1 this bit indicates that the internal PhyRdy signal changed state since the last time this bit was cleared. The state of this bit is reflected in the PxIS.PRCS interrupt status bit and an interrupt will be generated if enabled.
Bit	Field																											
31:27	Reserved																											
26	<b>Exchanged (X):</b> When set to one this bit indicates that a change in device presence has been detected since the last time this bit was cleared. The means by which the implementation determines that the device presence has changed is vendor specific. This bit shall always be set to one anytime a COMINIT signal is received. This bit is reflected in the P0IS.PCS bit.																											
25	<b>Unrecognized FIS Type (F):</b> Indicates that one or more FISs were received by the Transport layer with good CRC, but had a type field that was not recognized/known.																											
24	<b>Transport state transition error (T):</b> Indicates that an error has occurred in the transition from one state to another within the Transport layer since the last time this bit was cleared.																											
23	<b>Link Sequence Error (S):</b> Indicates that one or more Link state machine error conditions were encountered. The Link Layer state machine defines the conditions under which the link layer detects an erroneous transition.																											
22	<b>Handshake Error (H):</b> Indicates that one or more R_ERR handshake response was received in response to frame transmission. Such errors may be the result of a CRC error detected by the recipient, a disparity or 8b/10b decoding error, or other error condition leading to a negative handshake on a transmitted frame.																											
21	<b>CRC Error (C):</b> Indicates that one or more CRC errors occurred with the Link Layer.																											
20	<b>Disparity Error (D):</b> This field is not used by AHCI.																											
19	<b>10B to 8B Decode Error (B):</b> Indicates that one or more 10B to 8B decoding errors occurred.																											
18	<b>Comm Wake (W):</b> Indicates that a Comm Wake signal was detected by the Phy.																											
17	<b>Phy Internal Error (I):</b> Indicates that the Phy detected some internal error.																											
16	<b>PhyRdy Change (N):</b> When set to 1 this bit indicates that the internal PhyRdy signal changed state since the last time this bit was cleared. The state of this bit is reflected in the PxIS.PRCS interrupt status bit and an interrupt will be generated if enabled.																											



Bit Range	Default and Access	Field Name (ID): Description																		
15:0	0h RW/1C	<p><b>Error (ERR):</b> The ERR field contains error information for use by host software in determining the appropriate response to the error condition.</p> <p>If one or more of bits 11:8 of this register are set, the controller will stop the current transfer.</p> <table border="1"> <thead> <tr> <th>Bit</th> <th>Field</th> </tr> </thead> <tbody> <tr> <td>15:12</td> <td>Reserved</td> </tr> <tr> <td>11</td> <td><b>Internal Error (E):</b> The SATA controller failed due to a master or target abort when attempting to access system memory.</td> </tr> <tr> <td>10</td> <td><b>Protocol Error (P):</b> A violation of the Serial ATA protocol was detected.</td> </tr> <tr> <td>9</td> <td><b>Persistent Communication or Data Integrity Error (C):</b> A communication error that was not recovered occurred that is expected to be persistent. Persistent communications errors may arise from faulty interconnect with the device, from a device that has been removed or has failed, or a number of other causes.</td> </tr> <tr> <td>8</td> <td><b>Transient Data Integrity Error (T):</b> A data integrity error occurred that was not recovered by the interface.</td> </tr> <tr> <td>7:2</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td><b>Recovered Communications Error (M):</b> Communications between the device and host was temporarily lost but was re-established. This can arise from a device temporarily being removed, from a temporary loss of Phy synchronization, or from other causes and may be derived from the PhyNRdy signal between the Phy and Link layers.</td> </tr> <tr> <td>0</td> <td><b>Recovered Data Integrity Error (I):</b> A data integrity error occurred that was recovered by the interface through a retry operation or other recovery action.</td> </tr> </tbody> </table>	Bit	Field	15:12	Reserved	11	<b>Internal Error (E):</b> The SATA controller failed due to a master or target abort when attempting to access system memory.	10	<b>Protocol Error (P):</b> A violation of the Serial ATA protocol was detected.	9	<b>Persistent Communication or Data Integrity Error (C):</b> A communication error that was not recovered occurred that is expected to be persistent. Persistent communications errors may arise from faulty interconnect with the device, from a device that has been removed or has failed, or a number of other causes.	8	<b>Transient Data Integrity Error (T):</b> A data integrity error occurred that was not recovered by the interface.	7:2	Reserved	1	<b>Recovered Communications Error (M):</b> Communications between the device and host was temporarily lost but was re-established. This can arise from a device temporarily being removed, from a temporary loss of Phy synchronization, or from other causes and may be derived from the PhyNRdy signal between the Phy and Link layers.	0	<b>Recovered Data Integrity Error (I):</b> A data integrity error occurred that was recovered by the interface through a retry operation or other recovery action.
Bit	Field																			
15:12	Reserved																			
11	<b>Internal Error (E):</b> The SATA controller failed due to a master or target abort when attempting to access system memory.																			
10	<b>Protocol Error (P):</b> A violation of the Serial ATA protocol was detected.																			
9	<b>Persistent Communication or Data Integrity Error (C):</b> A communication error that was not recovered occurred that is expected to be persistent. Persistent communications errors may arise from faulty interconnect with the device, from a device that has been removed or has failed, or a number of other causes.																			
8	<b>Transient Data Integrity Error (T):</b> A data integrity error occurred that was not recovered by the interface.																			
7:2	Reserved																			
1	<b>Recovered Communications Error (M):</b> Communications between the device and host was temporarily lost but was re-established. This can arise from a device temporarily being removed, from a temporary loss of Phy synchronization, or from other causes and may be derived from the PhyNRdy signal between the Phy and Link layers.																			
0	<b>Recovered Data Integrity Error (I):</b> A data integrity error occurred that was recovered by the interface through a retry operation or other recovery action.																			

### 15.2.26 Port 0 Serial ATA Active (P0SACT)—Offset 134h


Port 0 Serial ATA Active

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/1S	<b>Device Status (DS):</b> System software sets this bit for native command queuing commands prior to setting the PxCI.CI bit in the same command slot entry. This field is cleared via the Set Device Bits FIS.  This field is also cleared when PxCMD.ST is cleared by software. Note that this field is not cleared by COMRESET or SRST.

### 15.2.27 Port 0 Command Issue (POCI)—Offset 138h


Port 0 Commands Issued

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Commands Issued (CI):</b> This field is set by software to indicate to the HBA that a command has been built in system memory for a command slot and may be sent to the device. When the HBA receives a FIS which clears the BSY, ERR, and DRQ bits for the command, it clears the corresponding bit in this register for that command slot. Bits in this field shall only be set to '1' by software when PxCMD.ST is set to '1'.  This field is also cleared when PxCMD.ST is written from a '1' to a '0' by software.

### 15.2.28 Port 0 SNotification (POSNTF)—Offset 13Ch


Port 0 SNotification

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h RW/1C	<p><b>PM Notify (PMN):</b> This field indicates whether a particular device with the corresponding PM Port number issued a Set Device Bits FIS to the host with the Notification bit set.</p> <p>PM Port 0h sets bit 0                      ...                      PM Port Fh sets bit 15</p> <p>Individual bits are cleared by software writing 1's to the corresponding bit positions.</p> <p>Note that, while this field is reset to default on a HBA Reset, it is not reset by COMRESET or SRST.</p>

### 15.2.29 Port 0 Device Sleep (P0DEVSLP)—Offset 144h

Port 0 Device Sleep

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 1E022852h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 1	1 1 1 0	0 0 0 0	0 0 1 0	0 0 1 0	1 0 0 0	0 1 0 1	0 0 1 0	
RSVD	DM	DITO			MDAT	DETO		DSP ADSE

Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RO	Reserved.
28:25	Fh RW/O	<p><b>DITO Multiplier (DM):</b> DITO multiplier that the HBA applies to the specified DITO value, effectively extending the range of DITO from 1ms to 16368ms. A value of 0h indicates a multiplier of 1. A maximum multiplier of 16 may be applied. The HBA computes the total idle timeout as a product of DM and DITO (i.e. DITO actual = DITO * (DM+1)).</p> <p><b>Note:</b> These bits are not reset by controller reset.</p>
24:15	4h RW	<p><b>DEVSLP Idle Timeout (DITO):</b> This field specifies the amount of the time (in approximate 1ms granularity) that the HBA shall wait before driving the DEVSLP signal.</p> <p>Hardware reloads its port specific DEVSLP timer with this value each time the port transitions out of DEVSLP state. For example: from DEVSLP to active or PxDEVSLP.ADSE transitions from 0 to a 1.</p> <p>If CAP2.SDS or CAP2.SADM or PxDEVSLP.DSP is cleared to 0 then these bits are read-only 0h and software shall treat these bits as reserved.                      Software shall only set this value when PxCMD.ST is cleared to 0 and PxDEVSLP.ADSE is cleared to 0.</p> <p><b>Note:</b> These bits are not reset by controller reset.</p>



Bit Range	Default and Access	Field Name (ID): Description
14:10	Ah RW	<p><b>DEVSLP Minimum Assertion Time (MDAT):</b> This field specifies the minimum amount of time (in 1ms granularity) that the HBA must assert the DEVSLP signal before it may be de-asserted. The nominal value is 10ms and the minimum is 1ms depending on device identification information.</p> <p>If CAP2.SDS is cleared to 0 or PxDEVSLP.DSP is cleared to 0 then these bits are read-only 0h and software shall treat these bits as reserved. Software shall only set this value when PxCMD.ST is cleared to 0, PxDEVSLP.ADSE is cleared to 0, and prior to setting PxCMD.ICC to 8h.</p> <p><b>Note:</b> These bits are not reset by controller reset.</p>
9:2	14h RW	<p><b>DEVSLP Exit Timeout (DETO):</b> This field specifies the maximum duration (in approximate 1ms granularity) from DEVSLP de-assertion until the device is ready to accept OOB. The nominal value is 20ms while the max value is 255ms depending on device identification information.</p> <p>If CAP2.SDS is cleared to 0 or PxDEVSLP.DSP is cleared to 0 then these bits are read-only 0h and software shall treat these bits as reserved. Software shall only set this value when PxCMD.ST is cleared to 0, PxDEVSLP.ADSE is cleared to 0, and prior to setting PxCMD.ICC to 8h.</p> <p><b>Note:</b> These bits are not reset by controller reset.</p>
1	1h RW/O	<p><b>DEVSLP Present (DSP):</b> If set to '1', the platform supports DEVSLP on this port. If cleared to '0', the platform does not support DEVSLP on this port. This bit may only be set to '1' if CAP2.SDS is set to '1'.</p> <p>DSP is mutually exclusive with the PxCMD.HPCP bit and PxCMD.ESP bit.</p> <p>BIOS is required to program this field to '1' if the system supports the DEVSLP feature.</p> <p><b>Note:</b> These bits are not reset by controller reset.</p>
0	0h RW	<p><b>Aggressive DEVSLP Enable (ADSE):</b> This bit is read/write for HBAs that support aggressive DEVSLP management (CAP2.SADM = '1'). When this bit is set to '1', the HBA shall assert the DEVSLP signal after the port has been idle (PxCI = 0h and PxSACT = 0h) for the amount of time specified by the PxDEVSLP.DITO register and the interface is in Slumber (PxSSTS.IPM = 6h).</p> <p>When this bit is cleared to '0', the HBA does not enter DEVSLP unless software directed via PxCMD.ICC. This bit shall only be set to '1' if PxDEVSLP.DSP is set to '1'.</p> <p>If this bit is set to '1' and software clears the bit to '0', then the HBA shall de-assert the DEVSLP signal if asserted.</p> <p>Note that these bits are not reset on a HBA reset. BIOS is recommended to program this field to '1' if the platform support the DEVSLP feature.</p> <p>If CAP2.SDS is cleared to '0' or CAP2.SADM is cleared to '0', or if PxDEVSLP.DSP is cleared to '0' then these bits are read-only 0h and software shall treat these bits as reserved.</p>

### 15.2.30 Port 1 Command List Base Address (P1CLB)—Offset 180h


Same bit definition as POCLB.

### 15.2.31 Port 1 Command List Base Address Upper 32-bits (P1CLBU)—Offset 184h

Same bit definition as POCLBU.

### 15.2.32 Port 1 FIS Base Address (P1FB)—Offset 188h

Same bit definition as P0FB.

**15.2.33 Port 1 FIS Base Address Upper 32-bits (P1FBU)—Offset 18Ch**

Same bit definition as P0FBU.

**15.2.34 Port 1 Interrupt Status (P1IS)—Offset 190h**

Same bit definition as P0IS.

**15.2.35 Port 1 Interrupt Enable (P1IE)—Offset 194h**

Same bit definition as P0IE.

**15.2.36 Port 1 Command (P1CMD)—Offset 198h**

Same bit definition as P0CMD.

**15.2.37 Port 1 Task File Data (P1TFD)—Offset 1A0h**

Same bit definition as P0TFD.

**15.2.38 Port 1 Signature (P1SIG)—Offset 1A4h**

Same bit definition as P0SIG.

**15.2.39 Port 1 Serial ATA Status (P1SSTS)—Offset 1A8h**

Same bit definition as P0SSTS.

**15.2.40 Port 1 Serial ATA Control (P1SCTL)—Offset 1ACh**

Same bit definition as P0SCTL.

**15.2.41 Port 1 Serial ATA Error (P1SEERR)—Offset 1B0h**

Same bit definition as P0SEERR.

**15.2.42 Port 1 Serial ATA Active (P1SACT)—Offset 1B4h**

Same bit definition as P0SACT.

**15.2.43 Port 1 Command Issue (P1CI)—Offset 1B8h**

Same bit definition as P0CI.

**15.2.44 Port 1 SNotification (P1SNTF)—Offset 1BCh**

Same bit definition as P0SNTF.



**15.2.45 Port 1 Device Sleep (P1DEVSLP)—Offset 1C4h**

Same bit definition as P0DEVSLP.

**15.2.46 Port 2 Command List Base Address (P2CLB)—Offset 200h**

Same bit definition as P0CLB.

**15.2.47 Port 2 Command List Base Address Upper 32-bits (P2CLBU)—Offset 204h**

Same bit definition as P0CLBU.

**15.2.48 Port 2 FIS Base Address (P2FB)—Offset 208h**

Same bit definition as P0FB.

**15.2.49 Port 2 FIS Base Address Upper 32-bits (P2FBU)—Offset 20Ch**

Same bit definition as P0FBU.

**15.2.50 Port 2 Interrupt Status (P2IS)—Offset 210h**

Same bit definition as P0IS.

**15.2.51 Port 2 Interrupt Enable (P2IE)—Offset 214h**

Same bit definition as P0IE.

**15.2.52 Port 2 Command (P2CMD)—Offset 218h**

Same bit definition as P0CMD.

**15.2.53 Port 2 Task File Data (P2TFD)—Offset 220h**

Same bit definition as P0TFD.

**15.2.54 Port 2 Signature (P2SIG)—Offset 224h**

Same bit definition as P0SIG.

**15.2.55 Port 2 Serial ATA Status (P2SSTS)—Offset 228h**

Same bit definition as P0SSTS.

**15.2.56 Port 2 Serial ATA Control (P2SCTL)—Offset 22Ch**

Same bit definition as P0SCTL.



**15.2.57 Port 2 Serial ATA Error (P2SERR)—Offset 230h**

Same bit definition as POSERR.

**15.2.58 Port 2 Serial ATA Active (P2SACT)—Offset 234h**

Same bit definition as POSACT.

**15.2.59 Port 2 Command Issue (P2CI)—Offset 238h**

Same bit definition as POCI.

**15.2.60 Port 2 SNotification (P2SNTF)—Offset 23Ch**

Same bit definition as POSNTF.

**15.2.61 Port 2 Device Sleep (P2DEVSLP)—Offset 244h**

Same bit definition as PODEVSLP.

**15.2.62 Port 3 Command List Base Address (P3CLB)—Offset 280h**

Same bit definition as POCLB.

**15.2.63 Port 3 Command List Base Address Upper 32-bits (P3CLBU)—Offset 284h**

Same bit definition as POCLBU.

**15.2.64 Port 3 FIS Base Address (P3FB)—Offset 288h**

Same bit definition as POFB.

**15.2.65 Port 3 FIS Base Address Upper 32-bits (P3FBU)—Offset 28Ch**

Same bit definition as POFBU.

**15.2.66 Port 3 Interrupt Status (P3IS)—Offset 290h**

Same bit definition as POIS.

**15.2.67 Port 3 Interrupt Enable (P3IE)—Offset 294h**

Same bit definition as POIE.

**15.2.68 Port 3 Command (P3CMD)—Offset 298h**

Same bit definition as POCMD.



**15.2.69 Port 3 Task File Data (P3TFD)—Offset 2A0h**

Same bit definition as POTFD.

**15.2.70 Port 3 Signature (P3SIG)—Offset 2A4h**

Same bit definition as POSIG.

**15.2.71 Port 3 Serial ATA Status (P3SSTS)—Offset 2A8h**

Same bit definition as POSSTS.

**15.2.72 Port 3 Serial ATA Control (P3SCTL)—Offset 2ACh**

Same bit definition as POSCTL.

**15.2.73 Port 3 Serial ATA Error (P3SERR)—Offset 2B0h**

Same bit definition as POSERR.

**15.2.74 Port 3 Serial ATA Active (P3SACT)—Offset 2B4h**

Same bit definition as POSACT.

**15.2.75 Port 3 Commands Issued (P3CI)—Offset 2B8h**

Same bit definition as POCI.

**15.2.76 Port 3 SNotification (P3SNTF)—Offset 2BCh**

Same bit definition as POSNTF.

**15.2.77 Port 3 Device Sleep (P3DEVSLP)—Offset 2C4h**

Same bit definition as PODEVSLP.

**15.2.78 Port 4 Command List Base Address (P4CLB)—Offset 300h**


Same bit definition as POCLB.

**15.2.79 Port 4 Command List Base Address Upper 32-bits (P4CLBU)—Offset 304h**

Same bit definition as POCLBU.

**15.2.80 Port 4 FIS Base Address (P4FB)—Offset 308h**

Same bit definition as POFB.

**15.2.81 Port 4 FIS Base Address Upper 32-bits (P4FBU)—Offset 30Ch**

Same bit definition as P0FBU.

**15.2.82 Port 4 Interrupt Status (P4IS)—Offset 310h**

Same bit definition as P0IS.

**15.2.83 Port 4 Interrupt Enable (P4IE)—Offset 314h**

Same bit definition as P0IE.

**15.2.84 Port 4 Command (P4CMD)—Offset 318h**

Same bit definition as P0CMD.

**15.2.85 Port 4 Task File Data (P4TFD)—Offset 320h**

Same bit description as P0TFD.

**15.2.86 Port 4 Signature (P4SIG)—Offset 324h**

Same bit description as P0SIG.

**15.2.87 Port 4 Serial ATA Status (P4SSTS)—Offset 328h**

Same bit description as P0SSTS.

**15.2.88 Port 4 Serial ATA Control (P4SCTL)—Offset 32Ch**

Same bit description as P0SCTL.

**15.2.89 Port 4 Serial ATA Error (P4SEERR)—Offset 330h**

Same bit description as P0SEERR.

**15.2.90 Port 4 Serial ATA Active (P4SACT)—Offset 334h**

Same bit description as P0SACT.

**15.2.91 Port 4 Commands Issued (P4CI)—Offset 338h**

Same bit description as P0CI.

**15.2.92 Port 4 SNotification (P4SNTF)—Offset 33Ch**

Same bit description as P0SNTF.





**15.2.93 Port 4 Device Sleep (P4DEVSLP)—Offset 344h**

Same bit description as P0DEVSLP.

**15.2.94 Port 5 Command List Base Address (P5CLB)—Offset 380h**

Same bit description as P0CLB.

**15.2.95 Port 5 Command List Base Address Upper 32-bits (P5CLBU)—Offset 384h**

Same bit definition as P0CLBU.

**15.2.96 Port 5 FIS Base Address (P5FB)—Offset 388h**

Same bit definition as P0FB.

**15.2.97 Port 5 FIS Base Address Upper 32-bits (P5FBU)—Offset 38Ch**

Same bit definition as P0FBU.

**15.2.98 Port 5 Interrupt Status (P5IS)—Offset 390h**

Same bit definition as P0IS.

**15.2.99 Port 5 Interrupt Enable (P5IE)—Offset 394h**

Same bit definition as P0IE.

**15.2.100 Port 5 Command (P5CMD)—Offset 398h**

Same bit definition as P0CMD.

**15.2.101 Port 5 Task File Data (P5TFD)—Offset 3A0h**

Same bit definition as P0TFD.

**15.2.102 Port 5 Signature (P5SIG)—Offset 3A4h**

Same bit definition as P0SIG.

**15.2.103 Port 5 Serial ATA Status (P5SSTS)—Offset 3A8h**

Same bit definition as P0SSTS.

**15.2.104 Port 5 Serial ATA Control (P5SCTL)—Offset 3ACh**

Same bit definition as P0SCTL.



**15.2.105 Port 5 Serial ATA Error (P5SERR)—Offset 3B0h**

Same bit definition as P0SERR.

**15.2.106 Port 5 Serial ATA Active (P5SACT)—Offset 3B4h**

Same bit definition as P0SACT.

**15.2.107 Port 5 Commands Issued (P5CI)—Offset 3B8h**

Same bit definition as P0CI.

**15.2.108 Port 5 SNotification (P5SNTF)—Offset 3BCh**

Same bit definition as P0SNTF.

**15.2.109 Port 5 Device Sleep (P5DEVSLP)—Offset 3C4h**

Same bit definition as P0DEVSLP.

**15.2.110 Port 6 Command List Base Address (P6CLB)—Offset 400h**

Same bit definition as P0CLB.

**15.2.111 Port 6 Command List Base Address Upper 32-bits (P6CLBU)—Offset 404h**

Same bit definition as P0CLBU.

**15.2.112 Port 6 FIS Base Address (P6FB)—Offset 408h**

Same bit definition as P0FB.

**15.2.113 Port 6 FIS Base Address Upper 32-bits (P6FBU)—Offset 40Ch**

Same bit definition as P0FBU.

**15.2.114 Port 6 Interrupt Status (P6IS)—Offset 410h**

Same bit definition as P0IS.

**15.2.115 Port 6 Interrupt Enable (P6IE)—Offset 414h**

Same bit definition as P0IE.

**15.2.116 Port 6 Command (P6CMD)—Offset 418h**

Same bit definition as P0CMD.



**15.2.117 Port 6 Task File Data (P6TFD)—Offset 420h**

Same bit definition as POTFD.

**15.2.118 Port 6 Signature (P6SIG)—Offset 424h**

Same bit definition as POSIG.

**15.2.119 Port 6 Serial ATA Status (P6SSTS)—Offset 428h**

Same bit definition as POSSTS.

**15.2.120 Port 6 Serial ATA Control (P6SCTL)—Offset 42Ch**

Same bit definition as POSCTL.

**15.2.121 Port 6 Serial ATA Error (P6SERR)—Offset 430h**

Same bit definition as POSERR.

**15.2.122 Port 6 Serial ATA Active (P6SACT)—Offset 434h**

Same bit definition as POSACT.

**15.2.123 Port 6 Commands Issued (P6CI)—Offset 438h**

Same bit definition as POCI.

**15.2.124 Port 6 SNotification (P6SNTF)—Offset 43Ch**

Same bit definition as POSNTF.

**15.2.125 Port 6 Device Sleep (P6DEVSLP)—Offset 444h**

Same bit definition as PODEVSLP.

**15.2.126 Port 7 Command List Base Address (P7CLB)—Offset 480h**

Same bit definition as POCLB.

**15.2.127 Port 7 Command List Base Address Upper 32-bits (P7CLBU)—Offset 484h**

Same bit definition as POCLBU.

**15.2.128 Port 7 FIS Base Address (P7FB)—Offset 488h**

Same bit definition as POFB.



**15.2.129 Port 7 FIS Base Address Upper 32-bits (P7FBU)—Offset 48Ch**

Same bit definition as P0FBU.

**15.2.130 Port 7 Interrupt Status (P7IS)—Offset 490h**

Same bit definition as P0IS.

**15.2.131 Port 7 Interrupt Enable (P7IE)—Offset 494h**

Same bit definition as P0IE.

**15.2.132 Port 7 Command (P7CMD)—Offset 498h**

Same bit definition as P0CMD.

**15.2.133 Port 7 Task File Data (P7TFD)—Offset 4A0h**

Same bit definition as P0TFD.

**15.2.134 Port 7 Signature (P7SIG)—Offset 4A4h**

Same bit definition as P0SIG.

**15.2.135 Port 7 Serial ATA Status (P7SSTS)—Offset 4A8h**

Same bit definition as P0SSTS.

**15.2.136 Port 7 Serial ATA Control (P7SCTL)—Offset 4ACh**

Same bit definition as P0SCTL.

**15.2.137 Port 7 Serial ATA Error (P7SERR)—Offset 4B0h**

Same bit definition as P0SERR.

**15.2.138 Port 7 Serial ATA Active (P7SACT)—Offset 4B4h**

Same bit definition as P0SACT.

**15.2.139 Port 7 Commands Issued (P7CI)—Offset 4B8h**

Same bit definition as P0CI.

**15.2.140 Port 7 SNotification (P7SNTF)—Offset 4BCh**

Same bit definition as P0SNTF.



### 15.2.141 Port 7 Device Sleep (P7DEVSLP)—Offset 4C4h

Same bit definition as P0DEVSLP.

### 15.2.142 Enclosure Management Message Format (EM\_MF)—Offset 580h

Enclosure Management Message Format

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD	MTYPE	DSIZE		MSIZE		RSVD		

Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	Reserved.
27:24	0h RW	<b>Message Type (MTYPE):</b> Specifies the type of the message.  The message types are: 0h = LED 1h = SAF-TE 2h = SES-2 3h = SGPIO (register based interface) All other values reserved.
23:16	0h RW	<b>Data Size (DSIZE):</b> Specifies the data size in bytes. If the message (enclosure services command) has a data buffer that is associated with it that is transferred, the size of that data buffer is specified in this field. If there is no separate data buffer, this field shall have a value of '0'. The data directly follows the message in the message buffer. This value should always be '0'.
15:8	0h RW	<b>Message Size (MSIZE):</b> Specifies the size of the message in bytes. The message size does not include the one Dword header. A value of '0'. is invalid. The message size is always 4 bytes.
7:0	0h RO	Reserved.

### 15.2.143 Enclosure Management LED (EM\_LED)—Offset 584h


Enclosure Management LED

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW	<p><b>Value (VAL):</b> This field describes the state of each LED for a particular location. There are three LEDs that may be supported by the HBA. Each LED has 3 bits of control.</p> <p>LED values are:                      000b - LED shall be off                      001b - LED shall be solid on as perceived by human eye                      All other values reserved.</p> <p>The LED bit locations are:                      Bits 2:0 - Activity LED (may be driven by hardware)                      Bits 5:3 - Vendor Specific LED (e.g. locate)                      Bits 8:6 - Vendor Specific LED (e.g. fault)                      Bits 15:9 - Reserved.</p> <p>Vendor specific message is:                      Bit 3:0 - Vendor Specific Pattern                      Bit 15:4 - Reserved.</p> <p><b>Note:</b> If Activity LED Hardware Driven (ATTR.ALHD) bit is set, host will output the hardware LED value sampled internally and will ignore software written activity value on bit [2:0]. Since Enclosure Management does not support port multiplier based LED message, the LED message will be generated independently based on respective port's operation activity. Vendor specific LED values Locate (Bits 5:3) and Fault (Bits 8:6) always are driven by software..</p>
15:8	0h RW	<p><b>Port Multiplier Information (PM):</b> Specifies slot specific information related to Port Multiplier.</p> <p>Bits 3:0 - Specify the Port Multiplier port number for the slot that requires the status update. If a Port Multiplier is not attached to the device in the affected slot, the Port Multiplier port number shall be '0'.                      Bits 7:4 - Reserved.</p> <p>SATA does not support LED messages for devices behind a Port Multiplier. This byte should be 0.</p>
7:0	0h RW	<p><b>HBA Information (HBA):</b> Specifies slot specific information related to the HBA.</p> <p>Bits 4:0 - HBA port number for the slot that requires the status update.                      Bit 5 - If set to '1', Value is a vendor specific message that applies to the entire enclosure. If cleared to '0', Value applies to the port specified in bits 4:0.                      Bits 7:6 - Reserved.</p>

## 15.3 SATA AIDP Registers Summary

Table 15-3. Summary of SATA AIDP Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
10h	13h	AHCI Index Register (INDEX)—Offset 10h	0h
14h	17h	AHCI Data Register (DATA)—Offset 14h	0h

### 15.3.1 AHCI Index Register (INDEX)—Offset 10h

AHCI Index Register. This registers are only available if CC.SCC is not 01h to index into all memory registers defined in Memory Registers and the message buffer used for enclosure management. If CC.SCC is 01h, these AHCI Index Data Pair registers are not




accessible and SINDEX/SDATA register pair shall be used to index into a subset of the memory registers defined in (See Memory Registers for more information on which registers could be indexed).

**Access Method**

**Type:** IO Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:19	0h RO	Reserved.
18:2	0h RW	<b>Index (INDEX):</b> This Index register is used to select the Dword offset of the Memory Mapped AHCI register to be accessed. A Dword, Word or Byte access is specified by the active byte enables of the I/O access to the Data register.
1:0	0h RO	Reserved.

**15.3.2 AHCI Data Register (DATA)—Offset 14h**


AHCI Data Register. This registers are index into all memory registers defined in Memory Registers and the message buffer used for enclosure management.

**Access Method**

**Type:** IO Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Data (DATA):</b> This Data register is a window through which data is read or written to the memory mapped register pointed to by the Index register. Note that a physical register is not actually implemented as the data is actually stored in the memory mapped registers. Since this is not a physical register, the default value is the same as the default value of the register pointed to by Index.

## 15.4 SATA MXPBA Registers Summary

Table 15-4. Summary of SATA MXPBA Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	MSI-X Pending Bit Array QW 0 (MXPQW0_DW0)—Offset 0h	0h

### 15.4.1 MSI-X Pending Bit Array QW 0 (MXPQW0\_DW0)—Offset 0h


MSI-X Pending Bit Array QW 0

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RO	<b>MSI-X vector Pending (MXVP):</b> For each Pending Bit that is set, the function has a pending message for the associated MSI-X Table entry. Pending bits that have no associated MSI-X Table entry are reserved. After reset, the state of reserved Pending bits must be 0. Software should never write, and should only read Pending Bits. If software writes to Pending Bits, the result is undefined. Each Pending Bit's state after reset is 0 (no message pending).





## 15.5 SATA MXTBA Registers Summary

Table 15-5. Summary of SATA MXTBA Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	MSI-X Table Entries 0 Message Lower Address (MXTE0MLA)—Offset 0h	0h
4h	7h	MSI-X Table Entries 0 Message Upper Address (MXTE0MUA)—Offset 4h	0h
8h	Bh	MSI-X Table Entries 0 Message Data (MXTE0MD)—Offset 8h	0h
Ch	Fh	MSI-X Table Entries 0 Vector Control (MXTE0VC)—Offset Ch	1h

### 15.5.1 MSI-X Table Entries 0 Message Lower Address (MXTE0MLA)—Offset 0h


MSI-X Table Entries 0 Message Lower Address

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>MSI-X message lower address (MXMLA):</b> Specifies the lower 32-bit of the DWORD-aligned address (Addr[31:02]) of the MSI-X Message
1:0	0h RO	Reserved.

### 15.5.2 MSI-X Table Entries 0 Message Upper Address (MXTE0MUA)—Offset 4h

MSI-X Table Entries 0 Message Upper Address

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
MXMUA								

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>MSI-X message upper 32-bit address (MXMUA):</b> Specifies the upper 32-bit of the MSI-X Message.

### 15.5.3 MSI-X Table Entries 0 Message Data (MXTE0MD)—Offset 8h

MSI-X Table Entries 0 Message Data

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
MXMD								

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>MSI-X message Data (MXMD):</b> Specifies the 32-bit Data of the MSI-X Message.

### 15.5.4 MSI-X Table Entries 0 Vector Control (MXTE0VC)—Offset Ch

MSI-X Table Entries 0 Vector Control

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 23  
**Function:** 0

**Default:** 1h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	1
RSVD								MXVM

Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	1h RW	<b>MSI-X vector Mask (MXVM):</b> When this bit is set, the function is prohibited from sending a message using this MSI-X Table entry. However, any other MSI-X Table entries programmed with the same vector will still be capable of sending an equivalent message unless they are also masked. This bit's state after reset is 1 (entry is masked).

## 15.6 SATA Initialization (SIR) Index Registers Summary

Table 15-6. Summary of SATA SIR Index Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
80h	83h	Squelch Circuit Disable	0h
90h	93h	SATA MPHY Dynamic Power Gating Enable - Offset 90h	0h
A4h	A7h	OOB Retry- Offset A4h	00190020h

### 15.6.1 Squelch Circuit Disable—Offset 80h

**Default:** 0h

**Access:** RW/RO

Bit Range	Default and Access	Field Name (ID): Description
31:24	RO	Reserved.
23	0h RW	<b>Port 7 Squelch Circuit Disable (P7SQOFFIDLED):</b> Same as bit 16, except this is for Port 7.
22	0h RW	<b>Port 6 Squelch Circuit Disable (P6SQOFFIDLED):</b> Same as bit 16, except this is for Port 6.
21	0h RW	<b>Port 5 Squelch Circuit Disable (P5SQOFFIDLED):</b> Same as bit 16, except this is for Port 5.
20	0h RW	<b>Port 4 Squelch Circuit Disable (P4SQOFFIDLED):</b> Same as bit 16, except this is for Port 4.
19	0h RW	<b>Port 3 Squelch Circuit Disable (P3SQOFFIDLED):</b> Same as bit 16, except this is for Port 3.



Bit Range	Default and Access	Field Name (ID): Description
18	0h RW	<b>Port 2 Squelch Circuit Disable (P2SQOFFIDLED):</b> Same as bit 16, except this is for Port 2.
17	0h RW	<b>Port 1 Squelch Circuit Disable (P1SQOFFIDLED):</b> Same as bit 16, except this is for Port 1.
16	0h RW	<b>Port 0 Squelch Circuit Disable (POSQOFFIDLED):</b> When this bit is set, port 0 Squelch Circuit is disabled when the interface is in Slumber state and no AHCI command outstanding. This feature is only applicable if $GHC.AE = 1$ . With the Squelch Circuit is disabled, device initiated wake from Slumber is not supported. BIOS may enable this feature if the DEVSLP feature is not supported on the port. This feature shall be mutually exclusive with the DEVSLP feature.
15:0	RO	Reserved.

## 15.6.2 SATA MPHY Dynamic Power Gating Enable—Offset 90h

**Default:** 0h

**Access:** RW/RO

Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7	0h RW	<b>SATA MPHY Dynamic Power Gating Enable for Port 7 (PHYDPGEP7):</b> Same definition as bit 0, but applies to port 7.
6	0h RW	<b>SATA MPHY Dynamic Power Gating Enable for Port 6 (PHYDPGEP6):</b> Same definition as bit 0, but applies to port 6.
5	0h RW	<b>SATA MPHY Dynamic Power Gating Enable for Port 5 (PHYDPGEP5):</b> Same definition as bit 0, but applies to port 5.
4	0h RW	<b>SATA MPHY Dynamic Power Gating Enable for Port 4 (PHYDPGEP4):</b> Same definition as bit 0, but applies to port 4.
3	0h RW	<b>SATA MPHY Dynamic Power Gating Enable for Port 3 (PHYDPGEP3):</b> Same definition as bit 0, but applies to port 3.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>SATA MPHY Dynamic Power Gating Enable for Port 2 (PHYDPGEP2):</b> Same definition as bit 0, but applies to port 2.
1	0h RW	<b>SATA MPHY Dynamic Power Gating Enable for Port 1 (PHYDPGEP1):</b> Same definition as bit 0, but applies to port 1.
0	0h RW	<p><b>SATA MPHY Dynamic Power Gating Enable for Port 0 (PHYDPGEP0):</b> 0 = SATA host controller does not perform dynamic MPhy power gating. 1 = SATA host controller supports MPhy dynamic power gating.</p> <p>For platforms with only internal SSDs or HDDs, set PHYDPWE0[7:0] to enable SATA MPhy dynamic power gating flow. Use the default value of 0 if the platform has one or more of the following:</p> <ul style="list-style-type: none"> <li>- SATA hot-plug enabled port (PxCMD.HPCP = 1)</li> <li>- SATA external port (PxCMD.ESP = 1)</li> <li>- SATA slimline port with zero-power ODD (ZPODD) attached (or other AN capable ODD)</li> </ul> <p>Note: BIOS is requested to program this field to 1 if the system supports MPhy dynamic power gating for SATA port 0 and SATA port 0 does not require Listen Mode usage. BIOS shall program this field to 1 until after BIOS has enumerated the SATA device of this port.</p>

### 15.6.2.1 OOB Retry—Offset A4h

**Default:** 00190020h

**Access:** RW/RO

Bit Range	Default and Access	Field Name (ID): Description
31:7	RO	Reserved.
6	0h RW	<b>OOB Retry Mode (ORM):</b> 0 = The SATA controller will not retry after an OOB failure. 1 = The SATA controller will continue to retry after an OOB failure until successful (infinite retry)
5:0	RO	Reserved.





# 16 Intel® Management Engine Interface (Intel® MEI) (D22:F0, D22:F1, and D22:F4)

## 16.1 Management Engine Interface PCI Configuration Registers Summary

The registers in this section describes apply to the following Intel(R) Management Engine Interfaces (MEI):

MEI 1 at Device 22:Function 0

MEI 2 at Device 22:Function 1

MEI 3 at Device22:Function 4.

**Table 16-1. Summary of Management Engine Interface PCI Configuration Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Identifiers (HECI1_ID)—Offset 0h	xxxx8086h
4h	5h	Command (HECI1_CMD)—Offset 4h	0h
6h	7h	Status (HECI1_STS)—Offset 6h	10h
8h	Bh	Revision ID and Class Code (HECI1_RID_CC)—Offset 8h	7800000h
Ch	Ch	Cache Line Size (HECI1_CLS)—Offset Ch	0h
Dh	Dh	Master Latency Timer (HECI1_MLT)—Offset Dh	0h
Eh	Eh	Header Type (HECI1_HTYPE)—Offset Eh	80h
Fh	Fh	Built In Self-Test (HECI1_BIST)—Offset Fh	0h
10h	13h	MMIO Base Address Low (HECI1_MMIO_MBAR_LO)—Offset 10h	4h
14h	17h	MMIO Base Address High (HECI1_MMIO_MBAR_HI)—Offset 14h	0h
2Ch	2Fh	Sub System Identifiers (HECI1_SS)—Offset 2Ch	0h
34h	37h	Capabilities Pointer (HECI1_CAP)—Offset 34h	50h
3Ch	3Dh	Interrupt Information (HECI1_INTR)—Offset 3Ch	100h
3Eh	3Eh	Minimum Grant (HECI1_MGNT)—Offset 3Eh	0h
3Fh	3Fh	Maximum Latency (HECI1_MLAT)—Offset 3Fh	0h
40h	43h	Host Firmware Status Register 1 (HFSTS1)—Offset 40h	0h
48h	4Bh	Host Firmware Status Register 2 (HFSTS2)—Offset 48h	0h
4Ch	4Fh	Host General Status (HECI1_H_GS1)—Offset 4Ch	0h
50h	51h	PCI Power Management Capability ID (HECI1_PID)—Offset 50h	8C01h
52h	53h	PCI Power Management Capabilities (HECI1_PC)—Offset 52h	4003h
54h	55h	PCI Power Management Control and Status (HECI1_PMCS)—Offset 54h	8h
60h	63h	Host Firmware Status Register 3 (HFSTS3)—Offset 60h	0h
64h	67h	Host Firmware Status Register 4 (HFSTS4)—Offset 64h	0h
68h	6Bh	Host Firmware Status Register 5 (HFSTS5)—Offset 68h	0h



**Table 16-1. Summary of Management Engine Interface PCI Configuration Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
6Ch	6Fh	Host Firmware Status Register 6 (HFSTS6)—Offset 6Ch	0h
70h	73h	Host General Status 2 (HECI1_H_GS2)—Offset 70h	0h
74h	77h	Host General Status 3 (HECI1_H_GS3)—Offset 74h	0h
8Ch	8Dh	Message Signaled Interrupt Identifiers (HECI1_MID)—Offset 8Ch	5h
8Eh	8Fh	Message Signaled Interrupt Message Control (HECI1_MC)—Offset 8Eh	80h
90h	93h	Message Signaled Interrupt Message Address (HECI1_MA)—Offset 90h	0h
94h	97h	Message Signaled Interrupt Upper Address (HECI1_MUA)—Offset 94h	0h
98h	99h	Message Signaled Interrupt Message Data (HECI1_MD)—Offset 98h	0h
A0h	A0h	Interrupt Delivery Mode (HECI1_HIDM)—Offset A0h	0h


### 16.1.1 Identifiers (HECI1\_ID)—Offset 0h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** xxxx8086h



Bit Range	Default and Access	Field Name (ID): Description
31:16	-- RO/V	<b>Device ID (DID):</b> Indicates what device number assigned by Intel. See the Device and Version ID Table in Volume 1 for the default value.
15:0	8086h RO	<b>Vendor ID (VID):</b> 16-bit field which indicates Intel is the vendor.

### 16.1.2 Command (HECI1\_CMD)—Offset 4h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h



15	12	8	4	0										
0	0	0	0	0										
RSVD				ID	FBE	SEE	WCC	PEE	VAG	MWIE	SCE	BME	MSE	IOSE

Bit Range	Default and Access	Field Name (ID): Description
15:11	0h RO	Reserved.
10	0h RW	<b>Interrupt Disable (ID):</b> Disables this device from generating PCI line based interrupts. This bit does not have any effect on MSI operation.
9	0h RO	<b>Fast Back-to-Back Enable (FBE):</b> Not implemented, hardwired to 0.
8	0h RO	<b>SERR# Enable (SEE):</b> Not implemented, hardwired to 0.
7	0h RO	<b>Wait Cycle Enable (WCC):</b> Not implemented, hardwired to 0.
6	0h RO	<b>Parity Error Response Enable (PEE):</b> Not implemented, hardwired to 0.
5	0h RO	<b>VGA Palette Snooping Enable (VAG):</b> Not implemented, hardwired to 0.
4	0h RO	<b>Memory Write and Invalidate Enable (MWIE):</b> Not implemented, hardwired to 0.
3	0h RO	<b>Special Cycle Enable (SCE):</b> Not implemented, hardwired to 0.
2	0h RW	<b>Bus Master Enable (BME):</b> Controls the HECI host controller's ability to act as a system memory master for data transfers. When this bit is cleared, HECI bus master activity stops and any active DMA engines return to an idle condition.
1	0h RW	<b>Memory Space Enable (MSE):</b> Controls access to the HECI host controllers memory mapped register space.
0	0h RO	<b>I/O Space Enable (IOSE):</b> Not implemented, hardwired to 0.

### 16.1.3 Status (HECI1\_STS)—Offset 6h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 22  
**Function:** 0

**Default:** 10h





15	0	0	0	12	0	0	0	0	8	0	0	0	4	1	0	0	0	0
DPE	SSE	RMA	RTA	STA	DEVT	DPD	FBC	RSVD	C66	CL	IS	RSVD						

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	<b>Detected Parity Error (DPE):</b> Not implemented, hardwired to 0.
14	0h RO	<b>Signaled System Error (SSE):</b> Not implemented, hardwired to 0.
13	0h RO	<b>Received Master-Abort (RMA):</b> Not implemented, hardwired to 0.
12	0h RO	<b>Received Target Abort (RTA):</b> Not implemented, hardwired to 0.
11	0h RO	<b>Signaled Target-Abort (STA):</b> Not implemented, hardwired to 0.
10:9	0h RO	<b>DEVSEL# Timing (DEVT):</b> These bits are hardwired to 00.
8	0h RO	<b>Master Data Parity Error Detected (DPD):</b> Not implemented, hardwired to 0.
7	0h RO	<b>Fast Back-to-Back Capable (FBC):</b> Not implemented, hardwired to 0.
6	0h RO	Reserved.
5	0h RO	<b>66 MHz Capable (C66):</b> Not implemented, hardwired to 0.
4	1h RO	<b>Capabilities List (CL):</b> Indicates the presence of a capabilities list, hardwired to 1.
3	0h RO/V	<b>Interrupt Status (IS):</b> Reflects the state of the INTx# signal at the input of the enable/disable circuit. This bit is a 1 when the INTx# is asserted. This bit is a 0 after the interrupt is cleared (independent of the state of the Interrupt Disable bit in the command register). Note that this bit is not set by an MSI.
2:0	0h RO	Reserved.


### 16.1.4 Revision ID and Class Code (HECI1\_RID\_CC)—Offset 8h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 7800000h



Bit Range	Default and Access	Field Name (ID): Description
31:24	7h RO	<b>Base Class Code (BCC):</b> Indicates the base class code of the host controller device.
23:16	80h RO	<b>Sub Class Code (SCC):</b> Indicates the sub class code of the host controller device.
15:8	0h RO	<b>Programming Interface (PI):</b> Indicates the programming interface of the host controller device.
7:0	0h RO/V	<b>Revision ID (RID):</b> Indicates stepping of the host controller. Refer to Device and Revision ID table in Vol1 for specific value.


### 16.1.5 Cache Line Size (HECI1\_CLS)—Offset Ch

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Cache Line Size (CLS):</b> Not implemented, hardwired to 0.

### 16.1.6 Master Latency Timer (HECI1\_MLT)—Offset Dh

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h



7				4				0
0	0	0	0	0	0	0	0	0
				MLT				

Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Master Latency Timer (MLT):</b> Not implemented, hardwired to 0.

### 16.1.7 Header Type (HECI1\_HTYPE)—Offset Eh

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 22  
**Function:** 0

**Default:** 80h

7				4				0	
1	0	0	0	0	0	0	0	0	
MFD		HL							

Bit Range	Default and Access	Field Name (ID): Description
7	1h RO	<b>Multi-Function Device (MFD):</b> Indicates the host controller is part of a multi- function device.
6:0	0h RO	<b>Header Layout (HL):</b> Indicates that the host controller uses a target device layout.

### 16.1.8 Built In Self-Test (HECI1\_BIST)—Offset Fh


**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h

7				4				0	
0	0	0	0	0	0	0	0	0	
BC		RSVD							



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	<b>BIST Capable (BC):</b> Not implemented, hardwired to 0.
6:0	0h RO	Reserved.


### 16.1.9 MMIO Base Address Low (HECI1\_MMIO\_MBAR\_LO)—Offset 10h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 4h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>Base Address Low (BA_LO):</b> Lower 32 bits of base address of register memory space.
11:4	0h RO	<b>Memory Size (MS):</b> This field is hardwired to 0 to indicate that HECI device requests 4KB of memory space.
3	0h RO	<b>Prefetchable (PF):</b> Indicates that this range is not pre-fetchable
2:1	2h RO	<b>Type (TP):</b> Indicates that this range can be mapped anywhere in 64-bit address space.
0	0h RO	<b>Resource Type Indicator (RTE):</b> Indicates a request for register memory space.


### 16.1.10 MMIO Base Address High (HECI1\_MMIO\_MBAR\_HI)—Offset 14h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Base Address High (BA_HI):</b> Upper 32 bits of base address of register memory space.


### 16.1.11 Sub System Identifiers (HECI1\_SS)—Offset 2Ch

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/O	<b>Subsystem ID (SSID):</b> Indicates the sub- system identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only.
15:0	0h RW/O	<b>Subsystem Vendor ID (SSVID):</b> Indicates the sub-system vendor identifier. This field should be programmed by BIOS during boot- up. Once written, this register becomes Read Only.



### 16.1.12 Capabilities Pointer (HECI1\_CAP)—Offset 34h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 50h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	50h RO	<b>Capability Pointer (CP):</b> Indicates the first capability pointer offset. It points to the PCI power management capability offset.


### 16.1.13 Interrupt Information (HECI1\_INTR)—Offset 3Ch

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 22  
**Function:** 0

**Default:** 100h



Bit Range	Default and Access	Field Name (ID): Description
15:8	1h RO/V	<b>Interrupt Pin (IPIN):</b> This field indicates the virtual interrupt pin the host controller uses. A value of 0x1/0x2/0x3/0x4 indicates that this function implements legacy interrupt on INTA/INTB/INTC/INTD, respectively. When legacy interrupt is not used this register should be set to 0x0.
7:0	0h RW	<b>Interrupt Line (ILINE):</b> Software written value to indicate which interrupt line (vector) the interrupt is connected to. No hardware action is taken on this field.

### 16.1.14 Minimum Grant (HECI1\_MGNT)—Offset 3Eh

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 22  
**Function:** 0



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Grant (GNT):</b> Not implemented, hardwired to 0.


### 16.1.15 Maximum Latency (HECI1\_MLAT)—Offset 3Fh

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Latency (LAT):</b> Not implemented, hardwired to 0.


### 16.1.16 Host Firmware Status Register 1 (HFSTS1)—Offset 40h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Host Firmware Status (FS_HA):</b> Indicates current status of the firmware for the controller. This field is the host's read only access to the FS field in the ME Firmware Status register. <b>This field is reset during CSE partition reset flow.</b>


### 16.1.17 Host Firmware Status Register 2 (HFSTS2)—Offset 48h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Host Firmware Status (GSS1):</b> This field is host side shadow of General Status 1 (CSE_GS1) register. <b>This field is reset during ME partition reset flow.</b>


### 16.1.18 Host General Status (HECI1\_H\_GS1)—Offset 4Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Host General Status (H_GS1):</b> General status of Host. This field is not used by hardware.

### 16.1.19 PCI Power Management Capability ID (HECI1\_PID)—Offset 50h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 22  
**Function:** 0

**Default:** 8C01h

15	12	8	4	0
1 0 0 0	1 1 0 0	0 0 0 0	0 0 0 0	0 0 0 1
NEXT				CID

Bit Range	Default and Access	Field Name (ID): Description
15:8	8Ch RO	<b>Next Capability (NEXT):</b> Indicates the location of the next capability item in the list. This is the Message Signaled Interrupts capability.
7:0	1h RO	<b>Cap ID (CID):</b> Indicates that this pointer is a PCI power management.

### 16.1.20 PCI Power Management Capabilities (HECI1\_PC)—Offset 52h


#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 22  
**Function:** 0

**Default:** 4003h

15	12	8	4	0
0 1 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 1 1
PSUP		D2S	D1S	AUXC
			DSI	RSVD
				PMEC
				VS



Bit Range	Default and Access	Field Name (ID): Description
15:11	8h RO	<b>PME Support (PSUP):</b> Indicates the states that can generate PME#. The controller can assert PME# from D3hot only.
10	0h RO	<b>D2 Support (D2S):</b> The D2 state is not supported for the host controller.
9	0h RO	<b>D1_Support (D1S):</b> The D1 state is not supported for the host controller.
8:6	0h RO	<b>Aux_Current (AUXC):</b> Reports the maximum Suspend well current required when in the D3COLD state. Value of 0 is reported.
5	0h RO	<b>Device Specific Initialization (DSI):</b> Indicates whether device-specific initialization is required.
4	0h RO	Reserved.
3	0h RO	<b>PME Clock (PMEC):</b> Indicates that PCI clock is not required to generate PME#.
2:0	3h RO	<b>Version (VS):</b> Indicates support for Revision 1.2 of the PCI Power Management Specification.

### 16.1.21 PCI Power Management Control and Status (HECI1\_PMCS)—Offset 54h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 22  
**Function:** 0

**Default:** 8h

15	12	8	4	0
0	0	0	0	0
0	0	0	0	0
0	0	0	0	0
1	0	0	0	0
NSR	RSVD	PS		

Bit Range	Default and Access	Field Name (ID): Description
15	0h RW/1C/V	<b>PME Status (PMES):</b> The PME Status bit can be set to '1' by the FW. This bit is cleared by host CPU writing a '1' to it. FW cannot clear this bit. Host CPU writes with value '0' have no effect on this bit.
14:9	0h RO	Reserved.
8	0h RW	<b>PME Enable (PMEE):</b> When set, PME_assert and PME_deassert messages are sent over Sideband to PMC based on the PMES bit. When reset these messages may not be sent.



Bit Range	Default and Access	Field Name (ID): Description
7:4	0h RO	Reserved.
3	1h RO	<b>No Soft Reset (NSR):</b> This bit indicates that when the controller is transitioning from D3hot to D0 due to power state command, it does not perform and internal reset.
2	0h RO	Reserved.
1:0	0h RW	<b>Power State (PS):</b> This field is used both to determine the current power state of the controller and to set a new power state. The values are: 00 - D0 state 11 - D3HOT state. The D1 and D2 states are not supported for this controller. If software attempts to write an unsupported, optional state to this field, the write operation must complete normally on the bus; however, the data is discarded and no state change occurs. When in the D3HOT state, the HBA's configuration space is available, but the registers memory space is not. Additionally, interrupts are blocked.

### 16.1.22 Host Firmware Status Register 3 (HFSTS3)—Offset 60h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0
GSS2								

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Host Firmware Status (GSS2):</b> This field is host side shadow of ME General Status 2 (CSE_GS2). This field is reset during ME partition reset flow.

### 16.1.23 Host Firmware Status Register 4 (HFSTS4)—Offset 64h


#### Access Method



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Host Firmware Status (GSS3):</b> This field is host side shadow of ME General Status 3 (CSE_GS3). <b>This field is reset during ME partition reset flow.</b>


### 16.1.24 Host Firmware Status Register 5 (HFSTS5)—Offset 68h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Host Firmware Status (GSS4):</b> This field is host side shadow of ME General Status 4 (CSE_GS4). <b>This field is reset during ME partition reset flow.</b>


### 16.1.25 Host Firmware Status Register 6 (HFSTS6)—Offset 6Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Host Firmware Status (GSS5):</b> This field is host side shadow of ME General Status 5 (CSE_GS5). <b>This field is reset during ME partition reset flow.</b>


### 16.1.26 Host General Status 2 (HECI1\_H\_GS2)—Offset 70h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Host General Status 2 (H_GS2):</b> General status of Host. This field is not used by hardware.


### 16.1.27 Host General Status 3 (HECI1\_H\_GS3)—Offset 74h


#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Host General Status 3 (H_GS3):</b> General status of Host. This field is not used by hardware.


### 16.1.28 Message Signaled Interrupt Identifiers (HECI1\_MID)—Offset 8Ch

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 22  
**Function:** 0

**Default:** 5h



Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RO	<b>Next Pointer (NEXT):</b> Indicates the next item in the list. This can be other capability pointers (such as PCI-X or PCI- Express) or it can be the last item in the list.
7:0	5h RO	<b>Capability ID (CID):</b> Indicates MSI.


### 16.1.29 Message Signaled Interrupt Message Control (HECI1\_MC)—Offset 8Eh

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 22  
**Function:** 0

**Default:** 80h





Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RO	Reserved.
7	1h RO	<b>64 Bit Address Capable (C64):</b> Specifies whether capable of generating 64-bit messages.
6:4	0h RO	<b>Multiple Message Enable (MME):</b> Not implemented, hardwired to 0.
3:1	0h RO	<b>Multiple Message Capable (MMC):</b> Not implemented, hardwired to 0.
0	0h RW	<b>MSI Enable (MSIE):</b> If set, MSI is enabled and INTx virtual wires are not used to generate interrupts.


### 16.1.30 Message Signaled Interrupt Message Address (HECI1\_MA)—Offset 90h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>Address (ADDR):</b> Lower 32 bits of the system specified message address, always DW aligned.
1:0	0h RO	Reserved.


### 16.1.31 Message Signaled Interrupt Upper Address (HECI1\_MUA)—Offset 94h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Upper Address (UADDR):</b> Upper 32 bits of the system specified message address. This register is optional and only implemented if MC.C64=1.


### 16.1.32 Message Signaled Interrupt Message Data (HECI1\_MD)—Offset 98h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RW	<b>Data (DATA):</b> This 16-bit field is programmed by system software if MSI is enabled.


### 16.1.33 Interrupt Delivery Mode (HECI1\_HIDM)—Offset A0h

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
7:3	0h RO	Reserved.
2	0h RW/1S	<b>HIDM Lock (HIDM_L):</b> Writing 1 to this bit locks the HIDM field.
1:0	0h RW/L	<b>HECI Interrupt Delivery Mode (HIDM):</b> These bits control what type of interrupt the controller will send when ME FW writes to set the CSE_IG bit. They are interpreted as follows: 00 - Generate Legacy or MSI interrupt; 01 - Generate SCI; 10 - Generate SMI; This field may be locked by writing 1 to HIDM_L bit.

## 16.2 Intel® MEI MMIO Registers Summary

Table 16-2. Summary of Intel® MEI MMIO Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
800h	803h	D0i3 Control (HECI1_D0I3C)—Offset 800h	0h

### 16.2.1 D0i3 Control (HECI1\_D0I3C)—Offset 800h

This register allows host to configure the power mode using D0i0/D0i3 support.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0		
1	8	4	0	6	2					
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0	0		
RSVD							H_D0I3C_RR	H_D0I3C_I3	H_D0I3C_IR	H_D0I3C_CIP



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3	0h RO	<b>Restore Required (H_D0I3C_RR):</b> SW sets this bit to 1 in order to move the interface into the D0i3 state. Clearing this bit will return the interface into the fully active D0 state (D0i0).
2	0h RW	<b>D0i3 (H_D0I3C_I3):</b> SW sets this bit to 1 in order to move the IP into the D0i3 state. Clearing this bit will return the controller into the fully active D0 state (D0i0). When this bit changes state, mIA may be interrupted (see H_PCI_CSR.D0I3C_IS register's description)
1	0h RW	<b>Interrupt Request (H_D0I3C_IR):</b> SW sets this bit to 1 to ask for an interrupt to be generated on completion of the command. SW must clear or set this bit on each write to this register.
0	0h RO/V	<b>Command-in-Progress (H_D0I3C_CIP):</b> HW sets this bit on a 0->1 or 1->0 transition of D0i3 bit (bit [2]). While set, the other bits in this register are not valid and it is illegal for SW to write to any of them. While clear, all other bits in this register are valid and SW may write to them. If Interrupt Request (bit [1]) was set for the current command, HW may clear this bit before the interrupt has been made visible to SW, since when SW actually handles a particular interrupt is not visible to HW. SW writes to this bit have no effect. This bit is auto-cleared by HW one cycle after it is set.

§ §



# 17 IDE Redirect (IDE-R) (D22:F2)

## 17.1 IDE Redirect PCI Configuration (D22:F2) Registers Summary

Table 17-1. Summary of IDE Redirect PCI Configuration (D22:F2) Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Device ID and Vendor ID (IDE_HOST_DID_VID)—Offset 0h	xxxx8086h
4h	7h	Status and Command (IDE_HOST_STS_CMD)—Offset 4h	B00000h
8h	Bh	Class Code and Revision ID (IDE_HOST_CC_RID)—Offset 8h	1018500h
Ch	Fh	BIST, Header Type, Latency Timer, and Cache Line Size (IDE_HOST_BIST_HTYPE_LT_CLS)—Offset Ch	800000h
10h	13h	IDE Primary Command Block IO BAR (IDE_HOST_PCMDIOBAR)—Offset 10h	1h
14h	17h	IDE Primary Control Block IO BAR (IDE_HOST_PCTLIOBAR)—Offset 14h	1h
18h	1Bh	IDE Secondary Command Block IO BAR (IDE_HOST_SCMDIOBAR)—Offset 18h	1h
1Ch	1Fh	IDE Secondary Control Block IO BAR (IDE_HOST_SCTLIOBAR)—Offset 1Ch	1h
20h	23h	IDE Bus Master Block IO BAR (IDE_HOST_BMIOBAR)—Offset 20h	1h
2Ch	2Fh	Subsystem ID and Subsystem Vendor ID (IDE_HOST_SID_SVID)—Offset 2Ch	8086h
34h	37h	Capabilities List Pointer (IDE_HOST_CAPP)—Offset 34h	40h
3Ch	3Fh	Maximum Latency, Minimum Grant, Interrupt Pin and Interrupt Line (IDE_HOST_MAXL_MING_INTP_INTL)—Offset 3Ch	0h
40h	43h	MSI Message Control, Next Pointer and Capability ID (IDE_HOST_MSIMC_MSINP_MSICID)—Offset 40h	805005h
44h	47h	MSI Message Address (IDE_HOST_MSIMA)—Offset 44h	0h
48h	4Bh	MSI Message Upper Address (IDE_HOST_MSIMUA)—Offset 48h	0h
4Ch	4Fh	MSI Message Data (IDE_HOST_MSIMD)—Offset 4Ch	0h
50h	53h	Power Management Capabilities, Next Pointer and Capability ID (IDE_HOST_PMCAP_PMNP_PMCID)—Offset 50h	230001h
54h	57h	Power Management Data, Control/Status Register Bridge Support Extensions, Control and Status (IDE_HOST_PMD_PMC SRBSE_PMCSR)—Offset 54h	8h


### 17.1.1 Device ID and Vendor ID (IDE\_HOST\_DID\_VID)—Offset 0h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

**Default:** xxxx8086h



Bit Range	Default and Access	Field Name (ID): Description
31:16	-- RO/V	<b>Device ID (DID):</b> This field identifies the particular device. See the Device and Version ID Table in Volume 1 for the default value.
15:0	8086h RO	<b>Vendor ID (VID):</b> This field identifies the manufacturer of the device. The value of 0x8086 indicates Intel.


### 17.1.2 Status and Command (IDE\_HOST\_STS\_CMD)—Offset 4h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

**Default:** B00000h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	<b>Detected Parity Error (DPE):</b> Not implemented. Hardwired to 0.
30	0h RO	<b>Signaled System Error (SSE):</b> Not implemented. Hardwired to 0.
29	0h RW/1C/V	<b>Received Master Abort (RMA):</b> This bit must be set by a master device whenever its transaction (except for Special Cycle) is completed with Unsupported Request Completion Status (a.k.a. Master-Abort). All master devices must implement this bit.
28	0h RW/1C/V	<b>Received Target Abort (RTA):</b> This bit must be set by a master device whenever its transaction is completed with Completer Abort Completion Status (a.k.a. Target-Abort). All master devices must implement this bit.



Bit Range	Default and Access	Field Name (ID): Description
27	0h RW/1C/V	<b>Signaled Target Abort (STA):</b> This bit must be set by a target device whenever it completes a Posted or Non-Posted transaction with a Completer Abort (a.k.a. Target-Abort) error. Devices that will never signal Completer Abort (a.k.a. Target-Abort) do not need to implement this bit.
26:25	0h RO	<b>Devsel Timing (DEVT):</b> These bits encode the timing of DEVSEL#. There are three allowable timings for assertion of DEVSEL# as described below: 00b: fast; 01b: medium; 10b: slow; 11b: reserved. These bits are read-only and must indicate the slowest time that a device asserts DEVSEL# for any bus command except Configuration Read and Configuration Write.  Hardwired to 00b.
24	0h RO	<b>Master Data Parity Error (MDPE):</b> Not implemented. Hardwired to 0.
23	1h RO	<b>Fast Back to Back Capable (FBTBC):</b> This bit indicates whether or not the target is capable of accepting fast back-to-back transactions when the transactions are not to the same agent. This bit can be set to 1 if the device can accept these transactions and must be set to 0 otherwise.  Hardwired to 1.
22	0h RO	Reserved.
21	1h RO	<b>66 Mhz Capable (MCAP):</b> This bit indicates whether or not this device is capable of running at 66 MHz. A value of 0 indicates 33 MHz. A value of 1 indicates that the device is 66 MHz capable.  Hardwired to 1.
20	1h RO	<b>Capabilities List (CAPL):</b> This optional read-only bit indicates whether or not this device implements the pointer for a New Capabilities linked list at offset 34h. A value of zero indicates that no New Capabilities linked list is available. A value of one indicates that the value read at offset 34h is a pointer in Configuration Space to a linked list of new capabilities.
19	0h RO	<b>Interrupt Status (INTS):</b> This read-only bit reflects the state of the interrupt in the device/function. Only when the Interrupt Disable bit in the command register is a 0 and this Interrupt Status bit is a 1, will the device's/function's INTx# signal be asserted. Setting the Interrupt Disable bit to a 1 has no effect on the state of this bit. Read-only and hardwired to 0 for a device that does NOT support pin-based interrupt.



Bit Range	Default and Access	Field Name (ID): Description
18:11	0h RO	Reserved.
10	0h RW	<b>Interrupt Disable (INTD):</b> This bit disables the device/function from asserting INTx#. A value of 0 enables the assertion of its INTx# signal. A value of 1 disables the assertion of its INTx# signal. This bit's state after RST# is 0.
9	0h RO	<b>Fast Back to Back Enable (FBTBEN):</b> Not implemented. Hardwired to 0.
8	0h RO	<b>System Error Enable (SERREN):</b> Not implemented. Hardwired to 0.
7	0h RO	Reserved.
6	0h RO	<b>Parity Error Response (PERRR):</b> Not implemented. Hardwired to 0.
5	0h RO	<b>VGA Palette Snoop (VGAPS):</b> Not implemented. Hardwired to 0.
4	0h RO	<b>Memory Write and Invalidate Enable (MWRIEN):</b> Not implemented. Hardwired to 0.
3	0h RO	<b>Special Cycles (SPCYC):</b> Not implemented. Hardwired to 0.
2	0h RW	<b>Bus Master Enable (BME):</b> This bit controls the PCI device's ability to act as a master for data transfers. This bit does not impact the generation of completions for split transaction commands.
1	0h RO	<b>Memory Space Enable (MSE):</b> Read-only and hardwired to 0 because IDE does NOT support Memory Space accesses.
0	0h RW	<b>IO Space Enable (IOSE):</b> Controls a device's response to I/O Space accesses. A value of 0 disables the device response. A value of 1 allows the device to respond to I/O Space accesses. State after RST# is 0.


### 17.1.3 Class Code and Revision ID (IDE\_HOST\_CC\_RID)—Offset 8h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

**Default:** 1018500h





Bit Range	Default and Access	Field Name (ID): Description
31:24	1h RO	<b>Base Class Code (BCC):</b> Identifies the Base Class Code of an external IDE controller device driver.
23:16	1h RO	<b>Sub-Class Code (SCC):</b> Identifies the Sub-Class Code of an external IDE controller device driver.
15:8	85h RO	<b>Programming Interface (PI):</b> Identifies the Programming Interface of an IDE controller device driver.
7:0	0h RO/V	<b>Revision ID (RID):</b> This register specifies a device specific revision identifier. Refer to Device and Revision ID table in Vol1 for specific value.


### 17.1.4 BIST, Header Type, Latency Timer, and Cache Line Size (IDE\_HOST\_BIST\_HTYPE\_LT\_CLS)—Offset Ch

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

**Default:** 800000h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Built In Self Test (BIST):</b> Not implemented. Hardwired to 0.
23	1h RO/V	<b>Header Type 1 (HTYPE1):</b> This bit identifies whether or not the device contains multiple functions.  - If the bit is 0, then the device is single function. - If the bit is 1, then the device has multiple functions.
22:16	0h RO	<b>Header Type 0 (HTYPE0):</b> Hardwired to 0 to identify the non-bridge Configuration Space Header.
15:8	0h RO	<b>Latency Timer (LT):</b> Not implemented. Hardwired to 0.
7:0	0h RO	<b>Cache Line Size (CLS):</b> Not implemented. Hardwired to 0.




### 17.1.5 IDE Primary Command Block IO BAR (IDE\_HOST\_PCMDIOBAR)—Offset 10h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

**Default:** 1h



Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RW	<b>IO BAR (IOBAR):</b> Software programs this space with the base address of the device's IO region
2	0h RO	<b>IO Size (IOSIZE):</b> Hardwired to 0 to indicate 8B of IO space
1	0h RO	Reserved.
0	1h RO	<b>IO Space Indicator (IOSPACE):</b> Hardwired to 1 to identify an IO BAR.


### 17.1.6 IDE Primary Control Block IO BAR (IDE\_HOST\_PCTLIOBAR)—Offset 14h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

**Default:** 1h







Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>IO BAR (IOBAR):</b> Software programs this space with the base address of the device's IO region
1	0h RO	Reserved.
0	1h RO	<b>IO Space Indicator (IOSPACE):</b> Hardwired to 1 to identify an IO BAR.


### 17.1.7 IDE Secondary Command Block IO BAR (IDE\_HOST\_SCMDIOBAR)—Offset 18h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

**Default:** 1h



Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RW	<b>IO BAR (IOBAR):</b> Software programs this space with the base address of the device's IO region
2	0h RO	<b>IO Size (IOSIZE):</b> Hardwired to 0 to indicate 8B of IO space
1	0h RO	Reserved.
0	1h RO	<b>IO Space Indicator (IOSPACE):</b> Hardwired to 1 to identify an IO BAR.


### 17.1.8 IDE Secondary Control Block IO BAR (IDE\_HOST\_SCTLIOBAR)—Offset 1Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

**Default:** 1h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>IO BAR (IOBAR):</b> Software programs this space with the base address of the device's IO region
1	0h RO	Reserved.
0	1h RO	<b>IO Space Indicator (IOSPACE):</b> Hardwired to 1 to identify an IO BAR.


### 17.1.9 IDE Bus Master Block IO BAR (IDE\_HOST\_BMIOBAR)—Offset 20h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

**Default:** 1h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RW	<b>IO BAR (IOBAR):</b> Software programs this space with the base address of the device's IO region
3:2	0h RO	<b>IO Size (IOSIZE):</b> Hardwired to 0 to indicate 16B of IO space
1	0h RO	Reserved.
0	1h RO	<b>IO Space Indicator (IOSPACE):</b> Hardwired to 1 to identify an IO BAR.



### 17.1.10 Subsystem ID and Subsystem Vendor ID (IDE\_HOST\_SID\_SVID)—Offset 2Ch


These registers are used to uniquely identify the add-in card or subsystem where the PCI device resides. They provide a mechanism for add-in card vendors to distinguish their add-in cards from one another even though the add-in cards may have the same PCI controller on them (and, therefore, the same Vendor ID and Device ID).

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

**Default:** 8086h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/O	<b>Subsystem ID (SID):</b> Value of this field is vendor-specific. This is written by BIOS. No hardware action will be taken on this value.
15:0	8086h RW/O	<b>Subsystem Vendor ID (SVID):</b> This field identifies the vendor of the add-in card or subsystem. This is written by BIOS. No hardware action will be taken on this value.


### 17.1.11 Capabilities List Pointer (IDE\_HOST\_CAPP)—Offset 34h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

**Default:** 40h





Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	40h RO	<b>Capabilities Pointer (CAPP):</b> Indicates the pointer for the first entry in the capabilities list which is the MSI Capability.


### 17.1.12 Maximum Latency, Minimum Grant, Interrupt Pin and Interrupt Line (IDE\_HOST\_MAXL\_MING\_INTP\_INTL)—Offset 3Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Maximum Latency (MAXL):</b> Not implemented. Hardwired to 0.
23:16	0h RO	<b>Minimum Grant (MING):</b> Not implemented. Hardwired to 0.
15:8	0h RO/V	<b>Interrupt Pin (INTP):</b> This register specifies which interrupt pin IDE uses in PCI interrupt mode.  Value Decoding 00h The function does NOT use an interrupt pin. 01h INTA 02h INTB 03h INTC 04h INTD 05h - FFh Reserved.
7:0	0h RW	<b>Interrupt Line (INTL):</b> The value written in this register indicates which input of the system interrupt controller, the device's interrupt pin is connected to. This value is used by the operating system and the device driver, and has no affect on the hardware



### 17.1.13 MSI Message Control, Next Pointer and Capability ID (IDE\_HOST\_MSIMC\_MSINP\_MSICID)—Offset 40h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

**Default:** 805005h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 1 0 0 0	0 0 0 0	0 0 0 0	0 1 0 1	0 0 0 0	0 0 0 0	0 1 0 1
RSVD		PVMC	XAC	MMEN	MMC	MSIE	NP	CID

Bit Range	Default and Access	Field Name (ID): Description
31:25	0h RO	Reserved.
24	0h RO	<b>Per Vector Masking Capable (PVMC):</b> Not implemented. Hardwired to 0 to indicate the function does NOT support MSI per-vector masking.
23	1h RO	<b>64 bit address capable (XAC):</b> Hardwired to 1 to indicate the function is capable of sending a 64-bit message address.
22:20	0h RW	<b>Multiple Message Enable (MMEN):</b> Encoded number of interrupt vectors allocated by SW. This field is RW for software compatibility, but only one interrupt vector is ever sent by the function.
19:17	0h RO	<b>Multiple Message Capable (MMC):</b> Encoded number of interrupt vectors requested by a device. Hardwired to 0 to indicate one requested interrupt vector.
16	0h RW	<b>MSI Enable (MSIE):</b> If set, MSI interrupt delivery is enabled whereas pin-based interrupt delivery SHALL be disabled. If cleared, prior to returning the configuration write (that clears this field) completion, the function must send any pending MSI(s).
15:8	50h RO	<b>Next Item Pointer (NP):</b> Indicates the pointer for the next entry in the capabilities list. Hardwired to 50h to point to the PM Capability list
7:0	5h RO	<b>Capability ID (CID):</b> Hardwired to 05h to indicate the linked list item as the MSI Capability registers

### 17.1.14 MSI Message Address (IDE\_HOST\_MSIMA)—Offset 44h


**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2



Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>Message Address (MA):</b> 32-bit DW-aligned MSI message address.
1:0	0h RO	Reserved.


### 17.1.15 MSI Message Upper Address (IDE\_HOST\_MSIMUA)—Offset 48h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Message Upper Address (MUA):</b> Upper 32-bit of a 64-bit DW-aligned MSI message address.


### 17.1.16 MSI Message Data (IDE\_HOST\_MSIMD)—Offset 4Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h RW	<b>Message Data (MD):</b> MSI Message Data


### 17.1.17 Power Management Capabilities, Next Pointer and Capability ID (IDE\_HOST\_PMCAP\_PMNP\_PMCID)—Offset 50h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

**Default:** 230001h



Bit Range	Default and Access	Field Name (ID): Description
31:27	0h RO	<b>PME Support (PMES):</b> This 5-bit field indicates the power states in which the function may assert PME#. A value of 0b for any bit indicates that the function is not capable of asserting the PME# signal while in that power state.  bit(27) X XXX1b - PME# can be asserted from D0 bit(28) X XX1Xb - PME# can be asserted from D1 bit(29) X X1XXb - PME# can be asserted from D2 bit(30) X 1XXXb - PME# can be asserted from D3hot bit(31) 1 XXXXb - PME# can be asserted from D3cold
26	0h RO	<b>D2 Support (D2S):</b> Hardwired to 0 to indicate that this device does not support D2
25	0h RO	<b>D1 Support (D1S):</b> Hardwired to 0 to indicate that this device does not support D1



Bit Range	Default and Access	Field Name (ID): Description
24:22	0h RO	<b>Aux Current (AUXC):</b> Not implemented. Hardwired to 0.
21	1h RO	<b>Device Specific Initialization (DSI):</b> indicates whether special initialization of this function is required (beyond the standard PCI configuration header) before the generic class device driver is able to use it. A 1 indicates that the function requires a device specific initialization sequence following transition to the D0 uninitialized state. Hardwired to 1 to indicate Device Specific Initialization is required.
20	0h RO	Reserved.
19	0h RO	<b>PME Clock (PMECLK):</b> Not implemented. Hardwired to 0.
18:16	3h RO	<b>Version (VER):</b> Hardwired to value of 011b indicates that this function complies with rev 1.2 of PCI Power Management Interface Spec
15:8	0h RO	<b>Next Item Pointer (NP):</b> Indicates the pointer for the next entry in the capabilities list. Hardwired to 0 to indicate no more linked list item.
7:0	1h RO	<b>Capability ID (CID):</b> Hardwired to 01h to indicate the linked list item as the PCI Power Management registers

### 17.1.18 Power Management Data, Control/Status Register Bridge Support Extensions, Control and Status (IDE\_HOST\_PMD\_PMCSRBSE\_PMCSR)—Offset 54h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 2

**Default:** 8h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
	Data		CSRBSE	PMESTS	DS	DSEL	PMEEN	RSVD
								NSR
								RSVD
								PWRST





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Data (Data):</b> Not implemented. Hardwired to 0.
23:16	0h RO	<b>Control/Status Register Bridge Support Extensions (CSRBSE):</b> Not implemented. Hardwired to 0.
15	0h RO	<b>PME Status (PMESTS):</b> Not implemented. Hardwired to 0.
14:13	0h RO	<b>Data Scale (DS):</b> Not implemented. Hardwired to 0.
12:9	0h RO	<b>Data Select (DSEL):</b> Not implemented. Hardwired to 0.
8	0h RO	<b>PME Enable (PMEEN):</b> Not implemented. Hardwired to 0.
7:4	0h RO	Reserved.
3	1h RO	<b>No Soft Reset (NSR):</b> When set to 1, this bit indicates that devices transitioning from D3hot to D0 because of PowerState commands do not perform an internal reset. Configuration Context is preserved. Upon transition from the D3hot to the D0 Initialized state, no additional operating system intervention is required to preserve Configuration Context beyond writing the PowerState bits.
2	0h RO	Reserved.
1:0	0h RW	<p><b>Power State (PWRST):</b> This 2-bit field is used both to determine the current power state of a function and to set the function into a new power state. The definition of the field values is given below:</p> <p>00b - D0 01b - D1 10b - D2 11b - D3hot</p> <p>If software attempts to write an unsupported, optional state to this field, the write operation must complete normally on the bus; however, the data is discarded and no state change occurs.</p>

§ §



# 18 Keyboard and Text (KT) (D22:F3)

## 18.1 Keyboard and Text (KT) PCI Configuration (D22:F3) Registers Summary

**Table 18-1. Summary of Keyboard and Text (KT) PCI Configuration (D22:F3) Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Device ID and Vendor ID (KT_HOST_DID_VID)—Offset 0h	xxxx8086h
4h	7h	Status and Command (KT_HOST_STS_CMD)—Offset 4h	B00000h
8h	Bh	Class Code and Revision ID (KT_HOST_CC_RID)—Offset 8h	7000200h
Ch	Fh	BIST, Header Type, Latency Timer, and Cache Line Size (KT_HOST_BIST_HTYPE_LT_CLS)—Offset Ch	800000h
10h	13h	KT IO BAR (KT_HOST_IOBAR)—Offset 10h	1h
14h	17h	KT Memory BAR (KT_HOST_MEMBAR)—Offset 14h	0h
28h	2Bh	Cardbus CIS Pointer (KT_HOST_CCP)—Offset 28h	0h
2Ch	2Fh	Subsystem ID and Subsystem Vendor ID (KT_HOST_SID_SVID)—Offset 2Ch	8086h
30h	33h	Expansion ROM Base Address (KT_HOST_XRBAR)—Offset 30h	0h
34h	37h	Capabilities List Pointer (KT_HOST_CAPP)—Offset 34h	40h
3Ch	3Fh	Maximum Latency, Minimum Grant, Interrupt Pin and Interrupt Line (KT_HOST_MAXL_MING_INTP_INTL)—Offset 3Ch	0h
40h	43h	MSI Message Control, Next Pointer and Capability ID (KT_HOST_MSIMC_MSINP_MSICID)—Offset 40h	805005h
44h	47h	MSI Message Address (KT_HOST_MSIMA)—Offset 44h	0h
48h	4Bh	MSI Message Upper Address (KT_HOST_MSIMUA)—Offset 48h	0h
4Ch	4Fh	MSI Message Data (KT_HOST_MSIMD)—Offset 4Ch	0h
50h	53h	Power Management Capabilities, Next Pointer and Capability ID (KT_HOST_PMCAP_PMNP_PMCID)—Offset 50h	230001h
54h	57h	Power Management Data, Control/Status Register Bridge Support Extensions, Control and Status (KT_HOST_PMD_PMCSRSE_PMCSR)—Offset 54h	8h


### 18.1.1 Device ID and Vendor ID (KT\_HOST\_DID\_VID)—Offset 0h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** xxxx8086h



Bit Range	Default and Access	Field Name (ID): Description
31:16	-- RO/V	<b>Device ID (DID):</b> This field identifies the particular device. See the Device and Version ID Table in Volume 1 for the default value.
15:0	8086h RO	<b>Vendor ID (VID):</b> This field identifies the manufacturer of the device. The value of 0x8086 indicates Intel.


### 18.1.2 Status and Command (KT\_HOST\_STS\_CMD)—Offset 4h

#### Access Method


**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** B00000h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	<b>Detected Parity Error (DPE):</b> Not implemented. Hardwired to 0.
30	0h RO	<b>Signaled System Error (SSE):</b> Not implemented. Hardwired to 0.
29	0h RW/1C/V	<b>Received Master Abort (RMA):</b> This bit must be set by a master device whenever its transaction (except for Special Cycle) is completed with Unsupported Request Completion Status (a.k.a. Master-Abort). All master devices must implement this bit.
28	0h RW/1C/V	<b>Received Target Abort (RTA):</b> This bit must be set by a master device whenever its transaction is completed with Completer Abort Completion Status (a.k.a. Target-Abort). All master devices must implement this bit.



Bit Range	Default and Access	Field Name (ID): Description
27	0h RW/1C/V	<b>Signaled Target Abort (STA):</b> This bit must be set by a target device whenever it completes a Posted or Non-Posted transaction with a Completer Abort (a.k.a. Target-Abort) error. Devices that will never signal Completer Abort (a.k.a. Target-Abort) do not need to implement this bit.
26:25	0h RO	<b>Devsel Timing (DEVT):</b> These bits encode the timing of DEVSEL#. There are three allowable timings for assertion of DEVSEL# as described below: 00b: fast; 01b: medium; 10b: slow; 11b: reserved. These bits are read-only and must indicate the slowest time that a device asserts DEVSEL# for any bus command except Configuration Read and Configuration Write.  Hardwired to 00b.
24	0h RO	<b>Master Data Parity Error (MDPE):</b> Not implemented. Hardwired to 0.
23	1h RO	<b>Fast Back to Back Capable (FBTBC):</b> This bit indicates whether or not the target is capable of accepting fast back-to-back transactions when the transactions are not to the same agent. This bit can be set to 1 if the device can accept these transactions and must be set to 0 otherwise.  Hardwired to 1.
22	0h RO	Reserved.
21	1h RO	<b>66 Mhz Capable (MCAP):</b> This bit indicates whether or not this device is capable of running at 66 MHz. A value of 0 indicates 33 MHz. A value of 1 indicates that the device is 66 MHz capable.  Hardwired to 1.
20	1h RO	<b>Capabilities List (CAPL):</b> This optional read-only bit indicates whether or not this device implements the pointer for a New Capabilities linked list at offset 34h. A value of zero indicates that no New Capabilities linked list is available. A value of one indicates that the value read at offset 34h is a pointer in Configuration Space to a linked list of new capabilities.
19	0h RO	<b>Interrupt Status (INTS):</b> This read-only bit reflects the state of the interrupt in the device/function. Only when the Interrupt Disable bit in the command register is a 0 and this Interrupt Status bit is a 1, will the device's/function's INTx# signal be asserted. Setting the Interrupt Disable bit to a 1 has no effect on the state of this bit. Read-only and hardwired to 0 for a device that does NOT support pin-based interrupt.



Bit Range	Default and Access	Field Name (ID): Description
18:11	0h RO	Reserved.
10	0h RW	<b>Interrupt Disable (INTD):</b> This bit disables the device/function from asserting INTx#. A value of 0 enables the assertion of its INTx# signal. A value of 1 disables the assertion of its INTx# signal. This bit's state after RST# is 0.
9	0h RO	<b>Fast Back to Back Enable (FBTBEN):</b> Not implemented. Hardwired to 0.
8	0h RO	<b>System Error Enable (SERREN):</b> Not implemented. Hardwired to 0.
7	0h RO	Reserved.
6	0h RO	<b>Parity Error Response (PERRR):</b> Not implemented. Hardwired to 0.
5	0h RO	<b>VGA Palette Snoop (VGAPS):</b> Not implemented. Hardwired to 0.
4	0h RO	<b>Memory Write and Invalidate Enable (MWRIEN):</b> Not implemented. Hardwired to 0.
3	0h RO	<b>Special Cycles (SPCYC):</b> Not implemented. Hardwired to 0.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<p><b>Bus Master Enable (BME):</b> Controls the ability of a PCI device to issue Memory and I/O Read/Write Requests, and the ability of a PCI bridge to forward Memory and I/O Read/Write Requests in the Upstream direction.</p> <p>Devices: When this bit is Set, the PCI device function is allowed to issue Memory or I/O Requests. When this bit is Clear, the PCI device function is not allowed to issue any Memory or I/O Requests. Note that as MSI/MSI-X interrupt Messages are in-band memory writes, setting the Bus Master Enable bit to 0b disables MSI/MSI-X interrupt Messages as well. Requests other than Memory or I/O Requests are not controlled by this bit. Default value of this bit is 0b. This bit is hardwired to 0b if a PCI device function does not generate Memory or I/O Requests.</p> <p>Bridges: This bit controls forwarding of Memory or I/O Requests by a bridge in the Upstream direction. When this bit is 0b, Memory and I/O Requests received at the Downstream side of a bridge must be handled as Unsupported Requests (UR), and for Non-Posted Requests a Completion with UR completion status must be returned. This bit does not affect forwarding of Completions in either the Upstream or Downstream direction. The forwarding of Requests other than Memory or I/O Requests is not controlled by this bit. Default value of this bit is 0b.</p>
1	0h RW	<p><b>Memory Space Enable (MSE):</b> Controls a device's response to Memory Space accesses. A value of 0 disables the device response. A value of 1 allows the device to respond to Memory Space accesses. State after RST# is 0.</p>
0	0h RW	<p><b>IO Space Enable (IOSE):</b> Controls a device's response to I/O Space accesses. A value of 0 disables the device response. A value of 1 allows the device to respond to I/O Space accesses. State after RST# is 0.</p>

### 18.1.3 Class Code and Revision ID (KT\_HOST\_CC\_RID)—Offset 8h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** 7000200h



3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
BCC			SCC			PI		RID	

Bit Range	Default and Access	Field Name (ID): Description
31:24	7h RO	<b>Base Class Code (BCC):</b> Identifies the Base Class Code of an external 16550-compatible serial controller device driver.
23:16	0h RO	<b>Sub-Class Code (SCC):</b> Identifies the Sub-Class Code of an external 16550-compatible serial controller device driver.
15:8	2h RO	<b>Programming Interface (PI):</b> Identifies the Programming Interface of an external 16550-compatible serial controller device driver.
7:0	0h RO/V	<b>Revision ID (RID):</b> Indicates stepping of the host controller. Refer to Device and Revision ID table in Vol1 for specific value.

### 18.1.4 BIST, Header Type, Latency Timer, and Cache Line Size (KT\_HOST\_BIST\_HTYPE\_LT\_CLS)—Offset Ch


**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** 800000h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
BIST			HTYPE1	HTYPE0		LT		CLS	



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Built In Self Test (BIST):</b> Not implemented. Hardwired to 0.
23	1h RO/V	<b>Header Type 1 (HTYPE1):</b> This bit identifies whether or not the device contains multiple functions. - If the bit is 0, then the device is single function. - If the bit is 1, then the device has multiple functions.
22:16	0h RO	<b>Header Type 0 (HTYPE0):</b> This field identifies the layout of the second part of the predefined header (beginning at byte 10h in Configuration Space). - The encoding 00h specifies the non-bridge Configuration Space Header. - The encoding 01h specifies the PCI-to-PCI bridge Configuration Space Header. - The encoding 02h specifies the CardBus bridge Configuration Space Header. - All other encodings are reserved.  Hardwired to 0 to identify the non-bridge Configuration Space Header.
15:8	0h RO	<b>Latency Timer (LT):</b> Not implemented. Hardwired to 0.
7:0	0h RO	<b>Cache Line Size (CLS):</b> Not implemented. Hardwired to 0.


### 18.1.5 KT IO BAR (KT\_HOST\_IOBAR)—Offset 10h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** 1h







Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RW	<b>IO BAR (IOBAR):</b> Software programs this space with the base address of the device's IO region
2	0h RO	<b>IO Size (IOSIZE):</b> Hardwired to 0 to indicate 8B of IO space
1	0h RO	Reserved.
0	1h RO	<b>IO Space Indicator (IOSPACE):</b> Hardwired to 1 to identify an IO BAR.


### 18.1.6 KT Memory BAR (KT\_HOST\_MEMBAR)—Offset 14h

#### Access Method


**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>Memory BAR (MEMBAR):</b> Software programs this register with the base address of the device's memory region
11:4	0h RO	<b>Memory Size (MEMSIZE):</b> Hardwired to 0 to indicate 4KB of memory space
3	0h RO	<b>Prefetchable (PREFETCH):</b> A device can mark a range as prefetchable if there are no side effects on reads, the device returns all bytes on reads regardless of the byte enables. Hardwired to 0 to indicate the device's memory space as non-prefetchable.
2:1	0h RO	<b>Type (TYP):</b> Hardwired to 0 to indicate that Base register is 32 bits wide and mapping can be done anywhere in the 32-bit Memory Space.
0	0h RO	<b>Memory Space Indicator (MEMSPACE):</b> Hardwired to 0 to identify a Memory BAR.




### 18.1.7 Cardbus CIS Pointer (KT\_HOST\_CCP)—Offset 28h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>Cardbus CIS Pointer (CCP):</b> Not implemented. Hardwired to 0.

### 18.1.8 Subsystem ID and Subsystem Vendor ID (KT\_HOST\_SID\_SVID)—Offset 2Ch


These registers are used to uniquely identify the add-in card or subsystem where the PCI device resides. They provide a mechanism for add-in card vendors to distinguish their add-in cards from one another even though the add-in cards may have the same PCI controller on them (and, therefore, the same Vendor ID and Device ID).

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** 8086h





Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/O	<b>Subsystem ID (SID):</b> Value of this field is vendor-specific. This is written by BIOS. No hardware action will be taken on this value.  Implementation Note: The Write-Once lock must be implemented per field. SID should have its own lock.
15:0	8086h RW/O	<b>Subsystem Vendor ID (SVID):</b> This field identifies the vendor of the add-in card or subsystem. This is written by BIOS. No hardware action will be taken on this value.  Implementation Note: The Write-Once lock must be implemented per field. SVID should have its own lock.


### 18.1.9 Expansion ROM Base Address (KT\_HOST\_XRBAR)—Offset 30h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>Expansion ROM Base Address (XRBAR):</b> Not implemented. Hardwired to 0.



### 18.1.10 Capabilities List Pointer (KT\_HOST\_CAPP)—Offset 34h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** 40h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	40h RO	<b>Capabilities Pointer (CAPP):</b> Indicates the pointer for the first entry in the capabilities list which is the MSI Capability.


### 18.1.11 Maximum Latency, Minimum Grant, Interrupt Pin and Interrupt Line (KT\_HOST\_MAXL\_MING\_INTP\_INTL)—Offset 3Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Maximum Latency (MAXL):</b> Not implemented. Hardwired to 0.
23:16	0h RO	<b>Minimum Grant (MING):</b> Not implemented. Hardwired to 0.
15:8	0h RO/V	<p><b>Interrupt Pin (INTP):</b> This register specifies which interrupt pin KT uses in PCI interrupt mode.</p> <p>Value Decoding            00h The function does NOT use an interrupt pin.            01h INTA            02h INTB            03h INTC            04h INTD            05h - FFh Reserved.</p> <p>Note: this field shadows the KTHIPINR.IPIN field in the PTIO Host private CR space which is configured by BIOS over IOSF SB.</p>
7:0	0h RW	<p><b>Interrupt Line (INTL):</b> This register is used to communicate interrupt line routing information. POST software will write the routing information into this register as it initializes and configures the system.</p> <p>The value in this register tells which input of the system interrupt controller(s) the device's interrupt pin is connected to. The device itself does not use this value, rather it is used by device drivers and operating systems. Device drivers and operating systems can use this information to determine priority and vector information. Values in this register are system architecture specific.</p>

### 18.1.12 MSI Message Control, Next Pointer and Capability ID (KT\_HOST\_MSIMC\_MSINP\_MSICID)—Offset 40h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** 805005h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
	RSVD	PVMC	XAC	MMEN	MMC	MSIE	NP	CID



Bit Range	Default and Access	Field Name (ID): Description
31:25	0h RO	Reserved.
24	0h RO	<b>Per Vector Masking Capable (PVMC):</b> Not implemented. Hardwired to 0 to indicate the function does NOT support MSI per-vector masking.
23	1h RO	<b>64 bit address capable (XAC):</b> Hardwired to 1 to indicate the function is capable of sending a 64-bit message address.
22:20	0h RW	<b>Multiple Message Enable (MMEN):</b> Encoded number of interrupt vectors allocated by SW. This field is RW for software compatibility, but only one interrupt vector is ever sent by the function.
19:17	0h RO	<b>Multiple Message Capable (MMC):</b> Encoded number of interrupt vectors requested by a device. Hardwired to 0 to indicate one requested interrupt vector.
16	0h RW	<b>MSI Enable (MSIE):</b> If set, MSI interrupt delivery is enabled whereas pin-based interrupt delivery SHALL be disabled. If cleared, prior to returning the configuration write (that clears this field) completion, the function must send any pending MSI(s).
15:8	50h RO	<b>Next Item Pointer (NP):</b> Indicates the pointer for the next entry in the capabilities list. Hardwired to 50h to point to the PM Capability list
7:0	5h RO	<b>Capability ID (CID):</b> Hardwired to 05h to indicate the linked list item as the MSI Capability registers


### 18.1.13 MSI Message Address (KT\_HOST\_MSIMA)—Offset 44h

#### Access Method

Type: CFG Register  
(Size: 32 bits)

Device: 22  
Function: 3

Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>Message Address (MA):</b> 32-bit DW-aligned MSI message address.
1:0	0h RO	Reserved.




### 18.1.14 MSI Message Upper Address (KT\_HOST\_MSIMUA)—Offset 48h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Message Upper Address (MUA):</b> Upper 32-bit of a 64-bit DW-aligned MSI message address.


### 18.1.15 MSI Message Data (KT\_HOST\_MSIMD)—Offset 4Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h RW	<b>Message Data (MD):</b> MSI Message Data

### 18.1.16 Power Management Capabilities, Next Pointer and Capability ID (KT\_HOST\_PMCAP\_PMNP\_PMCID)—Offset 50h

**Access Method**



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** 230001h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0								
0 0 0 0	0 0 0 0	0 0 1 0	0 0 1 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1								
PMES				D2S D1S		AUXC		DSI RSVD PMECLK	VER	NP			CID			

Bit Range	Default and Access	Field Name (ID): Description
31:27	0h RO	<p><b>PME Support (PMES):</b> This 5-bit field indicates the power states in which the function may assert PME#. A value of 0b for any bit indicates that the function is not capable of asserting the PME# signal while in that power state.</p> <p>bit(27) X XXX1b - PME# can be asserted from D0                      bit(28) X XX1Xb - PME# can be asserted from D1                      bit(29) X X1XXb - PME# can be asserted from D2                      bit(30) X 1XXXb - PME# can be asserted from D3hot                      bit(31) 1 XXXXb - PME# can be asserted from D3cold</p>
26	0h RO	<b>D2 Support (D2S):</b> Hardwired to 0 to indicate that this device does not support D2
25	0h RO	<b>D1 Support (D1S):</b> Hardwired to 0 to indicate that this device does not support D1
24:22	0h RO	<b>Aux Current (AUXC):</b> Not implemented. Hardwired to 0.
21	1h RO	<p><b>Device Specific Initialization (DSI):</b> indicates whether special initialization of this function is required (beyond the standard PCI configuration header) before the generic class device driver is able to use it.</p> <p>A 1 indicates that the function requires a device specific initialization sequence following transition to the D0 uninitialized state.</p> <p>Hardwired to 1 to indicate Device Specific Initialization is required.</p>
20	0h RO	Reserved.
19	0h RO	<b>PME Clock (PMECLK):</b> Not implemented. Hardwired to 0.





Bit Range	Default and Access	Field Name (ID): Description
18:16	3h RO	<b>Version (VER):</b> Hardwired to value of 011b indicates that this function complies with rev 1.2 of PCI Power Management Interface Spec
15:8	0h RO	<b>Next Item Pointer (NP):</b> Indicates the pointer for the next entry in the capabilities list. Hardwired to 0 to indicate no more linked list item.
7:0	1h RO	<b>Capability ID (CID):</b> Hardwired to 01h to indicate the linked list item as the PCI Power Management registers


### 18.1.17 Power Management Data, Control/Status Register Bridge Support Extensions, Control and Status (KT\_HOST\_PMD\_PMCSRBSE\_PMCSR)—Offset 54h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 22  
**Function:** 3

**Default:** 8h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Data (Data):</b> Not implemented. Hardwired to 0.
23:16	0h RO	<b>Control/Status Register Bridge Support Extensions (CSRBSE):</b> Not implemented. Hardwired to 0.
15	0h RO	<b>PME Status (PMESTS):</b> This bit is set when the function would normally assert the PME signal independent of the state of the PME_En bit. Writing a 1 to this bit will clear it and cause the function to stop asserting a PME (if enabled). Writing a 0 has no effect.  If the function supports PME from D3cold, then this bit is sticky and must be explicitly cleared by the operating system each time the operating system is initially loaded.  Not implemented. Hardwired to 0.



Bit Range	Default and Access	Field Name (ID): Description
14:13	0h RO	<b>Data Scale (DS):</b> Not implemented. Hardwired to 0.
12:9	0h RO	<b>Data Select (DSEL):</b> Not implemented. Hardwired to 0.
8	0h RO	<p><b>PME Enable (PMEEN):</b> A 1 enables the function to assert PME. When 0, PME assertion is disabled. This bit defaults to 0 if the function does not support PME generation from D3cold. If the function supports PME from D3cold then this bit is sticky and must be explicitly cleared by the operating system each time it is initially loaded.</p> <p>Not implemented. Hardwired to 0.</p>
7:4	0h RO	Reserved.
3	1h RO	<b>No Soft Reset (NSR):</b> When set to 1, this bit indicates that devices transitioning from D3hot to D0 because of PowerState commands do not perform an internal reset. Configuration Context is preserved. Upon transition from the D3hot to the D0 Initialized state, no additional operating system intervention is required to preserve Configuration Context beyond writing the PowerState bits.
2	0h RO	Reserved.
1:0	0h RW	<p><b>Power State (PWRST):</b> This 2-bit field is used both to determine the current power state of a function and to set the function into a new power state. The definition of the field values is given below:</p> <p>00b - D0 01b - D1 10b - D2 11b - D3hot</p> <p>If software attempts to write an unsupported, optional state to this field, the write operation must complete normally on the bus; however, the data is discarded and no state change occurs.</p>

## 18.2 Keyboard and Text (KT) Additional Configuration Registers Summary

Table 18-2. Summary of Keyboard and Text (KT) Additional Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
54h	57h	Power Management Control and Status (KT_CSXE_PMD_PMCSRBASE_PMCSR)—Offset 54h	8h




### 18.2.1 Power Management Control and Status (KT\_CSXE\_PMD\_PMCSRBASE\_PMCSR)—Offset 54h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 13  
**Function:** 1

**Default:** 8h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3	1h RO	<b>No Soft Reset (NSR):</b> When set to 1, this bit indicates that devices transitioning from D3hot to D0 because of PowerState commands do not perform an internal reset. Configuration Context is preserved. Upon transition from the D3hot to the D0 Initialized state, no additional operating system intervention is required to preserve Configuration Context beyond writing the PowerState bits.
2	0h RO	Reserved.
1:0	0h RW	<b>Power State (PWRST):</b> This 2-bit field is used both to determine the current power state of a function and to set the function into a new power state. The definition of the field values is given below:  00b - D0 01b - D1 10b - D2 11b - D3hot  If software attempts to write an unsupported, optional state to this field, the write operation will complete normally on the bus; however, the data is discarded and no state change occurs.





# 19 USB Interface (D20:F0)

## 19.1 xHCI Configuration Registers Summary

Table 19-1. Summary of xHCI Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	1h	Vendor ID (VID)—Offset 0h	8086h
2h	3h	Device ID (DID)—Offset 2h	0h
4h	5h	Command (CMD)—Offset 4h	0h
6h	7h	Device Status (STS)—Offset 6h	290h
8h	8h	Revision ID (RID)—Offset 8h	0h
9h	9h	Programming Interface (PI)—Offset 9h	30h
Ah	Ah	Sub Class Code (SCC)—Offset Ah	3h
Bh	Bh	Base Class Code (BCC)—Offset Bh	Ch
Dh	Dh	Master Latency Timer (MLT)—Offset Dh	0h
Eh	Eh	Header Type (HT)—Offset Eh	0h
10h	17h	Memory Base Address (MBAR)—Offset 10h	4h
2Ch	2Dh	USB Subsystem Vendor ID (SSVID)—Offset 2Ch	0h
2Eh	2Fh	USB Subsystem ID (SSID)—Offset 2Eh	0h
34h	34h	Capabilities Pointer (CAP_PTR)—Offset 34h	70h
3Ch	3Ch	Interrupt Line (ILINE)—Offset 3Ch	0h
3Dh	3Dh	Interrupt Pin (IPIN)—Offset 3Dh	0h
40h	43h	XHC System Bus Configuration 1 (XHCC1)—Offset 40h	1FDh
44h	47h	XHC System Bus Configuration 2 (XHCC2)—Offset 44h	3C000h
50h	53h	Clock Gating (XHCLKGTEN)—Offset 50h	0h
58h	5Bh	Audio Time Synchronization (AUDSYNC)—Offset 58h	0h
60h	60h	Serial Bus Release Number (SBRN)—Offset 60h	30h
61h	61h	Frame Length Adjustment (FLADJ)—Offset 61h	60h
62h	62h	Best Effort Service Latency (BESL)—Offset 62h	0h
70h	70h	PCI Power Management Capability ID (PM_CID)—Offset 70h	1h
71h	71h	Next Item Pointer #1 (PM_NEXT)—Offset 71h	80h
72h	73h	Power Management Capabilities (PM_CAP)—Offset 72h	C1C2h
74h	75h	Power Management Control/Status (PM_CS)—Offset 74h	8h
80h	80h	Message Signaled Interrupt CID (MSI_CID)—Offset 80h	5h
81h	81h	Next item pointer (MSI_NEXT)—Offset 81h	0h
82h	83h	Message Signaled Interrupt Message Control (MSI_MCTL)—Offset 82h	86h
84h	87h	Message Signaled Interrupt Message Address (MSI_MAD)—Offset 84h	0h
88h	8Bh	Message Signaled Interrupt Upper Address (MSI_MUAD)—Offset 88h	0h



**Table 19-1. Summary of xHCI Configuration Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
8Ch	8Dh	Message Signaled Interrupt Message Data (MSI_MD)—Offset 8Ch	0h
94h	97h	Vendor Specific Header (VSHDR)—Offset 94h	1400010h
A2h	A3h	Power Control Enable (PCE_REG)—Offset A2h	8h
A4h	A7h	High Speed Configuration 2 (HSCFG2)—Offset A4h	2000h
B0h	B3h	XHCI USB2 Overcurrent Pin Mapping N (U2OCM)—Offset B0h	0h
D0h	D3h	XHCI USB3 Overcurrent Pin Mapping N (U3OCM)—Offset D0h	0h


### 19.1.1 Vendor ID (VID)—Offset 0h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 0

**Default:** 8086h



Bit Range	Default and Access	Field Name (ID): Description
15:0	8086h RO	<b>Vendor ID (VID):</b> 8086h indicates Intel.


### 19.1.2 Device ID (DID)—Offset 2h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RO/V	<b>Device ID (DID):</b> See the Device and Version ID Table in Volume 1 for the default value.

### 19.1.1.3 Command (CMD)—Offset 4h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h

15	12	8	4	0
0	0	0	0	0
	RSVD	ID	FBE	SERR
		WCC	PER	VPS
		MWI	SCE	BME
		MSE	IOSE	

Bit Range	Default and Access	Field Name (ID): Description
15:11	0h RO	Reserved.
10	0h RW	<b>Interrupt Disable (ID):</b> When cleared to 0, the function is capable of generating interrupts. When 1, the function can not generate its interrupt to the interrupt controller. Note that the corresponding Interrupt Status bit is not affected by the interrupt enable.
9	0h RO	<b>Fast Back to Back Enable (FBE)</b>
8	0h RW	<b>SERR# Enable (SERR):</b> When set to 1, the XHC is capable of generating (internally) SERR#.
7	0h RO	<b>Wait Cycle Control (WCC)</b>
6	0h RW	<b>Parity Error Response (PER):</b> When set to 1, the XHCI Host Controller will check for correct parity (on its internal interface) and halt operation when bad parity is detected during the data phase as recommended by the XHCI specification. Note that this applies to both requests and completions from the system interface. This bit must be set in order for the parity errors to generate SERR#.
5	0h RO	<b>VGA Palette Snoop (VPS)</b>
4	0h RO	<b>Memory Write Invalidate (MWI)</b>
3	0h RO	<b>Special Cycle Enable (SCE)</b>



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>Bus Master Enable (BME):</b> When set, it allows XHC to act as a bus master. When cleared, it disable XHC from initiating transactions on the system bus.
1	0h RW	<b>Memory Space Enable (MSE):</b> This bit controls access to the XHC Memory Space registers. If this bit is set, accesses to the XHC registers are enabled. The Base Address register for the XHC should be programmed before this bit is set.
0	0h RO	<b>I/O Space Enable (IOSE):</b> Reserved as 0. Read-Only.

### 19.1.4 Device Status (STS)—Offset 6h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 0

**Default:** 290h

15		12		8		4		0				
0	0	0	0	0	0	1	0	0				
DPE	SSE	RMA	RTA	STA	DEVT	MDPED	FBBC	UDF	MC	CL	IS	RSVD

Bit Range	Default and Access	Field Name (ID): Description
15	0h RW/1C	<b>Detected Parity Error (DPE):</b> This bit is set by the Intel PCH whenever a parity error is seen on the internal interface to the XHC host controller, regardless of the setting of bit 6 or bit 8 in the Command register or any other conditions. Software clears this bit by writing a 1 to this bit location.
14	0h RW/1C	<b>Signaled System Error (SSE):</b> This bit is set by the Intel PCH whenever it signals SERR# (internally). The SERR_EN bit (bit 8 in the Command Register) must be 1 for this bit to be set. Software clears this bit by writing a 1 to this bit location.
13	0h RW/1C	<b>Received Master-Abort Status (RMA):</b> This bit is set when XHC, as a master, receives a master-abort status on a memory access. This is treated as a Host Error and halts the DMA engines. Software clears this bit by writing a 1 to this bit location.
12	0h RW/1C	<b>Received Target Abort Status (RTA):</b> This bit is set when XHC, as a master, receives a target abort status on a memory access. This is treated as a Host Error and halts the DMA engines. Software clears this bit by writing a 1 to this bit location.



Bit Range	Default and Access	Field Name (ID): Description
11	0h RW/1C	<b>Signaled Target-Abort Status (STA):</b> This bit is used to indicate when the XHC function responds to a cycle with a target abort.
10:9	1h RO	<b>DEVSEL# Timing Status (DEVT):</b> This 2-bit field defines the timing for DEVSEL# assertion. Read-Only.
8	0h RW/1C	<b>Master Data Parity Error Detected (MDPED):</b> This bit is set by the Intel PCH whenever a data parity error is detected on a XHC read completion packet on the internal interface to the XHC host controller and bit 6 of the Command register is set to 1. Software clears this bit by writing a 1 to this bit location.
7	1h RO	<b>Fast Back-to-Back Capable (FBBC):</b> Reserved as 1 Read-Only.
6	0h RO	<b>User Definable Features (UDF):</b> Reserved as 0. Read-Only.
5	0h RO	<b>66 MHz Capable (MC):</b> Reserved as 0. Read-Only.
4	1h RO	<b>Capabilities List (CL):</b> Hardwired to 1 indicating that offset 34h contains a valid capabilities pointer.
3	0h RO/V	<b>Interrupt Status (IS):</b> This read-only bit reflects the state of this function's interrupt at the input of the enable/disable logic. This bit is a 1 when the interrupt is asserted. This bit will be 0 when the interrupt is deasserted. The value reported in this bit is independent of the value in the Interrupt Enable bit.
2:0	0h RO	Reserved.


### 19.1.5 Revision ID (RID)—Offset 8h

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO/V	<b>Revision ID (RID):</b> Indicates stepping of the host controller. Refer to Device and Revision ID table in Volume 1 for specific value.






### 19.1.6 Programming Interface (PI)—Offset 9h

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0

**Default:** 30h



Bit Range	Default and Access	Field Name (ID): Description
7:0	30h RO	<b>Programming Interface (PI):</b> A value of 30h indicates that this USB Host Controller conforms to the XHCI specification.

### 19.1.7 Sub Class Code (SCC)—Offset Ah

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0

**Default:** 3h



Bit Range	Default and Access	Field Name (ID): Description
7:0	3h RO	<b>Sub Class Code (SCC):</b> A value of 03h indicates that this is a Universal Serial Bus Host Controller.


### 19.1.8 Base Class Code (BCC)—Offset Bh

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0

**Default:** Ch



7	4	0
0	0	0
BCC		

Bit Range	Default and Access	Field Name (ID): Description
7:0	Ch RO	<b>Base Class Code (BCC):</b> A value of 0Ch indicates that this is a Serial Bus controller.

### 19.1.9 Master Latency Timer (MLT)—Offset Dh

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h

7	4	0
0	0	0
MLT		

Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Master Latency Timer (MLT):</b> Because the XHC controller is internally implemented with arbitration on an internal interface, it does not need a master latency timer. The bits will be fixed at 0.

### 19.1.10 Header Type (HT)—Offset Eh

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h

7	4	0
0	0	0
MFB	HT	



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	<b>Multi-Function Bit (MFB):</b> Read only indicating single function device.
6:0	0h RO	<b>Configuration layout (CL):</b> Hardwired to 0 to indicate a standard PCI configuration layout.

### 19.1.11 Memory Base Address (MBAR)—Offset 10h


Value in this register will be different after the enumeration process.

#### Access Method

**Type:** CFG Register  
(Size: 64 bits)

**Device:** 20  
**Function:** 0

**Default:** 4h



Bit Range	Default and Access	Field Name (ID): Description
63:16	0h RW	<b>Base Address (BA):</b> Bits (63:16) correspond to memory address signals (63:16), respectively. This gives 64 KB of relocatable memory space aligned to 64 KB boundaries.
15:4	0h RO	Reserved.
3	0h RO	<b>Prefetchable (Prefetchable):</b> This bit is hardwired to 0 indicating that this range should not be prefetched.
2:1	2h RO	<b>Type (Type):</b> If this field is hardwired to 00 it indicates that this range can be mapped anywhere within 32-bit address space. If this field is hardwired to 10 it indicates that this range can be mapped anywhere within 64-bit address space.
0	0h RO	<b>Resource Type Indicator (RTE):</b> This bit is hardwired to 0 indicating that the base address field in this register maps to memory space

### 19.1.12 USB Subsystem Vendor ID (SSVID)—Offset 2Ch

This register is modified and maintained by BIOS


#### Access Method



**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RW/L	<b>USB Subsystem Vendor ID (SSVID):</b> This register, in combination with the USB Subsystem ID register, enables the operating system to distinguish each subsystem from the others.

### 19.1.13 USB Subsystem ID (SSID)—Offset 2Eh


This register is modified and maintained by BIOS

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RW/L	<b>USB Subsystem ID (SSID):</b> BIOS sets the value in this register to identify the Subsystem ID. This register, in combination with the Subsystem Vendor ID register, enables the operating system to distinguish each subsystem from other(s).

### 19.1.14 Capabilities Pointer (CAP\_PTR)—Offset 34h

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0

**Default:** 70h



7				4				0
0	1	1	1	0	0	0	0	0
CAP_PTR								

Bit Range	Default and Access	Field Name (ID): Description
7:0	70h RO	<b>Capabilities Pointer (CAP_PTR):</b> This register points to the starting offset of the capabilities ranges.

### 19.1.15 Interrupt Line (ILINE)—Offset 3Ch

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h

7				4				0
0	0	0	0	0	0	0	0	0
ILINE								

Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<b>Interrupt Line (ILINE):</b> This data is not used by the Intel PCH. It is used as a scratchpad register to communicate to software the interrupt line that the interrupt pin is connected to.

### 19.1.16 Interrupt Pin (IPIN)—Offset 3Dh


**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h

7				4				0
0	0	0	0	0	0	0	0	0
IPIN								



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW/L	<b>Interrupt pin (IPIN):</b> Bits 7:0 reflect the Interrupt Pin assigned to the host controller by the platform (and are hardwired).

### 19.1.17 XHC System Bus Configuration 1 (XHCC1)—Offset 40h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0


**Default:** 1FDh

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	1 1 1 1	1 1 0 1
ACCTRL	RSVD	RMTASERR URD URRE	IILLIE XHCLLIE D3ILLIE	RSVD	SWAXHCI L23HRAWC	UTAGCP	UDAGCNP	UDAGCCP UDAGC

Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/O	<b>Access Control (ACCTRL):</b> This bit is used by BIOS to lock/unlock lockable bits. When set to '1' the write access to bits locked by this bit is disabled (locked state). When set to '0', the write access to bit locked by this bit is enabled (unlocked state). Writable once after platform reset.
30:25	0h RO	Reserved.
24	0h RW	<b>Master/Target Abort SERR (RMTASERR):</b> When set, it allows the out-of-band error reporting from the xHCI Controller to be reported as SERR# (if SERR# reporting is enabled) and thus set the STS.SSE bit.
23	0h RW/C	<b>Unsupported Request Detected (URD):</b> Set the HW when xHCI Controller received an unsupported request posted cycle. Cleared by SW when the bit is written with value of '1'.
22	0h RW	<b>Unsupported Request Report Enable (URRE):</b> When set this bit allows the URD bit to be reported as SERR# (if SERR# reporting is enabled) and thus set the STS.SSE bit.



Bit Range	Default and Access	Field Name (ID): Description
21:19	0h RW	<b>Inactivity Initiated L1 Enable (IIL1E):</b> If programmed to non-zero, it allows L1 power managed to be enabled after the time-out period specified. 000: Disabled 001: 32 bb_cclk 010: 64 bb_cclk 011: 128 bb_cclk 100: 256 bb_cclk 101: 512 bb_cclk 110: 1024 bb_cclk 111: 131072 bb_cclk
18	0h RW	<b>XHC Initiated L1 Enable (XHCIL1E):</b> If set, allow the XHC initiated L1 power management to be enabled.
17	0h RW	<b>D3 Initiated L1 Enable (D3IL1E):</b> If set, allow PCI device state D3 initiated L1 power management to be enables. This bit can only be set if the XHCI L1 Override P2 bit is set.
16:12	0h RO	Reserved.
11	0h RW	<b>SW Assisted xHC Idle (SWAXHCI):</b> This bit being set will indicate xHC idleness (through SW means), which must be a '1' to allow L1 entry, and subsequently allow backbone clock to be gated. This bit is to be set by Intel xHCI driver after checking that the xHCI Controller will stay in idle state for a significant period of time, e.g. all ports disconnected. This bit can be cleared under the following conditions (see SWAXHCI Policy bits in xHC System Bus Configuration 2 register) SW: SW could write 0 to clear this bit. HW: HW, under policy control, will clear this bit on an MMIO access to the Host Controller. HW: HW, under policy control, will clear this bit when HW exits Idle state.
10:8	1h RW	<b>L23 to Host Reset Acknowledge Wait Count (L23HRAWC):</b> If programmed to non zero, it allows a wait period after the L23 PHY has shutdown before returning host reset acknowledge to PMC. 000: Disabled 001: 128 bb_cclk 010: 256 bb_cclk 011: 512 bb_cclk 100: 1024 bb_cclk 101: 2048 bb_cclk 110: 4096 bb_cclk 111: 131072 bb_cclk
7:6	3h RW	<b>Upstream Type Arbiter Grant Count Posted (UTAGCP):</b> Grant count for IOSF upstream L2 request type arbiter for posted type



Bit Range	Default and Access	Field Name (ID): Description
5:4	3h RW	<b>Upstream Type Arbiter Grant Count Non Posted (UDAGCNP):</b> Grant count for IOSF upstream L2 type arbiter for non-posted type
3:2	3h RW	<b>Upstream Type Arbiter Grant Count Completion (UDAGCCP) (UDAGCCP):</b> Grant count for IOSF upstream L2 type arbiter for completion type
1:0	1h RW	<b>Upstream Device Arbiter Grant Count (UDAGC) (UDAGC):</b> Grant count for IOSF upstream L1 device arbiter

### 19.1.18 XHC System Bus Configuration 2 (XHCC2)—Offset 44h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 3C000h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0												
0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
OCCFGDONE	RSVD	DREQBCC	IDMA_RDREQSZCTRL XHCUPRDROE IOSFSRAD	UNPPA	SWAXHCIP	RAWDD WAWDE	SWACXIH	SWADMILIH	L1FP2CGWC	RDREQSZCTRL										

Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>OC Configuration Done (OCCFGDONE):</b> This bit is used by BIOS to prevent spurious switching during OC configuration. It must be set by BIOS after configuration of the OC mapping bits is complete. Once this bit is set, OC mapping shall not be changed by SW.
30:26	0h RO	Reserved.
25	0h RW	<b>DMA Request Boundary Crossing Control (DREQBCC):</b> This bit controls the boundary crossing limit of each Read/Write Request. 0: 4KB 1: 64B





Bit Range	Default and Access	Field Name (ID): Description
24:22	0h RW	<b>IDMA Read Request Size Control (IDMA_RDREQSZCTRL):</b> Read Request Size Control: This bit controls the maximum size of each Read Request. 000: 128B 001: 256B 011 - 110: Reserved 111: 64B
21	0h RW	<b>XHC Upstream Read Relaxed Ordering Enable (XHCUPRDROE):</b> This policy controls the Relaxed Ordering attribute for upstream reads. 0 - xHC will clear RO for all upstream read requests. 1 - xHC will set RO for all upstream read requests.
20	0h RW	<b>IOSF Sideband Register Access Disable (IOSFSRAD):</b> When set, it disables the IOSF sideband interface from accepting any host space register access.
19:14	Fh RW	<b>Upstream Non-Posted Pre-Allocation (UNPPA):</b> This field reserves data sizes, in 64 byte chunks, of the downstream completion resource. This value is zero based. 000000 - 111111: Pre-allocate 64 bytes - 4096 bytes If set greater than the default allows over-allocation If set less than default allows under-allocation Only allowed to be programmed when BME = 0 and no outstanding downstream completion
13:12	0h RW	<b>SW Assisted xHC Idle Policy (SWAXHCIP):</b> Note: Irrespective of the setting of this field, SW write of 0 to SWAXHCI will clear the bit. 00b (default): xHC HW clears SWAXHCI bit upon MMIO access to Host Controller OR xHC HW exits Idle state 01b: xHC HW does not autonomously clear SWAXHCI bit. The bit could be cleared only by SW. 10b: xHC HW clears SWAXHCI upon MMIO access to Host Controller. xHC HW exit from Idle state will not clear SWAXHCI. 11b: Reserved
11	0h RW	<b>MMIO Read After MMIO Write Delay Disable (RAWDD):</b> This field controls delay on MMIO Read after MMIO Write. 0b (Default): Delay MMIO Read after MMIO Write 1b: Do not delay MMIO Read after MMIO Write Note that this delay applies after the second of the two DW writes in the case where the IOSF Gasket splits a QW write into two single DW writes to the IP.



Bit Range	Default and Access	Field Name (ID): Description
10	0h RW	<b>MMIO Write After MMIO Write Delay Enable (WAWDE):</b> This field controls delay on MMIO Write after previous MMIO Write. 0b (Default): Do not delay MMIO Write after previous MMIO Write 1b: Delay MMIO Write after previous MMIO Write Note that the delay count does not apply on the second of the two DW writes that are generated by IOSF Gasket when it splits a QW write into two. In other words, the second of the two DW writes could happen without any delay with respect to the first DW write. The delay count, in this case, will apply after the second of the two DW writes.
9:8	0h RW	<b>SW Assisted Cx Inhibit (SWACXIHB):</b> This field controls how the DMI L1 inhibit signal from USB3 to PMC will behave. 00: Never inhibit Cx 01: Inhibit Cx when Isochronous Endpoint is active (PPT Behavior) 10: Inhibit Cx when Periodic Active as defined in 40.4.3.2. 111: Always inhibit Cx
7:6	0h RW	<b>SW Assisted DMI L1 Inhibit (SWADMIL1IHB):</b> This field controls how the DMI L1 inhibit signal from USB3 to DMI will behave. 00: Never inhibit DMI L1. 01: Inhibit DMI L1 when Isochronous Endpoint is active (PPT Behavior). 10: Inhibit DMI L1 when Priodic Active as defined in 40.4.3.2.1. 11: Inhibit DMI L1 if XHCC1.SWAXHCI = 0.
5:3	0h RW	<b>L1 Force P2 Clock Gating Wait Count (L1FP2CGWC):</b> If programmed to non zero, it allows L1 force P2 gating off the clock to be delayed after the time-out period specified. If wake up event is detected before the time-out, pclk remains alive and trigger L1 exit as though CPU host is causing the wake, 000: Disabled 001: 128 bb_cclk 010: 256 bb_cclk 011: 512 bb_cclk 100: 1024 bb_cclk 101: 2048 bb_cclk 110: 4096 bb_cclk 111: 131072 bb_cclk
2:0	0h RW	<b>Read Request Size Control (RDREQSZCTRL):</b> Read Request Size Control: This bit controls the maximum size of each Read Request. 000: 128B 001: 256B 010: 512B 011 - 110: Reserved 111: 64B

### 19.1.19 Clock Gating (XHCLKGTEN)—Offset 50h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



3	2	2	2	1	1	8	4	0											
1	8	4	0	6	2														
0	0	0	0	0	0	0	0	0											
0	0	0	0	0	0	0	0	0											
0	0	0	0	0	0	0	0	0											
RSVD	NUEFBCGPS	SRAMPGTEN	SSLSE	USB2PLLSE	IOSFSTCGE	HSTCGE	SSTCGE	XHCIGEU3S	XHCFTCLKSE	XHCBBTCGIPISO	XHCHSTCGU2NRWE	XHCUSB2PLLSDLE	HSUXDMIPLLE	SSPLLSUE	XHCBLCGE	HSLTCGE	SSLTCGE	IOSFBTCGE	IOSFBLCGE

Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RO	Reserved.
28	0h RW	<b>Naking USB2.0 EPs for Backbone Clock Gating and PLL Shutdown (NUEFBCGPS):</b> This field controls whether Naking USB2.0 EPs, once in Naking low priority schedule, should be considered as active for the considerations for backbone clock gating and PLL shutdown or not. 0: Naking USB2.0 EPs are not considered to be active for Backbone Clock Gating and PLL Shutdown evaluation. 1: Naking USB2.0 EPs are considered to be active for Backbone clock gating and PLL shutdown evaluation.
27	0h RW	<b>SRAM Power Gate Enable (SRAMPGTEN):</b> This register enables the SRAM Power Gating when PLL shutdown conditions for all clock domains have been met 0 - Disallow SRAM Power Gating. 1 - Allow SRAM Power Gating
26	0h RW	<b>SS Link PLL Shutdown Enable (SSLSE):</b> This register enables the SS P3 state to be exposed to PXP PLL Shutdown conditions on behalf of all USB SS Ports ontop of trunk clock gating. 0 - P3 state NOT allowed to result in PXP PLL shutdown. 1- P3 state allowed to result in PXP PLL shutdown
25	0h RW	<b>USB2 PLL Shutdown Enable (USB2PLLSE):</b> When set, this bit allows USB2 PLL to be shutdown when HS Link trunk clock is gated, and xHC can tolerate PLL spin up time for subsequent clock request. Note: if USB2 PLL Shutdown Disable is '1', hardware will always see '0' as an output from this register. BIOS reading this register should always return the correct value.
24	0h RW	<b>IOSF Sideband Trunk Clock Gating Enable (IOSFSTCGE):</b> When set, this bit allows the IOSF sideband clock trunk to be gated when idle conditions are met.



Bit Range	Default and Access	Field Name (ID): Description
23:20	0h RW	<p><b>HS Backbone PXP Trunk Clock Gate Enable (HSTCGE):</b> This register determines the HS Ux state(s) which will be exposed to Backbone PXP trunk gating of core clock.</p> <p>Uy is a state allowed to result in trunk gating when ss_tcg_ux_en(x) is asserted.</p> <p>(0) ==&gt; U0 or deeper  (1) ==&gt; NA (no support for U1)  (2) ==&gt; U2 (L1) or deeper  (3) ==&gt; U3 (L2) or deeper</p>
19:16	0h RW	<p><b>SS Backbone PXP Trunk Clock Gate Enable (SSTCGE):</b> This register determines the SS Ux state(s) which will be exposed to Backbone PXP trunk gating of core clock.</p> <p>Uy is a state allowed to result in trunk gating when ss_tcg_ux_en(x) is asserted.</p> <p>(0) ==&gt; U0 or deeper  (1) ==&gt; U1 or deeper  (2) ==&gt; U2 or deeper  (3) ==&gt; U3 or deeper</p>
15	0h RW	<p><b>XHC Ignore_EU3S (XHCIGEU3S):</b> This register determines if the xHC will use the EU3S as a condition to allow for Frame timer gating.</p> <p>0 - xHC may allow frame timer to be gated when EU3S is set and all ports are in the required state.  1 - xHC may allow frame timer to be gated regardless of EU3S.</p>
14	0h RW	<p><b>XHC Frame Timer Clock Shutdown Enable (XHCFTCLKSE):</b> This register determines if the xHC will allow the frame timer clock to be gated.</p> <p>0 - xHC will not allow ICC PLL 96MHz output to be shutdown thus keeping the frame timer running.  1 - xHC will allow ICC PLL 96MHz output to be shutdown under specific conditions.</p>
13	0h RW	<p><b>XHC Backbone PXP Trunk Clock Gate In Presence of ISOCH EP (XHCBBTCGIPISO):</b> This register controls the policy on allowing Backbone PXP trunk clock gate in the presence of IDLE ISOCH EP s with active DB.</p> <p>Allows the periodic active to be used in enabling Backbone PXP trunk clock gating of core clock.</p> <p>0 - Trunk gate of core clock is not allowed when ISOCH EP DB is set and ISOCH EP s are idle.  1 - Allow trunk gate of core clock when ISOCH EP DB is set and ISOCH EP s are idle.</p>
12	0h RW	<p><b>XHC HS Backbone PXP Trunk Clock Gate U2 non RWE (XHCHSTCGU2NRWE):</b> This register controls the policy on allowing Backbone PXP trunk gating of core clock when there is atleast 1 non Remote Wake Enabled HS Port in U2.</p> <p>0 - Prevent trunk gate of core clock when a non RWE HS Port is in U2.  1 - Allow trunk gate of core clock when a non RWE HS Port is in U2.</p>



Bit Range	Default and Access	Field Name (ID): Description
11:10	0h RW	<b>XHC USB2 PLL Shutdown Lx Enable (XHCUSB2PLLSLE):</b> This register determines the HS Link state(s) which will be exposed to USB2 PLL Shutdown conditions on behalf of all USB2 HS Ports. Ly is a state allowed to result in USB2 PLL Shutdown when en(x) is asserted. (0) ==> L1 or deeper (1) ==> L2 or deeper
9:8	0h RW	<b>HS Backbone PXP PLL Shutdown Ux Enable (HSUXDMIPLLSE):</b> This register determines the Ux state(s) which will be exposed to PXP PLL Shutdown conditions. PLL Shutdown is allowed in: 00b Disabled (Link states shall be disabled for DMI PLL shutdown) 01b U0 or conditions for 10b setting. 10b U2 or conditions for 11b setting. 10b U3, Disconnected, Disabled or Powered-Off.
7:5	0h RW	<b>SS Backbone PXP PLL Shutdown Ux Enable (SSPLLSUE):</b> This register determines the Ux state(s) which will be exposed to DMI PLL Shutdown conditions. PLL Shutdown is allowed in: 000b Disabled (Link states shall be ignored for DMI PLL shutdown). 001b U0 or conditions for 010b setting. 010b U1 or conditions for 011b setting. 011b U2 or conditions for 100b setting. 100b U3, Disconnected, Disabled or Powered-Off
4	0h RW	<b>XHC Backbone Local Clock Gating Enable (XHCBLCGE):</b> When set, this bit allows XHCI Controller IP backbone clock to be locally gated when idle conditions are met. Note: if XHC Dynamic Clock Gating Disable is '1', hardware will always see '0' as an output from this register. BIOS reading this register should always return the correct value.
3	0h RW	<b>HS Link Trunk Clock Gating Enable (HSLTCGE):</b> When set, this bit allows High Speed Link control's 480 MHz and its 48/60 MHz link clock trunk to be gated when idle conditions are met. Note: if XHC Dynamic Clock Gating Disable is '1', hardware will always see '0' as an output from this register. BIOS reading this register should always return the correct value. BIOS need to query to see if HW is enabled.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>SS Link Trunk Clock Gating Enable (SSLTCGE):</b> When set, this bit allows the SuperSpeed Link control's 250 MHz and its divided 125 MHz link clock trunk to be gated when idle conditions are met. Note: if XHC Dynamic Clock Gating Disable is '1', hardware will always see '0' as an output from this register. BIOS reading this register should always return the correct value. BIOS need to query to see if HW is enabled.
1	0h RW	<b>IOSF Backbone Trunk Clock Gating Enable (IOSFBTCGE):</b> When set, this bit allows the IOSF backbone clock trunk to be gated when idle conditions are met.
0	0h RW	<b>IOSF Gasket Backbone Local Clock Gating Enable (IOSFBLCGE):</b> When set, this bit allows the IOSF Gasket backbone clock to be locally gated when idle conditions are met. Note: if XHC Dynamic Clock Gating Disable is '1', hardware will always see '0' as an output from this register. BIOS reading this register should always return the correct value. BIOS need to query to see if HW is enabled.

### 19.1.20 Audio Time Synchronization (AUDSYNC)—Offset 58h


This 32 bit register is used for audio stream synchronization across different devices. Global signal sample\_now captures a value in AUDSYNC register.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
29:16	0h RO/V	<b>Captured Frame List Current Index/Frame Number (CMFI):</b> The value in this register is updated in response to sample_now signal. Bits (29:16) reflect state of bits (13:0) of FRINDEX
15:13	0h RO	Reserved.
12:0	0h RO/V	<b>Captured Micro-frame BLIF (CMFB):</b> The value is updated in response to sample_now signal and provides information about offset within micro-frame. Captured value represents number of 8 high-speed bit time units from start of micro-frame. At the beginning of micro-frame captured value will be 0 and increase to maximum value at the end. Default maximum value is 7499 but it may be changed as result of adjustment done in FLA.


### 19.1.21 Serial Bus Release Number (SBRN)—Offset 60h

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0

**Default:** 30h



Bit Range	Default and Access	Field Name (ID): Description
7:0	30h RO	<b>Serial Bus Release Number (SBRN):</b> A value of 30h indicates that this controller follows USB release 3.0.

### 19.1.22 Frame Length Adjustment (FLADJ)—Offset 61h

This feature is used to adjust any offset from the clock source that generates the clock that drives the SOF counter. When a new value is written into these six bits, the length of the frame is adjusted. Its initial programmed value is system dependent based on the accuracy of hardware USB clock and is initialized by system BIOS. This register should only be modified when the HChalted bit in the USBSTS register is a one. Changing value of this register while the host controller is operating yields undefined results.


**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0



**Default:** 60h



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6	1h RO	<b>No Frame Length Timing Capability (NO_FRAME_LENGTH_TIMING_CAP):</b> This flag is set to 1 to indicate that the host controller does not support a programmable Frame Length Timing Value field.
5:0	20h RO	<b>Frame Length Timing Value (FLTV):</b> SOF micro-frame length) is equal to 59488 + value in this field. The default value is decimal 32 (20h), which gives a SOF cycle time of 60000. Frame Length (number of High Speed bit times) FLADJ Value (decimal) (decimal) 59488 0 (00h) 59504 1 (01h) 59520 2 (02h) ... 59984 31 (1Fh) 60000 32 (20h) ... 60480 62 (3Eh) 60496 63 (3Fh) Each decimal value change to this register corresponds to 16 high-speed bit times. The SOF cycle time (number of SOF counter clock periods to generate a SOF micro-frame length) is equal to 59488 + value in this field. The default value is decimal 32 (20h), which gives a SOF cycle time of 60000. Frame Length (# High Speed bit times) FLADJ Value

### 19.1.23 Best Effort Service Latency (BESL)—Offset 62h

Bset Effort Service Latency.

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h





7	4	0
0 0 0 0	0 0 0 0	0 0
DBESLD		DBESL

Bit Range	Default and Access	Field Name (ID): Description
7:4	0h RW/L	<b>Default Best Effort Service Latency Deep (DBESLD):</b> Default Best Effort Service Latency (DBESLD) If the value of this field is non-zero, it defines the recommended value for programming the PORTPMSC register BESLD field. This is programmed by BIOS based on platform parameters.
3:0	0h RW/L	<b>Default Best Effort Service Latency (DBESL):</b> If the value of this field is non-zero, it defines the recommended value for programming the PORTPMSC register BESL field. This is programmed by BIOS based on platform parameters.

### 19.1.24 PCI Power Management Capability ID (PM\_CID)—Offset 70h

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0

**Default:** 1h

7	4	0
0 0 0 0	0 0 0 0	0 1
PM_CID		

Bit Range	Default and Access	Field Name (ID): Description
7:0	1h RO	<b>PCI Power Management Capability ID (PM_CID):</b> A value of 01h indicates that this is a PCI Power Management capabilities field.

### 19.1.25 Next Item Pointer #1 (PM\_NEXT)—Offset 71h

This register is modified and maintained by BIOS

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0



**Default:** 80h

7	4	0
1	0	0
PM_NEXT		

Bit Range	Default and Access	Field Name (ID): Description
7:0	80h RW/L	<p><b>Next Item Pointer #1 (PM_NEXT):</b> This register defaults to 80h, which indicates that the next capability registers begin at configuration offset 80h. This register is writable when the Access Control bit is set to '0'. This allows BIOS to effectively hide the next capability registers, if necessary. This register should only be written during system initialization before the plug-and-play software has enabled any master-initiated traffic.</p> <p>Values of:                      80h implies next capability is MSI                      00h implies that MSI capability is hidden.                      Note: This value is never expected to be programmed.</p>

### 19.1.26 Power Management Capabilities (PM\_CAP)—Offset 72h

Normally, this register is read-only to report capabilities to the power management software. In order to report different power management capabilities depending on the system in which the Intel PCH is used, the write access to this register is controlled by the Access Control bit (ACCTRL). The value written to this register does not affect the hardware other than changing the value returned during a read. This register is modified and maintained by BIOS

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 0

**Default:** C1C2h

15	12	8	4	0
1	1	0	0	0
PME_Support		D2_Support	D1_Support	Aux_Current
		DSI	RSVD	PMEClock
				Version



Bit Range	Default and Access	Field Name (ID): Description
15:11	18h RW/L	<b>PME_Support (PME_Support):</b> This 5-bit field indicates the power states in which the function may assert PME#. The Intel PCH XHC does not support the D1 or D2 states. For all other states, the Intel PCH XHC is capable of generating PME#. Software should never need to modify this field.
10	0h RW/L	<b>D2_Support (D2_Support):</b> The D2 state is not supported.
9	0h RW/L	<b>D1_Support (D1_Support):</b> The D1 state is not supported.
8:6	7h RW/L	<b>Aux_Current (Aux_Current):</b> The Intel PCH XHC reports 375mA maximum Suspend well current required when in the D3cold state. This value can be written by BIOS when a more accurate value is known.
5	0h RW/L	<b>DSI (DSI):</b> The Intel PCH reports 0, indicating that no device-specific initialization is required.
4	0h RO	Reserved.
3	0h RW/L	<b>PME_Clock (PME_Clock):</b> The Intel PCH reports 0, indicating that no PCI clock is required to generate PME#.
2:0	2h RW/L	<b>Version (Version):</b> The Intel PCH reports 010, indicating that it complies with Revision 1.1 of the PCI Power Management Specification.

### 19.1.27 Power Management Control/Status (PM\_CS)—Offset 74h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 0

**Default:** 8h

15	12	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 0 0 0
PME_Status	Data_Scale	Data_Select	PME_En	RSVD
				NSR
				RSVD
				PowerState



Bit Range	Default and Access	Field Name (ID): Description
15	0h RW/1C	<b>PME_Status (PME_Status):</b> This bit is set when the Intel PCH XHC would normally assert the PME# signal independent of the state of the PME_En bit. Writing a 1 to this bit will clear it and cause the internal PME to deassert (if enabled). Writing a 0 has no effect. This bit must be explicitly cleared by the operating system each time the operating system is loaded.
14:13	0h RO	<b>Data_Scale (Data_Scale):</b> The Intel PCH hardwires these bits to 00 because it does not support the associated Data register.
12:9	0h RO	<b>Data_Select (Data_Select):</b> The Intel PCH hardwires these bits to 0000 because it does not support the associated Data register.
8	0h RW	<b>PME_En (PME_En):</b> A 1 enables the Intel PCH XHC to generate an internal PME signal when PME_Status is 1. This bit must be explicitly cleared by the operating system each time it is initially loaded.
7:4	0h RO	Reserved.
3	1h RO	<b>No Soft Reset (NSR):</b> ), this bit indicates that devices transitioning from D3hot to D0 because of PowerState commands do not perform an internal reset. Configuration Context is preserved. Upon transition from the D3hot to the D0 Initialized state, no additional operating system intervention is required to preserve Configuration Context beyond writing the PowerState bits. Transition from D3hot to D0 by a system or bus segment reset will return to the device state D0 Uninitialized with only PME context preserved if PME is supported and enabled.
2	0h RO	Reserved.
1:0	0h RW	<b>PowerState (PowerState):</b> This 2-bit field is used both to determine the current power state of XHC function and to set a new power state. The definition of the field values are: 00b - D0 state 11b - D3hot state If software attempts to write a value of 10b or 01b in to this field, the write operation must complete normally, however, the data is discarded and no state change occurs. When in the D3hot state, the Intel PCH must not accept accesses to the XHC memory range, but the configuration space must still be accessible.


### 19.1.28 Message Signaled Interrupt CID (MSI\_CID)—Offset 80h

#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0

**Default:** 5h



Bit Range	Default and Access	Field Name (ID): Description
7:0	5h RO	<b>Capability ID (CID):</b> Indicates that this is an MSI capability


### 19.1.29 Next item pointer (MSI\_NEXT)—Offset 81h

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Next Pointer (NEXT):</b> Indicates that this is the last item on the capability list


### 19.1.30 Message Signaled Interrupt Message Control (MSI\_MCTL)—Offset 82h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 0

**Default:** 86h





Bit Range	Default and Access	Field Name (ID): Description
15:9	0h RO	Reserved.
8	0h RO	<b>Per-Vector Masking Capable (PVM):</b> Specifies whether controller supports MSI per vector masking. Not supported
7	1h RO	<b>64 Bit Address Capable (C64):</b> Specifies whether capable of generating 64-bit messages. This device is 64-bit capable.
6:4	0h RW	<b>Multiple Message Enable (MME):</b> Indicates the number of messages the controller should assert. This device supports multiple message MSI.
3:1	3h RO	<b>Multiple Message Capable (MMC):</b> Indicates the number of messages the controller wishes to assert. This field must be set by HW to reflect the number of Interrupters supported. Encoding number of Vectors requested (number of Interrupters) 000 1 001 2 010 4 011 8 100 16 101 32 110-111 Reserved
0	0h RW	<b>MSI Enable (MSIE):</b> If set to 1, MSI is enabled and the traditional interrupt pins are not used to generate interrupts. If cleared to 0, MSI operation is disabled and the traditional interrupt pins are used.


### 19.1.31 Message Signaled Interrupt Message Address (MSI\_MAD)—Offset 84h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>Addr (Addr):</b> Lower DW of system specified message address, always DWORD aligned
1:0	0h RO	Reserved.


### 19.1.32 Message Signaled Interrupt Upper Address (MSI\_MUAD)—Offset 88h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Upper Addr (UpperAddr):</b> Upper DW of system specified message address.


### 19.1.33 Message Signaled Interrupt Message Data (MSI\_MD)—Offset 8Ch

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RW	<b>Data (Data):</b> This 16-bit field is programmed by system software if MSI is enabled. Its content is driven onto the lower word (PCI AD(15:0)) during the data phase of the MSI memory write transaction. The Multiple Message Enable field (bits 6-4 of the Message Control register) defines the number of low order message data bits the function is permitted to modify to generate its system software allocated vectors. For example, a Multiple Message Enable encoding of 010 indicates the function has been allocated four vectors and is permitted to modify message data bits 1 and 0 (a function modifies the lower message data bits to generate the allocated number of vectors). If the Multiple Message Enable field is 000, the function is not permitted to modify the message data.


### 19.1.34 Vendor Specific Header (VSHDR)—Offset 94h

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 1400010h



Bit Range	Default and Access	Field Name (ID): Description
31:20	14h RO	<b>VSEC Length (VSEC_LENGTH):</b> This field indicates the number of bytes in the entire VSEC structure, including the PCI Extended Capability header, the Vendor- Specific header, and the Vendor-Specific register
19:16	0h RO	<b>VSEC Rev (VSEC_REV):</b> This field is a vendor-defined version number that indicates the version of the VSEC structure. Software must qualify the Vendor ID and VSEC ID before interpreting this field.
15:0	10h RO	<b>VSEC ID (VSEC_ID):</b> This field is a vendor-defined ID number that indicates the nature and format of the VSEC structure. Software must qualify the Vendor ID before interpreting this field.






### 19.1.35 Power Control Enable (PCE\_REG)—Offset A2h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 0

**Default:** 8h



Bit Range	Default and Access	Field Name (ID): Description
15:4	0h RO	Reserved.
3	1h RW	<b>Sleep Enable (SE):</b> 0: xHCI will never assert Sleep   1: xHCI may assert Sleep during PG'ing.   Note that some platforms may default this bit to '0', others to '1'.
2	0h RW	<b>D3 HOT ENABLE (D3_HOT_EN):</b> 0: xHCI will not power gate when idle   1: xHCI will power gate when idle  
1:0	0h RO	Reserved.

### 19.1.36 High Speed Configuration 2 (HSCFG2)—Offset A4h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 2000h



3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0	0			
RSVD				PORT1_HOST_MODE_OVERRIDE	eUSB2SEL	HSAAIM	HSOAAPEPM	HSIAAPEPM	HSIIPAPC	HSIIPANEPT	HSIIPASIT

Bit Range	Default and Access	Field Name (ID): Description
31:19	0h RO	Reserved.
18	0h RW	<b>PORT1_HOST_MODE_OVERRIDE (PORT1_HOST_MODE_OVERRIDE):</b> When set, this bit causes the Host_Device mux on port 1 to be forced into the Host mode.
17:16	0h RW	<b>eUSB2SEL (eUSB2SEL):</b> The two bits are associate with USB2 ports 1 - bit 16 and 2 - bit 2 0: Port is mapped to USB2 1: Port is mapped to eUSB2
15	0h RW	<b>HS ASYNC Active IN Mask (HSAAIM):</b> Determines if the Async Active will mask/ignore IN EP s. 0 HS ASYNC Active will include IN EP s. 1 HS ASYNC Active will mask/ignore IN EP s.
14	0h RW	<b>HS OUT ASYNC Active Polling EP Mask (HSOAAPEPM):</b> Determines if the Async Active for OUT HS/FS/LS masks/ignores EP s that are polling/PINGing (HS) due to NAK. 0 HS OUT ASYNC Active will include EP s that are polling. 1 HS OUT ASYNC Active will mask/ignore EP s that are polling.
13	1h RW	<b>HS IN ASYNC Active Polling EP Mask (HSIAAPEPM):</b> Determines if the Async Active for IN HS/FS/LS masks/ignores EP s that are polling due to NAK. 0 HS IN ASYNC Active will include EP s that are polling. 1 HS IN ASYNC Active will mask/ignore EP s that are polling.



Bit Range	Default and Access	Field Name (ID): Description
12:11	0h RW	<b>HS INTR IN Periodic Active Policy Control (HSIIPAPC):</b> Controls how the HS INTR IN periodic active is used to generate the global periodic active. This will determine how the smallest service interval among active EP s and number of active EP s are used. 0 HS INTR IN periodic active will be used to generate periodic active if Service Interval Threshold OR Numb of EP Threshold values meet the requirement. 1 HS INTR IN periodic active will be used to generate periodic active if Service Interval Threshold AND Numb of EP Threshold values meet the requirement. 2 Always allow HS INTR EP s to be used in the generation of the global Periodic Active indication. 3 Never allow HS INTR EP s to be used in the generation of the global Periodic Active indicaiton
10:4	0h RW	<b>HS INTR IN Periodic Active Num of EP Threshold (HSIIPANEPT):</b> Defines the threshold used to determine if Periodic Acive may include HS/FS/LS INTR IN EP active indication. If there are more than NumEPThreshold active HS/FS/LS INTR EP s then they may be included as part of the periodic active generation.
3:0	0h RW	<b>HS INTR IN Periodic Active Service Interval Threshold (HSIIPASIT):</b> Defines the Service Interval threshold used to determine if Periodic Acive will include HS/FS/LS INTR IN EP active indication. If there are any active HS/FS/LS INTR EP s with a service interval less than or equal to this threshold then they may be included as part of the periodic active generation.

### 19.1.37 XHCI USB2 Overcurrent Pin Mapping N (U2OCM)—Offset B0h


Address Offset: B0-B3h, ... (B0h+(NumOC-1)\*4) to (B3h+(NumOC-1)\*4)  
 The RW/L property of this register is controlled by OCCFDONE bit.  
 Each OC pin can be assigned to one or more of upto 32 Standard USB2 ports.  
 Each DWord maps one OC pin across upto 32 USB2 ports.

#### Access Method

**Type:** CFG Register  
 (Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h RW/L	<p><b>USB2 Port Assignment OC Mapping (USB2OCM Port Assignment):</b> USB2 Port assignment                      Set to 1 to map port,                      Bit 0 maps to USB2 port 1                      Bit 1 maps to USB2 port 2                      Bit N maps to USB2 port N.                      The total number of USB2 ports will depend on the SKU. There are 8 OC registers. Each OC register will have the mapping above. Depending on the SKU, the upper bits may not apply. Note: The USB-R port which is the most significant USB2 port does not have an OC pin. Thus the OC assignment for the USB-R port is ignored.</p>

### 19.1.38 XHCI USB3 Overcurrent Pin Mapping N (U3OCM)—Offset D0h


Address Offset: D0-D3h, ... (D0h+(NumOC-1)\*4) to (D3h+(NumOC-1)\*4)  
 The RW/L property of this register is controlled by OCCFDONE bit.  
 Each OC pin can be assigned to one or more of upto 32 Standard USB2 ports.  
 Each DWord maps one OC pin across upto 32 USB2 ports.

#### Access Method

**Type:** CFG Register  
 (Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:0	0h RW/L	<b>OC Mapping (OCM):</b> USB3 Port assignment When Set to 1, Bit 0 maps to USB3 port 1 Bit 1 maps to USB3 port 2 Bit N maps to USB3 port N. The total number of USB3 ports will depend on the SKU. There are 8 OC registers. Each OC register will have the mapping above.

## 19.2 xHCI Memory Mapped Registers Summary

Table 19-2. Summary of xHCI Memory Mapped Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	0h	Capability Registers Length (CAPLENGTH)—Offset 0h	20h
2h	3h	Host Controller Interface Version Number (HCVERSION)—Offset 2h	100h
4h	7h	Structural Parameters 1 (HCSPARAMS1)—Offset 4h	1A000840h
8h	Bh	Structural Parameters 2 (HCSPARAMS2)—Offset 8h	14200054h
Ch	Fh	Structural Parameters 3 (HCSPARAMS3)—Offset Ch	40001h
10h	13h	Capability Parameters (HCCPARAMS)—Offset 10h	200077C1h
14h	17h	Doorbell Offset (DBOFF)—Offset 14h	3000h
18h	1Bh	Runtime Register Space Offset (RTSOFF)—Offset 18h	2000h
80h	83h	USB Command (USBCMD)—Offset 80h	0h
84h	87h	USB Status (USBSTS)—Offset 84h	1h
88h	8Bh	Page Size (PAGESIZE)—Offset 88h	1h
94h	97h	Device Notification Control (DNCTRL)—Offset 94h	0h
98h	9Bh	Command Ring Low (CRCR_LO)—Offset 98h	0h
9Ch	9Fh	Command Ring High (CRCR_HI)—Offset 9Ch	0h
B0h	B3h	Device Context Base Address Array Pointer Low (DCBAAP_LO)—Offset B0h	0h
B4h	B7h	Device Context Base Address Array Pointer High (DCBAAP_HI)—Offset B4h	0h
480h	483h	Port N Status and Control USB2 (PORTSCN)—Offset 480h	2A0h
484h	487h	Port Power Management Status and Control USB2 (PORTPMSCN)—Offset 484h	0h
48Ch	48Fh	Port N Hardware LPM Control Register (PORTHLMCN)—Offset 48Ch	0h



**Table 19-2. Summary of xHCI Memory Mapped Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
580h	583h	Port Status and Control USB3 (PORTSCXUSB3)—Offset 580h	2A0h
584h	587h	Port Power Management Status and Control USB3 (PORTPMSCX)—Offset 584h	0h
588h	58Bh	USB3 Port X Link Info (PORTLIX)—Offset 588h	0h
2000h	2003h	Microframe Index (MFINDEX)—Offset 2000h	0h
2020h	2023h	Interrupter x Management (IMANx)—Offset 2020h	0h
2024h	2027h	Interrupter x Moderation (IMODx)—Offset 2024h	FA0h
2028h	202Bh	Event Ring Segment Table Size x (ERSTSzx)—Offset 2028h	0h
2030h	2033h	Event Ring Segment Table Base Address Low x (ERSTBA_LOx)—Offset 2030h	0h
2034h	2037h	Event Ring Segment Table Base Address High x (ERSTBA_HIx)—Offset 2034h	0h
2038h	203Bh	Event Ring Dequeue Pointer Low x (ERDP_LOx)—Offset 2038h	0h
203Ch	203Fh	Event Ring Dequeue Pointer High x (ERDP_HIx)—Offset 203Ch	0h
3000h	3003h	Door Bell x (DBx)—Offset 3000h	0h
8000h	8003h	XECP_SUPP_USB2_0 (XECP_SUPP_USB2_0)—Offset 8000h	2000802h
8004h	8007h	XECP_SUPP_USB2_1 (XECP_SUPP_USB2_1)—Offset 8004h	20425355h
8008h	800Bh	XECP_SUPP_USB2_2 (XECP_SUPP_USB2_2)—Offset 8008h	30181001h
8010h	8013h	XECP_SUPP_USB2_3 (Full Speed) (XECP_SUPP_USB2_3)—Offset 8010h	C0021h
8014h	8017h	XECP_SUPP_USB2_4 (Low Speed) (XECP_SUPP_USB2_4)—Offset 8014h	5DC0012h
8018h	801Bh	XECP_SUPP_USB2_5 (High Speed) (XECP_SUPP_USB2_5)—Offset 8018h	1E00023h
8020h	8023h	XECP_SUPP_USB3_0 (XECP_SUPP_USB3_0)—Offset 8020h	3001402h
8024h	8027h	XECP_SUPP_USB3_1 (XECP_SUPP_USB3_1)—Offset 8024h	20425355h
8028h	802Bh	XECP_SUPP_USB3_2 (XECP_SUPP_USB3_2)—Offset 8028h	30000A11h
8030h	8033h	XECP_SUPP_USB3_3 (XECP_SUPP_USB3_3)—Offset 8030h	4E00121h
8034h	8037h	XECP_SUPP_USB3_4 (XECP_SUPP_USB3_4)—Offset 8034h	9C00122h
8038h	803Bh	XECP_SUPP_USB3_5 (XECP_SUPP_USB3_5)—Offset 8038h	13800123h
803Ch	803Fh	XECP_SUPP_USB3_6 (XECP_SUPP_USB3_6)—Offset 803Ch	50134h
8040h	8043h	XECP_SUPP_USB3_7 (XECP_SUPP_USB3_7)—Offset 8040h	5B10125h
8044h	8047h	XECP_SUPP_USB3_8 (XECP_SUPP_USB3_8)—Offset 8044h	B630126h
8048h	804Bh	XECP_SUPP_USB3_9 (XECP_SUPP_USB3_9)—Offset 8048h	16C60127h
8094h	8097h	Host Control Scheduler (HOST_CTRL_SCH_REG)—Offset 8094h	100h
80A4h	80A7h	Power Management Control (PMCTRL_REG)—Offset 80A4h	2DFF90h
80B0h	80B3h	HOST_CTRL_MISC_REG (HOST_CTRL_MISC_REG)—Offset 80B0h	1037Fh
80B4h	80B7h	HOST_CTRL_MISC_REG2 (HOST_CTRL_MISC_REG2)—Offset 80B4h	0h
80B8h	80BBh	SSPE_REG (SSPE_REG)—Offset 80B8h	0h
80D8h	80DBh	DEVICE MODE CONTROL REG 0 (DUAL_ROLE_CFG_REG0)—Offset 80D8h	800h
80E0h	80E3h	AUX Power Management Control (AUX_CTRL_REG1)—Offset 80E0h	808D3CA0h
80ECh	80EFh	SuperSpeed Port Link Control (HOST_CTRL_PORT_LINK_REG)—Offset 80ECh	18010000h
80F0h	80F3h	USB2 Port Link Control 1 (USB2_LINK_MGR_CTRL_REG1)—Offset 80F0h	310803A0h
80FCh	80FFh	USB2 Port Link Control 4 (USB2_LINK_MGR_CTRL_REG4)—Offset 80FCh	8003h



**Table 19-2. Summary of xHCI Memory Mapped Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
8140h	8143h	Power Scheduler Control-0 (PWR_SCHED_CTRL0)—Offset 8140h	A019132h
8144h	8147h	Power Scheduler Control-2 (PWR_SCHED_CTRL2)—Offset 8144h	33Fh
8154h	8157h	AUX Power Management Control (AUX_CTRL_REG2)—Offset 8154h	1390206h
8164h	8167h	USB2 PHY Power Management Control (USB2_PHY_PMC)—Offset 8164h	FCh
816Ch	816Fh	xHCI Aux Clock Control Register (XHCI_AUX_CCR)—Offset 816Ch	400h
8174h	8177h	xHC Latency Tolerance Parameters - LTV Control (XLTP_LTV1)—Offset 8174h	40047Dh
817Ch	817Fh	xHC Latency Tolerance Parameters - High Idle Time Control (XLTP_HITC)—Offset 817Ch	0h
8180h	8183h	xHC Latency Tolerance Parameters - Medium Idle Time Control (XLTP_MITC)—Offset 8180h	0h
8184h	8187h	xHC Latency Tolerance Parameters Low Idle Time Control (XLTP_LITC)—Offset 8184h	0h
8190h	8193h	Command Manager Control 2 (XCEP_CMDM_CTRL_REG2)—Offset 8190h	0h
81B8h	81BBh	LFPSONCOUNT_REG (LFPSONCOUNT_REG)—Offset 81B8h	20C8h
81C4h	81C7h	USB2 PM Control (USB2PMCTRL_REG)—Offset 81C4h	0h
8420h	8423h	STRAP2_REG (STRAP2_REG)—Offset 8420h	0h
846Ch	846Fh	USB Legacy Support Capability (USBLEGSUP)—Offset 846Ch	2201h
84F4h	84F7h	Port Disable Override capability register (PDO_CAPABILITY)—Offset 84F4h	3C6h
84F8h	84FBh	USB2 Port Disable Override (USB2PDO)—Offset 84F8h	0h
84FCh	84FFh	USB3 Port Disable Override (USB3PDO)—Offset 84FCh	0h
8700h	8703h	Debug Capability ID Register (DCID)—Offset 8700h	5100Ah
890Ch	890Fh	(PORT1_PROFILE_ATTRIBUTES_REG0)—Offset 890Ch	0h
8A1Ch	8A1Fh	(PORT2_PROFILE_ATTRIBUTES_REG0)—Offset 8A1Ch	0h
8E10h	8E13h	Global Time Sync Capability (GLOBAL_TIME_SYNC_CAP_REG)—Offset 8E10h	C9h
8E14h	8E17h	Global Time Sync Control (GLOBAL_TIME_SYNC_CTRL_REG)—Offset 8E14h	0h
8E18h	8E1Bh	Microframe Time (Local Time) (MICROFRAME_TIME_REG)—Offset 8E18h	0h
8E20h	8E23h	Always Running Time (ART) Low (ALWAYS_RUNNING_TIME_LOW)—Offset 8E20h	0h
8E24h	8E27h	Always Running Time (ART) High (ALWAYS_RUNNING_TIME_HIGH)—Offset 8E24h	0h

### 19.2.1 Capability Registers Length (CAPLENGTH)—Offset 0h

This register is modified and maintained by BIOS

**Access Method**

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 0

**Default:** 20h



7	4	0
0 0 1 0	0 0 0 0	0 0
CAPLENGTH		

Bit Range	Default and Access	Field Name (ID): Description
7:0	20h RW/L	<b>Capability Registers Length (CAPLENGTH):</b> This register is used as an offset to add to the Memory Base Register (D29:F0:10h) to find the beginning of the Operational Register Space. This field is hardwired to 20h indicating that the Operation Registers begin at offset 20h

### 19.2.2 Host Controller Interface Version Number (HCIVERSION)—Offset 2h

This register is modified and maintained by BIOS

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 0

**Default:** 100h

15	12	8	4	0
0 0 0 0	0 0 0 1	0 0 0 0	0 0 0 0	0 0 0 0
HCIVERSION				

Bit Range	Default and Access	Field Name (ID): Description
15:0	100h RW/L	<b>Host Controller Interface Version Number (HCIVERSION):</b> This is a two-byte register containing a BCD encoding of the version number of interface that this host controller interface conforms.

### 19.2.3 Structural Parameters 1 (HCSPARAMS1)—Offset 4h

This register is modified and maintained by BIOS

**Access Method**





**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 1A000840h

3	2	2	2	1	1	8	4	0							
1	8	4	0	6	2										
0	0	0	1	1	0	1	0	0							
0	0	0	0	0	0	0	0	0							
MaxPorts				RSVD				MaxIntrs				MaxSlots			

Bit Range	Default and Access	Field Name (ID): Description
31:24	1Ah RW/L	<b>Number of Ports (MaxPorts):</b> This field specifies the number of physical downstream ports implemented on this host controller. The value of this field determines how many port registers are addressable in the Operational Register Space. Default value = 0Eh
23:19	0h RO	Reserved.
18:8	8h RW/L	<b>Number of Interrupters (MaxIntrs):</b> This field specifies the number of interrupters implemented on this host controller. Each interrupter is allocated to a vector of MSI and controls its generation and moderation.
7:0	40h RW/L	<b>Number of Device Slots (MaxSlots):</b> This field specifies the number of Device Context Structures and Doorbell Array entries this host controller can support. Valid values are in the range of 1 to 255.

### 19.2.4 Structural Parameters 2 (HCSPARAMS2)—Offset 8h

This register is modified and maintained by BIOS

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 14200054h







Bit Range	Default and Access	Field Name (ID): Description
31:16	2000h RW/L	<b>xHCI Extended Capabilities Pointer (xECP):</b> This field indicates the existence of a capabilities list. The value of this field indicates a relative offset, in 32-bit words, from Base to the beginning of the first extended capability.
15:12	7h RW/L	<b>Maximum Primary Stream Array Size (MaxPSASize):</b> RW/L. This fields identifies the maximum size Primary Stream Array that the xHC supports. The Primary Stream Array size = 2MaxPSASize+1. Valid MaxPSASize values are 1 to 15.
11	0h RW/L	<b>Contiguous Frame ID Capability (CFC)</b>
10	1h RW/L	<b>Stopped EDLTA Capability (SEC):</b> This flag indicates that the host controller implementation Stream Context support a Stopped EDLTA field.
9	1h RW/L	<b>Stopped - Short Packet Capability (SPC):</b> This flag indicates that the host controller implementation is capable of generating a Stopped-Short Packet Completion Code.
8	1h RW/L	<b>Parst All Event Data (PAE)</b>
7	1h RW/L	<b>No Secondary SID Support (NSS):</b> Hardwired to '0' indicating Secondary Stream ID decoding is supported.
6	1h RW/L	<b>Latency Tolerance Messaging Capability (LTC):</b> 0 = Latency Tolerance Messaging is not supported. 1 = Latency Tolerance Messaging is supported
5	0h RW/L	<b>Light HC Reset Capability (LHRC):</b> 0 = Light Host Controller Reset is not supported. 1 = Light Host Controller Reset is supported
4	0h RW/L	<b>Port Indicators (PIND):</b> This bit indicates whether the xHC root hub ports support port indicator control. When this bit is a '1', the port status and control registers include a read/writeable field for controlling the state of the port indicator.
3	0h RW/L	<b>Port Power Control (PPC):</b> This bit indicates whether the host controller implementation includes port power control. A '1' in this bit indicates the ports have port power switches. A '0' in this bit indicates the port do not have port power switches.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW/L	<b>Context Size (CSZ):</b> If this bit is set to '1', then the xHC uses 64 byte Context data structures. If this bit is cleared to '0', then the xHC uses 32 byte Context data structures.
1	0h RW/L	<b>BW Negotiation Capability (BNC):</b> 0 = Not capable of BW Negotiation. 1 = Capable of BW Negotiation.
0	1h RW/L	<b>64-bit Addressing Capability (AC64):</b> This bit documents the addressing range capability of the xHC. The value of this flag determines whether the xHC has implemented the high order 32-bits of 64-bit register and data structure pointer fields. Values for this flag have the following interpretation: 0 = Supports 32-bit address memory pointers 1 = Supports 64-bit address memory pointers If 32-bit address memory pointers are implemented, the xHC shall ignore the high order 32- bits of 64-bit data structure pointer fields, and system software shall ignore the high order 32- bits of 64- bit xHC registers.


### 19.2.7 Doorbell Offset (DBOFF)—Offset 14h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 3000h



Bit Range	Default and Access	Field Name (ID): Description
31:2	C00h RO	<b>Doorbell Array Offset (DBAO):</b> This field defines the DWord offset of the Doorbell Array base address from the Base (for example, the base address of the xHCI Capability register address space).
1:0	0h RO	Reserved.

### 19.2.8 Runtime Register Space Offset (RTSOFF)—Offset 18h

#### Access Method



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 2000h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 1 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0
RTRSO							RSVD	

Bit Range	Default and Access	Field Name (ID): Description
31:5	100h RO	<b>Runtime Register Space Offset (RTRSO):</b> This field defines the 32-byte offset of the xHCI Runtime Registers from the Base. That is, Runtime Register Base Address = Base + Runtime Register Set Offset.
4:0	0h RO	Reserved.

### 19.2.9 USB Command (USBCMD)—Offset 80h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0						
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0						
RSVD					EU3S	EWE	CRS	CSS	LHCRST	RSVD	HSEE	INTE	HCRST	RS



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11	0h RW	<b>Enable U3 MFINDEX Stop (EU3S):</b> When set to 1b, the xHC may stop the MFINDEX counting action if all Root Hub ports are in the U3, Disconnected, Disabled, or Powered-off state. When cleared to 0b, the xHC may stop the MFINDEX counting action if all Root Hub ports are in the Disconnected, Disabled, or Powered-off state.
10	0h RW	<b>Enable Wrap Event (EWE):</b> When set to 1b, the xHC shall generate a MFINDEX Wrap Event every time the MFINDEX register transitions from 03FFFh to 0. When cleared to 0b, no MFINDEX Wrap Events are generated.
9	0h RW	<b>Controller Restore State (CRS):</b> When set to 1b, MEM_BASE+80h:bit 0= 0b, and MEM_BASE+80h:bit 8 = 1b, the xHC shall perform a Restore State operation and restore its internal state. When set to 1b and MEM_BASE+80h:bit 0= 1b or MEM_BASE+80h:bit 8 = 0b, or when cleared to '0', no Restore State operation shall be performed.
8	0h RW	<b>Controller Save State (CSS):</b> When written by software with 1b and MEM_BASE+80h:bit 0=0b, the xHC shall save any internal state that will be restored by a subsequent Restore State operation. When written by software with 1b and MEM_BASE+80h:bit 0= 1b, or written with '0', no Save State operation shall be performed.
7	0h RW	<b>Light Host Controller Reset (LHCRST):</b> If the Light HC Reset Capability (LHRC) bit (MEM_BASE=10h:bit 5) is 1b, then setting this bit to 1b allows the driver to reset the xHC without affecting the state of the ports. A system software read of this bit as 0b indicates the Light Host Controller Reset has completed and it is safe for software to re-initialize the xHC. A software read of this bit as a 1b indicates the Light Host Controller Reset has not yet completed.
6:4	0h RO	Reserved.
3	0h RW	<b>Host System Error Enable (HSEE):</b> When this bit is set to 1b, and the HSE bit (MEM_BASE+84h:bit 2) is set to 1b, the xHC shall assert out-of-band error signaling to the host. The signaling is acknowledged by software clearing the HSE bit.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>Interrupter Enable (INTE):</b> This control bit is used by software to reset the host controller. When software sets this bit to 1b, the Host Controller resets its internal pipelines, timers, counters, state machines, and so forth, to their initial value. Any transaction currently in progress on USB is immediately terminated. A USB reset is not driven on downstream ports. PCI Configuration registers are not affected by this reset. All operational registers, including port registers and port state machines are set to their initial values.
1	0h RW	<b>Host Controller Reset (HCRST):</b> This control bit is used by software to reset the host controller. When software sets this bit to 1b, the Host Controller resets its internal pipelines, timers, counters, state machines, and so forth, to their initial value. Any transaction currently in progress on USB is immediately terminated. A USB reset is not driven on downstream ports. PCI Configuration registers are not affected by this reset. All operational registers, including port registers and port state machines are set to their initial values.
0	0h RW	<b>Run/Stop (RS):</b> When set to 1b, the xHC proceeds with execution of the schedule. The xHC continues execution as long as this bit is set to 1b. When this bit is cleared to 0b, the xHC completes the current and any actively pipelined transactions on the USB and then halts. The xHC shall halt within 16 microframes after software clears the Run/ Stop bit. The HCHalted (HCH) bit (MEM_BASE+84h:bit 0) indicates when the xHC has finished its pending pipelined transactions and has entered the stopped state. Software shall not write a '1' to this flag unless the xHC is in the Halted state (that is, HCH in the USBSTS register is '1'); doing so will yield undefined results.

### 19.2.10 USB Status (USBSTS)—Offset 84h

This register indicates pending interrupts and various states of the Host controller. The status resulting from a transaction on the serial bus is not indicated in this register. See the Interrupts description in section 4 of the xHCI specification for additional information concerning interrupt conditions.

Note: For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 has no effect.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 1h





3	2	2	2	1	1	8	4	0							
1	8	4	0	6	2										
0	0	0	0	0	0	0	0	0							
0	0	0	0	0	0	0	0	0							
0	0	0	0	0	0	0	0	0							
0	0	0	0	0	0	0	0	1							
RSVD					HCE	CNR	SRE	RSS	SSS	RSVD	PCD	EINT	HSE	RSVD	HCH

Bit Range	Default and Access	Field Name (ID): Description
31:13	0h RO	Reserved.
12	0h RO	<b>Host Controller Error (HCE):</b> This flag shall be set to indicate that an internal error condition has been detected which requires software to reset and re-initialize the xHC. 0 = No internal xHC error conditions exist. 1 = Internal xHC error condition exists.
11	0h RO	<b>Controller Not Ready (CNR):</b> 0 = Ready 1 = Not Ready Software shall not write any Doorbell or Operational register of the xHC, other than the USBSTS register, until CNR = 0b. This flag is set by the xHC after a Hardware Reset and cleared when the xHC is ready to begin accepting register writes. This flag shall remain cleared (0b) until the next Chip Hardware Reset.
10	0h RW/C	<b>Save/Restore Error (SRE):</b> If an error occurs during a Save or Restore operation this bit shall be set to 1b. This bit shall be cleared to 0b when a Save or Restore operation is initiated or when written with 1b.
9	0h RO	<b>Restore State Status (RSS):</b> When the Controller Restore State (CRS) flag in the USB_CMDregister is written with 1b this bit shall be set to 1b and remain set while the xHC restores its internalstate. Note: When the Restore State operation is complete, this bit shall be cleared to 0b.
8	0h RO	<b>Save State Status (SSS)</b>
7:5	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
4	0h RW/C	<p><b>Port Change Detect (PCD):</b> This bit is allowed to be maintained in the Auxiliary power well. Alternatively, it is also acceptable that on a D3 to D0 transition of the xHC, this bit is loaded with the OR of all of the PORTSC change bits (including: Force port resume, overcurrent change, enable/ disable change and connect status change). Regardless of the implementation, when this bit is readable (that is, in the D0 state), it must provide a valid view of the Port Status registers.</p> <p>0 = No change bit transition from a 0 to 1 or No Force Port Resume bit transition from 0 to 1 as a result of a J-K transition detected on a suspended port.</p> <p>1 = The Host controller sets this bit to 1 when any port for which the Port Owner bit is set to 0 has a change bit transition from a 0 to 1 or a Force Port Resume bit transition from 0 to 1 as a result of a J-K transition detected on a suspended port.</p>
3	0h RW/C	<p><b>Event Interrupt (EINT):</b> The xHC sets this bit to 1b when the Interrupt Pending (IP) bit of any Interrupter is transitions from 0b to 1b. Software that uses EINT shall clear it prior to clearing any IP flags. A race condition will occur if software clears the IP flags then clears the EINT flag, and between the operations another IP '0' to '1' transition occurs. In this case the new IP transition will be lost.</p>
2	0h RW/C	<p><b>Host System Error (HSE):</b> The xHC sets this bit to 1b when a serious error is detected, either internal to the xHC or during a host system access involving the xHC module. Conditions that set this bit to '1' include PCI Parity error, PCI Master Abort, and PCI Target Abort. When this error occurs, the xHC clears the Run/Stop (R/S) bit in the USB_CMD register to prevent further execution of the scheduled TDs. If the HSEE bit in the USB_CMD register is 1b, the xHC shall also assert out-ofband error signaling to the host.</p>
1	0h RO	Reserved.
0	1h RO	<p><b>HCHalted (HCH):</b> This bit is a '0' whenever the Run/Stop (R/S) bit is set to 1b. The xHC sets this bit to 1b after it has stopped executing as a result of the Run/Stop (R/S) bit being cleared to 0b, either by software or by the xHC hardware (for example, internal error). If this bit is set to 1b, then SOFs, microSOFs, or Isochronous Timestamp Packets (ITP) shall not be generated by the xHC.</p>

### 19.2.11 Page Size (PAGESIZE)—Offset 88h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)


**Device:** 20  
**Function:** 0

**Default:** 1h





Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:6	0h RW	<p><b>Command Ring Pointer (CRP):</b> This field defines low order bits of the initial value of the 64-bit Command Ring Dequeue Pointer.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>Writes to this field are ignored when Command Ring Running bit (CRR) = 1b.</li> <li>If the CRCR register is written while the Command Ring is stopped (CRR = 0b), the value of this field shall be used to fetch the first Command TRB the next time the Host Controller Doorbell register is written with the DB Reason field set to Host Controller Command.</li> <li>If the CRCR register is not written while the Command Ring is stopped (CRR = 0b), then the Command Ring shall begin fetching Command TRBs at the current value of the internal xHC Command Ring Dequeue Pointer.</li> <li>Reading this field always returns 0b.</li> </ol>
5:4	0h RO	Reserved.
3	0h RO	<p><b>Command Ring Running (CRR):</b> This bit is set to 1b if the Run/Stop (R/S) bit is 1b and the Host Controller Doorbell register is written with the DB Reason field set to Host Controller Command. It is cleared to 0b when the Command Ring is stopped after writing a 1b to the Command Stop (CS) or Command Abort (CA) bits, or if the R/S bit is cleared to 0b.</p>



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW/1S	<p><b>Command Abort (CA):</b> Writing a 1b to this bit shall immediately terminate the currently executing command, stop the Command Ring, and generate a Command Completion Event with the Completion Code set to Command Ring Stopped. The next write to the Host Controller Doorbell with DB Reason field set to Host Controller Command shall restart the Command Ring operation.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>Writes to this flag are ignored by the xHC if Command Ring Running (CRR) = 0b.</li> <li>Reading this bit always returns 0b.</li> </ol>
1	0h RW/1S	<p><b>Command Stop (CS):</b> Writing a 1b to this bit shall stop the operation of the Command Ring after the completion of the currently executing command, and generate a Command Completion Event with the Completion Code set to Command Ring Stopped and the Command TRB Pointer set to the current value of the Command Ring Dequeue Pointer. The next write to the Host Controller Doorbell with DB Reason field set to Host Controller Command shall restart the Command Ring operation.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>Writes to this flag are ignored by the xHC if Command Ring Running (CRR) bit = 0b.</li> <li>Reading this bit always returns 0b.</li> </ol>
0	0h RW	<p><b>Ring Cycle State (RCS):</b> This bit identifies the value of the xHC Consumer Cycle State (CCS) flag for the TRB referenced by the Command Ring Pointer.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>Writes to this bit are ignored when the Command Ring Running (CRR) bit = 1b.</li> <li>If the CRCR register is written while the Command Ring is stopped (CCR = 0b), then the value of this flag shall be used to fetch the first Command TRB the next time the Host Controller Doorbell register is written with the DB Reason field set to Host Controller Command.</li> <li>If the CRCR register is not written while the Command Ring is stopped (CCR = 0b), then the Command Ring will begin fetching Command TRBs using the current value of the internal Command Ring CCS flag.</li> <li>Reading this flag always returns 0b.</li> </ol>


### 19.2.14 Command Ring High (CRCR\_HI)—Offset 9Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<p><b>Command Ring Pointer (CRP):</b> Command Ring Pointer—R/W. This field defines high order bits of the initial value of the 64-bit Command Ring Dequeue Pointer.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>Writes to this field are ignored when Command Ring Running bit (CRR) = 1b.</li> <li>If the CRCR register is written while the Command Ring is stopped (CRR = 0b), the value of this field shall be used to fetch the first Command TRB the next time the Host Controller Doorbell register is written with the DB Reason field set to Host Controller Command.</li> <li>If the CRCR register is not written while the Command Ring is stopped (CRR = 0b), then the Command Ring shall begin fetching Command TRBs at the current value of the internal xHC Command Ring Dequeue Pointer.</li> <li>Reading this field always returns 0b.</li> </ol>


### 19.2.15 Device Context Base Address Array Pointer Low (DCBAAP\_LO)—Offset B0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:6	0h RW	<b>Device Context Base Address Array Pointer (DCBAAP):</b> This field defines low order bits of the 64-bit base address of the Device Context Pointer Array table (a table of address pointers that reference Device Context structures for the devices attached to the host.)
5:0	0h RO	Reserved.


### 19.2.16 Device Context Base Address Array Pointer High (DCBAAP\_HI)—Offset B4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Device Context Base Address Array Pointer (DCBAAP):</b> This field defines high order bits of the 64-bit base address of the Device Context Pointer Array table (a table of address pointers that reference Device Context structures for the devices attached to the host.)

### 19.2.17 Port N Status and Control USB2 (PORTSCN)—Offset 480h

Note that this USB2 Port Status and Control register is available at the following offsets for all applicable USB2 ports:

- USB2 Port 1: 480h
- USB2 Port 2: 490h
- USB2 Port 3: 4A0h
- .....
- USB2 Port 13: 540h
- USB2 Port 14: 550h

**Access Method**







Bit Range	Default and Access	Field Name (ID): Description
21	0h RW/C	<b>Port Reset Change (PRC):</b> This flag is set to '1' due a '1' to '0' transition of Port Reset (PR), for example, when any reset processing on this port is complete. 0 = No change 1 = Reset Complete
20	0h RW/C	<b>Over-current Change (OCC):</b> The functionality of this bit is not dependent upon the port owner. Software clears this bit by writing a 1 to it. 0 = No change. (Default) 1 = There is a change to Overcurrent Active.
19	0h RW/C	<b>Warm Port Reset Change (WRC):</b> This bit is set when Warm Reset processing on this port completes. 0 = No change. (Default) 1 = Warm reset complete
18	0h RW/C	<b>Port Enabled Disabled Change (PEC):</b> 0 = No change. (Default) 1 = There is a change to PED bit.
17	0h RW/C	<b>Connect Status Change (CSC):</b> R/WC. This flag indicates a change has occurred in the port's Current Connect Status (CCS) or Cold Attach Status (CAS) bits. 0 = No change. (Default) 1 = There is a change to the CCS or CAS bit. The xHC sets this bit to 1b for all changes to the port device connect status, even if system software has not cleared an existing Connect Status Change. For example, the insertion status changes twice before system software has cleared the changed condition, root hub hardware will be "setting" an already-set bit (that is, the bit will remain 1b).
16	0h RW	<b>Port Link State Write Strobe (LWS):</b> 0 = When 0b, write data in PLS field is ignored. (Default) 1 = When this bit is set to 1b on a write reference to this register, this flag enables writes to the PLS field. Reads to this bit return '0'.
15:14	0h RW	<b>Port Indicator Control (PIC):</b> Note: This register is sticky.
13:10	0h RW	<b>Port Speed (PortSpeed):</b> A device attached to this port operates at a speed defined by the following codes: Value      Speed 0001b      Full-speed 0010b      Low speed 0011b      Highspeed All other values reserved. Refer to the eXtensible Host Controller Interface for Universal Serial Bus Specification for additional details.
9	1h RW	<b>Port Power (PP):</b> Read-only with a value of 1. This indicates that the port does have power.



Bit Range	Default and Access	Field Name (ID): Description
8:5	5h RW	<p><b>Port Link State (PLS):</b> This field is used to power manage the port and reflects its currentlink state.When the port is in the Enabled state, system software may set the link U-state by writing this field. System software may also write this field to force a Disabled to Disconnected state transition of the port.</p> <p>Write Value and Description</p> <p>0: The link shall transition to a U0 state from any of the U-states.</p> <p>2: USB 2.0 ports only. The link should transition to the U2 State.</p> <p>3: The link shall transition to a U3 state from any of the U-states. This action selectively suspends the device connected to this port. While the Port LinkState = U3, the hub does not propagate downstream-directed traffic to this port, but the hub will respond to resume signaling from the port.</p> <p>5: USB 3.0 ports only. If the port is in the Disabled state (PLS = Disabled, PP= 1), then the link shall transition to a RxDetect state and the port shall transition to the Disconnected state, else ignored.</p> <p>15: USB 2.0 ports only. If the port is in the U3 state (PLS = U3), then the link shall remain in the U3 state and the port shall transition to the U3Exit substate, else ignored.</p> <p>All other values are ignored</p> <p>Read Value and Definition</p> <p>0: Link is in the U0 State</p> <p>1: Link is in the U1 State</p> <p>2: Link is in the U2 State</p> <p>3: Link is in the U3 State (Device Suspended)</p> <p>4: Link is in the Disabled State</p> <p>5:Link is in the RxDetect State</p> <p>6:Link is in the Inactive State</p> <p>7: Link is in the Polling State</p> <p>8:Link is in the Recovery State</p> <p>9: Link is in the Hot Reset State</p> <p>10: Link is in the Compliance Mode State</p> <p>11: Link is in the Test Mode State</p> <p>12-14: Reserved</p> <p>15: Link is in the Resume State</p>
4	0h RW/1S	<p><b>Port Reset (PR):</b> When software writes a 1 to this bit (from a 0), the bus reset sequence as</p> <p>1=port in reset</p> <p>0=port not in reset</p>
3	0h RO	<p><b>Over-current Active (OCA):</b> 0 = This port does not have an overcurrent condition. (Default)</p> <p>1 = This port currently has an overcurrent condition. This bit will automatically transition from 1 to 0 when the overcurrent condition is removed. The PCH automatically disables the port when the overcurrent active bit is 1.</p>



Bit Range	Default and Access	Field Name (ID): Description
2	0h RO	Reserved.
1	0h RW/C	<b>Port Enabled Disabled (PED):</b> Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a 1 to this bit. Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. The bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events. 0=disable 1=enable(default)
0	0h RW	<b>Current Connect Status (CCS):</b> This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change bit (Bit 1) to be set. 0=no device is present 1=device is present on port.

### 19.2.18 Port Power Management Status and Control USB2 (PORTPMSCN)—Offset 484h

Note that this USB2 Port Power Management Status and Control register is available at the following offsets for all applicable USB2 ports:

- USB2 Port 1: 484h
- USB2 Port 2: 494h
- USB2 Port 3: 4A4h
- ..... USB2 Port 13: 544h
- USB2 Port 14: 554h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
PTC	RSVD			HLE	RSVD	HIRD		RWE LIS



Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RW	<p><b>Port Test Control (PTC):</b> When this field is '0', the port is not operating in a test mode. (Default) A non-zero value indicates that the port is operating in test mode and the specific test mode is indicated by the specific value. A non-zero Port Test Control value is only valid to a port that is in the Disabled state. If the port is not in this state, the xHC shall respond with the Port Test Control field set to Port Test Control Error.</p> <p>The encoding of the Test Mode bits for a USB 2.0 port are:</p> <p>Value Test Mode                      0h Test mode not enabled                      1h Test J_STATE                      2h Test K_STATE                      3h Test SE0_NAK                      4h Test Packet                      5h Test FORCE_ENABLE                      6h–14h Reserved.                      15 Port Test Control Error</p>
27:17	0h RO	Reserved.
16	0h RW	<p><b>Hardware LPM Enable (HLE):</b> 0=disable                      1=Enable. When this bit is a 1, hardware controlled LPM shall be enabled for this port. Refer to section 4 of the USB 2.0 LPM Specification for more information.</p>
15:8	0h RO	Reserved.
7:4	0h RW	<p><b>Host Initiated Resume Duration (HIRD):</b> Note: This register is sticky.</p>
3	0h RW	<p><b>Remote Wake Enable (RWE):</b> The host system sets this flag to enable or disable the device for remote wake from L1.                      0=disable                      1=enable                      The value of this flag will temporarily (while in L1) override the current setting of the Remote Wake feature set by the standard Set/ClearFeature() commands defined in Universal Serial Bus Specification, revision 2.0, Chapter 9.</p>
2:0	0h RW	<p><b>L1 Status (L1S):</b> Note: This register is sticky.</p>

### 19.2.19 Port N Hardware LPM Control Register (PORTHLPMCN)—Offset 48Ch

Note that this Port Hardware Control register is available at the following offsets for all applicable USB ports:

- USB2 Port 1: 48Ch
- USB2 Port 2: 49Ch
- USB2 Port 3: 4ACh
- ..... USB2 Port 13: 54Ch
- USB2 Port 14: 55Ch



This register is reset only by platform hardware during cold reset or in response to a Host Controller Reset (HCRST). The definition for the fields depend on the protocol supported.

For USB3 this register is reserved and shall be treated by software as RsvdP.


For USB2 the definition is given below. Fields contain parameters necessary for xHC to automatically generate an LPM Token to the downstream device.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RO	Reserved.
13:10	0h RW	<b>Host Initiated Resume Duration-Deep (HIRDD):</b> System software sets this field to indicate to the recipient device how long the xHC will drive resume if an exit from L1. The HIRDD value is encoded as follows: 0h: 50 us (default) 1h: 125 us 2h: 200 us...Fh: 1.175ms The value of 0h is interpreted as 50 us. Each incrementing value adds 75 us to the previous value.
9:2	0h RW	<b>L1 Timeout (L1_TO):</b> Timeout value for L1 inactivity timer. This field shall be set to 00h by assertion of PR to '1'. Following are permissible values: 00h: 128 us (default) 01h: 256 us...FFh: 65,280us
1:0	0h RW	<b>Host Initiated Resume Duration Mode (HIRDM):</b> Indicates which HIRD value should be used. Following are permissible values: 0: Initiate L1 using HIRD only time out (default) 1: Initiate HIRDDon timeout. If rejected by device, initiate L1 using HIRD 2,3: Reserved Note: This register is sticky.





Bit Range	Default and Access	Field Name (ID): Description
21	0h RW/C	<b>Port Reset Change (PRC):</b> Note: This register is sticky.
20	0h RW/C	<b>Over-current Change (OCC):</b> Note: This register is sticky.
19	0h RW/C	<b>Warm Port Reset Change (WRC):</b> Note: This register is sticky.
18	0h RW/C	<b>Port Enabled Disabled Change (PEC):</b> Note: This register is sticky.
17	0h RW/C	<b>Connect Status Change (CSC):</b> Note: This register is sticky.
16	0h RW	<b>Port Link State Write Strobe (LWS)</b>
15:14	0h RW	<b>Port Indicator Control (PIC):</b> Note: This register is sticky.
13:10	0h RO	<b>Port Speed (PortSpeed):</b> A device attached to this port operates at a speed defined by the following codes: {br} 0100b: SuperSpeed (5Gb/s)
9	1h RO	<b>Port Power (PP):</b> Read-only with a value of 1. This indicates that the port does have power.



Bit Range	Default and Access	Field Name (ID): Description
8:5	5h RW	<p><b>Port Link State (PLS):</b> This field is used to power manage the port and reflects its current link state. When the port is in the Enabled state, system software may set the link U-state by writing this field. System software may also write this field to force a Disabled to Disconnected state transition of the port.</p> <p>Write Value and Description:</p> <p>0: The link shall transition to a U0 state from any of the U-states.                  2: USB 2.0 ports only. The link should transition to the U2 State.                  3: The link shall transition to a U3 state from any of the U-states. This action selectively suspends the device connected to this port. While the Port Link State = U3, the hub does not propagate downstream-directed traffic to this port, but the hub will respond to resume signaling from the port.                  5: USB 3.0 ports only. If the port is in the Disabled state (PLS = Disabled, PP = 1), then the link shall transition to a RxDetect state and the port shall transition to the Disconnected state, else ignored.                  15: USB 2.0 ports only. If the port is in the U3 state (PLS = U3), then the link shall remain in the U3 state and the port shall transition to the U3Exit substate, else ignored.</p> <p>All other values Ignored</p> <p>Note: The Port Link State Write Strobe (LWS) shall be set to 1b to write this field.</p> <p>Read Value and Definition:</p> <p>0: Link is in the U0 State                  1: Link is in the U1 State                  2: Link is in the U2 State                  3: Link is in the U3 State (Device Suspended)                  4: Link is in the Disabled State                  5: Link is in the RxDetect State                  6: Link is in the Inactive State                  7: Link is in the Polling State                  8: Link is in the Recovery State                  9: Link is in the Hot Reset State                  10: Link is in the Compliance Mode State                  11: Link is in the Test Mode State                  12-14: Reserved                  15: Link is in the Resume State</p>





Bit Range	Default and Access	Field Name (ID): Description
4	0h RW/1S	<p><b>Port Reset (PR):</b> Port Reset (PR)—R/W. When software writes a 1 to this bit (from a 0), the bus reset sequence as defined in the USB Specification, Revision 2.0 is started. Software writes a 0 to this bit to terminate the bus reset sequence. Software must keep this bit at a 1 long enough to ensure the reset sequence completes as specified in the USB Specification, Revision 2.0. USB 3.0 ports shall execute the Hot Reset sequence as defined in the USB 3.0 Specification. PR remains set until reset signaling is completed by the root hub.</p> <p>1 = Port is in Reset. 0 = Port is not in Reset.</p>
3	0h RO	<p><b>Over-current Active (OCA):</b> 0 = This port does not have an overcurrent condition. (Default) 1 = This port currently has an overcurrent condition. This bit will automatically transition from 1 to 0 when the overcurrent condition is removed. The PCH automatically disables the port when the overcurrent active bit is 1.</p>
2	0h RO	Reserved.
1	0h RW/C	<p><b>Port Enabled Disabled (PED):</b> Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a 1 to this bit. Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. The bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events.</p> <p>0 = Disable. 1 = Enable. (Default)</p>
0	0h RO	<p><b>Current Connect Status (CCS):</b> This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change bit (Bit 1) to be set. 0 = No device is present. (Default) 1 = Device is present on port.</p>

### 19.2.21 Port Power Management Status and Control USB3 (PORTPMSCX)—Offset 584h

The USB3 Port Status and Control registers are available at the following offsets for applicable USB3 ports:

- USB3 Port 1: 584h
- USB3 port 2: 594h
- USB3 port 3: 5A4h
- .....
- USB3 port 9: 604h
- USB3 port 10: 614


#### Access Method



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:17	0h RO	Reserved.
16	0h RW	<b>Force Link PM Accept (FLA)</b>
15:8	0h RW/S	<b>U2 Timeout (U2T)</b>
7:0	0h RW/S	<b>U1 Timeout (U1T)</b>

### 19.2.22 USB3 Port X Link Info (PORTLIX)—Offset 588h

Note that this USB3 Port Link Info register is available at the following offsets for all applicable USB3 ports:


- USB3 Port 1: 588h
- USB3 Port 2: 598h
- USB3 Port 3: 5A8h
- ..... USB3 Port 13: 648h
- USB3 Port 14: 658h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h RO	<b>Link Error Count (LEC):</b> Displays the Link Error Count for the USB 3 port.


### 19.2.23 Microframe Index (MFINDEX)—Offset 2000h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RO	Reserved.
13:0	0h RO	<b>Microframe Index (MI):</b> The value in this register increments at the end of each microframe (for example, 125 $\mu$ s.). Bits [13:3] may be used to determine the current 1ms. Frame Index.

### 19.2.24 Interrupter x Management (IMANx)—Offset 2020h

Note that there are a total of 8 IMAN registers at the following offsets:

IMAN0: at offset 2020h

IMAN1: at offset 2040h

IMAN2: at offset 2060h

.....

IMAN6: at offset 20E0h

IMAN7; at offset 2100h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



3 1	2 8	2 4	2 0	1 6	1 2	8	4	0	
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	
RSVD								IE	IP

Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	0h RW	<b>Interrupt Enable (IE)</b>
0	0h RW/C	<p><b>Interrupt Pending (IP):</b> 0 = No interrupt is pending for the Interrupter.                      1 = An interrupt is pending for this Interrupter.                      This bit is set to 1b when IE = 1, the IMODI Interrupt Moderation Counter field = 0b, the Event Ring associated with the Interrupter is not empty (or for the Primary Interrupter when the HCE flag is set to 1b), and EHB = 0. If MSI interrupts are enabled, this flag shall be cleared automatically when the PCI DWord write generated by the Interrupt assertion is complete. If PCI Pin Interrupts are enabled, this flag shall be cleared by software.</p>

### 19.2.25 Interrupter x Moderation (IMODx)—Offset 2024h

Note that there are a total of 8 IMOD registers at the following offsets:

IMOD0 : at offset 2024h

IMOD1: at offset 2044h

IMOD2: at offset 2064h

.....

IMOD6: at offset 20E4h

IMOD7; at offset 2104h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** FA0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 1 1 1	1 0 1 0	0 0 0 0
IMODC					IMODI			



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW	<b>Interrupt Moderation Counter (IMODC)</b>
15:0	FA0h RW	<b>Interrupt Moderation Interval (IMODI)</b>

### 19.2.26 Event Ring Segment Table Size x (ERSTSx)—Offset 2028h

There are 8 ERSTSx registers available at the following address offsets:


- ERSTS0: at offset 2028h
- ERSTS1: at offset 2048h
- ERSTS2: at offset 2068h
- ERSTS3: at offset 2088h
- ERSTS4: at offset 20A8h
- ERSTS5: at offset 20C8h
- ERSTS6: at offset 20E8h
- ERSTS7: at offset 2108h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h RW	<b>Event Ring Segment Table Size (ERSTS):</b> This field identifies the number of valid Event Ring Segment Table entries in the Event Ring Segment Table pointed to by the Event Ring Segment Table Base Address register.

### 19.2.27 Event Ring Segment Table Base Address Low x (ERSTBA\_LOx)—Offset 2030h

There are 8 ERSTBA\_LO registers available at the following address offsets:

- ERSTBA\_LO0: at offset 2030h
- ERSTBA\_LO1: at offset 2050h
- ERSTBA\_LO2: at offset 2070h
- ERSTBA\_LO3: at offset 2090h




ERSTBA\_LO4: at offset 20B0h  
 ERSTBA\_LO5: at offset 20D0h  
 ERSTBA\_LO6: at offset 20F0h  
 ERSTBA\_LO7: at offset 2110h

**Access Method**

**Type:** MEM Register  
 (Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:6	0h RW	<b>Event Ring Segment Table Base Address Register (ERSTBA):</b> This field defines the low order bits of the start address of the Event Ring Segment Table. This field shall not be modified if HCHalted (HCH) = 0.
5:0	0h RO	Reserved.

**19.2.28 Event Ring Segment Table Base Address High x (ERSTBA\_HIx)—Offset 2034h**


There are 8 ERSTBA\_HI registers available at the following address offsets:  
 ERSTBA\_HI0: at offset 2034h  
 ERSTBA\_HI1: at offset 2054h  
 ERSTBA\_HI2: at offset 2074h  
 ERSTBA\_HI3: at offset 2094h  
 ERSTBA\_HI4: at offset 20B4h  
 ERSTBA\_HI5: at offset 20D4h  
 ERSTBA\_HI6: at offset 20F4h  
 ERSTBA\_HI7: at offset 2114h

**Access Method**

**Type:** MEM Register  
 (Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Event Ring Segment Table Base Address (ERSTBA):</b> This field defines the low order bits of the start address of the Event Ring Segment Table. This field shall not be modified if HCHalted (HCH) = 0.

### 19.2.29 Event Ring Dequeue Pointer Low x (ERDP\_LOx)—Offset 2038h

There are 8 ERDP\_LO registers available at the following address offsets:


- ERDP\_LO0: at offset 2038h
- ERDP\_LO1: at offset 2058h
- ERDP\_LO2: at offset 2078h
- ERDP\_LO3: at offset 2098h
- ERDP\_LO4: at offset 20B8h
- ERDP\_LO5: at offset 20D8h
- ERDP\_LO6: at offset 20F8h
- ERDP\_LO7: at offset 2118h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RW	<b>Event Ring Dequeue Pointer (ERDP)</b>
3	0h RW/C	<b>Event Handler Busy (EHB)</b>
2:0	0h RW	<b>Dequeue ERST Segment Index (DESI)</b>



### 19.2.30 Event Ring Dequeue Pointer High x (ERDP\_HIx)—Offset 203Ch

There are 8 ERDP\_LO registers available at the following address offsets:


- ERDP\_HI0: at offset 203Ch
- ERDP\_HI1: at offset 205Ch
- ERDP\_HI2: at offset 207Ch
- ERDP\_HI3: at offset 209Ch
- ERDP\_HI4: at offset 20BCh
- ERDP\_HI5: at offset 20DCh
- ERDP\_HI6: at offset 20FCh
- ERDP\_HI7: at offset 211Ch

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Event Ring Dequeue Pointer (ERDP)</b>

### 19.2.31 Door Bell x (DBx)—Offset 3000h

Door Bell registers are an array of 32 registers. The door bell registers are at the following offset:

- Door Bell 0: 3000-3003h
- Door Bell 1: 3004-3007h
- .....
- Door Bell 30: 3078-307Bh
- Door Bell 31: 307C-307Fh


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW	<b>DB Stream ID (DSID):</b> If the endpoint of a Device Context Doorbell defines Streams, then this field shall be used to identify which Stream of the endpoint the doorbell reference is targeting. System software is responsible for ensuring that the value written to this field is valid. If the endpoint does not define Streams (MaxPStreams = 0) and a non-'0' value is written to this field, the doorbell reference shall be ignored. This field only applies to Device Context Doorbells and shall be cleared to '0' for Host Controller Commands. This field returns '0' when read.
15:8	0h RO	Reserved.
7:0	0h RW	<b>DB Target (DT):</b> This field defines the target of the doorbell reference. The table below defines the xHC notification that is generated by ringing the doorbell. Doorbell Register 0 is dedicated to Command Ring and decodes this field differently than the other Doorbell Registers. Refer to the xHCI Specification for definitions of the values.


### 19.2.32 XECP\_SUPP\_USB2\_0 (XECP\_SUPP\_USB2\_0)—Offset 8000h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 2000802h





Bit Range	Default and Access	Field Name (ID): Description
31:24	2h RO	<b>USB Major Revision: 2.0 (USB2_MAJ_REV):</b> Major Specification Release Number in Binary-Coded Decimal (i.e., version 3.x is 03h). This field identifies the major release number component of the specification with which the xHC is compliant.
23:16	0h RO	<b>USB Minor Revision (USB_MIN_REV):</b> Minor Specification Release Number in Binary-Coded Decimal (i.e., version x.10 is 10h). This field identifies the minor release number component of the specification with which the xHC is compliant.
15:8	8h RO	<b>Next Capability Pointer (NCP):</b> This field indicates the location of the next capability with respect to the effective address of this capability. Refer to Table 145 for more information on this field.
7:0	2h RO	<b>Supported Protocol ID (SPID):</b> This field identifies the xHCI Extended capability. Refer to Table 146 for a list of the valid xHCI extended capabilities.


### 19.2.33 XECP\_SUPP\_USB2\_1 (XECP\_SUPP\_USB2\_1)—Offset 8004h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 20425355h



Bit Range	Default and Access	Field Name (ID): Description
31:0	20425355h RO	<b>XECP_SUPP_USB2_1 (XECP_SUPP_USB2_1):</b> This field is a mnemonic name string that references the specification with which the xHC is compliant. Four ASCII characters may be defined. Allowed characters are: alphanumeric, space, and underscore. Alpha characters are case sensitive.



### 19.2.34 XECP\_SUPP\_USB2\_2 (XECP\_SUPP\_USB2\_2)—Offset 8008h

**Access Method**

Type: MEM Register  
(Size: 32 bits)

Device: 20  
Function: 0

Default: 30181001h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 1 1	0 0 0 0	0 0 0 0	1	1 0 0 0	0 0 0 1	0 0 0 0	0 0 0 0	0 0 0 1
PROT_SPD_ID_CNT	RSVD			BLC	HLC	IHI	HSO	RSVD
					CPC		CPO	

Bit Range	Default and Access	Field Name (ID): Description
31:28	3h RO	<b>Protocol Speed ID Count (PROT_SPD_ID_CNT):</b> 3 USB 2.0 Speed (High, Full, Low)
27:21	0h RO	Reserved.
20	1h RW/L	<b>BESL LPM Capability (BLC):</b> Bit is set to 1 to indicate that the the ports described by this xHCI Supported Protocol Capability will apply BESL timing to BESL and BESLD fields of the PORTPMSC and PORTHLPACC registers.
19	1h RW/L	<b>Protocol Defined - Hardware LMP Capability (HLC)</b>
18	0h RO	<b>Protocol Defined - Integrated Hub Implementation (IHI)</b>
17	0h RO	<b>Protocol Defined - High Speed Only (HSO):</b> This field indicates the number of Protocol Speed ID (PSI) Dwords that the xHCI Supported Protocol Capability data structure contains. If this field is non-zero, then all speeds supported by the protocol shall be defined using PSI Dwords, i.e. no implied Speed ID mappings apply.
16	0h RO	Reserved.
15:8	10h RO	<b>Compatible Port Count (CPC):</b> This field identifies the number of consecutive Root Hub Ports (starting at the Compatible Port Offset) that support this protocol. Valid values are 1 to MaxPorts.
7:0	1h RO	<b>Compatible Port Offset (CPO):</b> This field specifies the starting Port Number of Root Hub Ports that support this protocol. Valid values are '1' to MaxPorts.




### 19.2.35 XECP\_SUPP\_USB2\_3 (Full Speed) (XECP\_SUPP\_USB2\_3)—Offset 8010h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** C0021h



Bit Range	Default and Access	Field Name (ID): Description
31:16	Ch RO	<b>Protocol Speed ID Mantissa (PSIM):</b> This field defines the mantissa that shall be applied to the PSIE when calculating the maximum bit rate represented by this PSI Dword.
15:9	0h RO	Reserved.
8	0h RO	<b>PSI Full Duplex (PFD):</b> If this bit is '1' the link is full-duplex (dual-simplex), and if '0' the link is half-duplex (simplex).





Bit Range	Default and Access	Field Name (ID): Description
31:16	5DCh RO	<b>Protocol Speed ID Mantissa (PSIM)</b>
15:9	0h RO	Reserved.
8	0h RO	<b>PSI Full Duplex (PFD)</b>
7:6	0h RO	<b>PSI Type (PLT)</b>
5:4	1h RO	<b>Protocol Speed ID Exponent (PSIE)</b>
3:0	2h RO	<b>Protocol Speed ID Value (PSIV)</b>


### 19.2.37 XECP\_SUPP\_USB2\_5 (High Speed) (XECP\_SUPP\_USB2\_5)—Offset 8018h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 1E0023h



Bit Range	Default and Access	Field Name (ID): Description
31:16	1E0h RO	<b>Protocol Speed ID Mantissa (PSIM)</b>
15:9	0h RO	Reserved.
8	0h RO	<b>PSI Full Duplex (PFD)</b>
7:6	0h RO	<b>PSI Type (PLT)</b>
5:4	2h RO	<b>Protocol Speed ID Exponent (PSIE)</b>
3:0	3h RO	<b>Protocol Speed ID Value (PSIV)</b>




### 19.2.38 XECP\_SUPP\_USB3\_0 (XECP\_SUPP\_USB3\_0)—Offset 8020h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 3001402h



Bit Range	Default and Access	Field Name (ID): Description
31:24	3h RO	<b>USB Major Revision: 3.0 (USB3_MAJ_REV)</b>
23:16	0h RO	<b>USB Minor Revision (USB_MIN_REV)</b>
15:8	14h RO	<b>Next Capability Pointer (NCP)</b>
7:0	2h RO	<b>Supported Protocol ID (SPID)</b>

### 19.2.39 XECP\_SUPP\_USB3\_1 (XECP\_SUPP\_USB3\_1)—Offset 8024h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 20425355h








### 19.2.41 XECP\_SUPP\_USB3\_3 (XECP\_SUPP\_USB3\_3)—Offset 8030h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 4E00121h



Bit Range	Default and Access	Field Name (ID): Description
31:16	4E0h RO	<b>Protocol Speed ID Mantissa (PSIM)</b>
15:9	0h RO	Reserved.
8	1h RO	<b>PSI Full Duplex (PFD)</b>
7:6	0h RO	<b>PSI Type (PLT)</b>
5:4	2h RO	<b>Protocol Speed ID Exponent (PSIE)</b>
3:0	1h RO	<b>Protocol Speed ID Value (PSIV)</b>


### 19.2.42 XECP\_SUPP\_USB3\_4 (XECP\_SUPP\_USB3\_4)—Offset 8034h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 9C00122h





Bit Range	Default and Access	Field Name (ID): Description
31:16	9C0h RO	<b>Protocol Speed ID Mantissa (PSIM)</b>
15:9	0h RO	Reserved.
8	1h RO	<b>PSI Full Duplex (PFD)</b>
7:6	0h RO	<b>PSI Type (PLT)</b>
5:4	2h RO	<b>Protocol Speed ID Exponent (PSIE)</b>
3:0	2h RO	<b>Protocol Speed ID Value (PSIV)</b>


### 19.2.43 XECP\_SUPP\_USB3\_5 (XECP\_SUPP\_USB3\_5)—Offset 8038h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 13800123h



Bit Range	Default and Access	Field Name (ID): Description
31:16	1380h RO	<b>Protocol Speed ID Mantissa (PSIM)</b>
15:9	0h RO	Reserved.
8	1h RO	<b>PSI Full Duplex (PFD)</b>
7:6	0h RO	<b>PSI Type (PLT)</b>
5:4	2h RO	<b>Protocol Speed ID Exponent (PSIE)</b>
3:0	3h RO	<b>Protocol Speed ID Value (PSIV)</b>




### 19.2.44 XECP\_SUPP\_USB3\_6 (XECP\_SUPP\_USB3\_6)—Offset 803Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 50134h



Bit Range	Default and Access	Field Name (ID): Description
31:16	5h RO	<b>Protocol Speed ID Mantissa (PSIM)</b>
15:9	0h RO	Reserved.
8	1h RO	<b>PSI Full Duplex (PFD)</b>
7:6	0h RO	<b>PSI Type (PLT)</b>
5:4	3h RO	<b>Protocol Speed ID Exponent (PSIE)</b>
3:0	4h RO	<b>Protocol Speed ID Value (PSIV)</b>


### 19.2.45 XECP\_SUPP\_USB3\_7 (XECP\_SUPP\_USB3\_7)—Offset 8040h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 5B10125h








### 19.2.47 XECP\_SUPP\_USB3\_9 (XECP\_SUPP\_USB3\_9)—Offset 8048h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 16C60127h



Bit Range	Default and Access	Field Name (ID): Description
31:16	16C6h RO	<b>Protocol Speed ID Mantissa (PSIM)</b>
15:9	0h RO	Reserved.
8	1h RO	<b>PSI Full Duplex (PFD)</b>
7:6	0h RO	<b>PSI Type (PLT)</b>
5:4	2h RO	<b>Protocol Speed ID Exponent (PSIE)</b>
3:0	7h RO	<b>Protocol Speed ID Value (PSIV)</b>


### 19.2.48 Host Control Scheduler (HOST\_CTRL\_SCH\_REG)—Offset 8094h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 100h



Bit Range	Default and Access	Field Name (ID): Description
31:13	0h RO	Reserved.
12:11	0h RW	<b>Cache Size Control Reg (CACHE_SZ_CTRL):</b> 0: 64 1: 32 2,3: 16
10:9	0h RW	<b>Reserved</b>
8	1h RW	<b>Turn on scratch_pad_en (TO_SCRATCH_PAD_EN)</b>
7:0	0h RW	<b>Scheduler Host Control Reg (SCHED_HOST_CTRL):</b> (0): disable poll delay (1): disable TRM active in EP valid check (2): enable TTE overlap prevention on interrupt IN EPs (at cost of possible service interval slip) (3) enable TTE overlap prevention on interrupt OUT EPs (at cost of possible service interval slip) (5:4) scheduler sort pattern 00 (default) search ISO ahead of interrupt within each service interval 01 - search USB2-ISO, USB3-ISO, USB2-Interrupt, USB3-Interrupt within each service interval 10 - search strictly by interval 11 - search all ISO intervals ahead interrupt intervals and within each interval, USB2 ahead of USB3 (6): disable 1 pack scheduling limit when ISO pending in present microframe (7): enable check to stop scheduling on port that are not connected

### 19.2.49 Power Management Control (PMCTRL\_REG)—Offset 80A4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 2DFF90h



31	0	ASYNC_PME_SRC_EN	1
30	0	LEGACY_PME_SRC_EN	1
29	0	RESET_WARN_PWR_GATE_TRIGGER_DISABLE	1
28	0	CLR_PME_FLAG_PULSE_AUX_CCLK	1
27	0	RSVD	0
26	0	XLFPSCOUNTSRC	1
25	0	XELFPSRTC	1
24	0	XMPHYSPGDD0I2	1
23	0	XMPHYSPGDD0I3	1
22	0	XMPHYSPGDRTD3	1
21	0	XD3RTCPTTM	1
20	1	U3_LFPS_PRDC_SAMPLING_ON_TIME_CTRL	1
19	1	AON_LFPS_DETECTOR_EN_MODE	1
18	1	SS_U3_LFPS_DETECTION_THRESHOLD	1
17	1		1
16	1		1
15	1		1
14	1		1
13	1		1
12	1		1
11	1		1
10	1		1
9	1		1
8	1		1
7	0	SS_U3_LFPS_PRDC_SAMPLING_OFFTIME_CTRL	1
6	0	PS3_LFPS_SRC_SEL	1
5	0	XHC_AUTO_PWRGATE_EXITRST_POLICY	1
4	0	USB2_PORT_WAKE_COUPLING_POLICY	1
3	0	USB3_PORT_WAKE_COUPLING_POLICY	1
2	0		0
1	0		0
0	0		0

Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>Async PME Source Enable (ASYNC_PME_SRC_EN):</b> This field allows the async PME source to be allowed to generate PME. This is specifically required for SOCs that do not allow for any clock other than RTC to be available during RTD3.
30	0h RW	<b>Legacy PME Source Enable (LEGACY_PME_SRC_EN):</b> This field allows the legacy PME source to be used in PME generation. The legacy source is in reference to the source prior to the RTD3 changes.
29	0h RW	<b>Reset Warn Power Gate Trigger Disable (RESET_WARN_PWR_GATE_TRIGGER_DISABLE):</b> This field controls the actions taken for due to reset warn. 0 - Reset Warn will trigger a HW autonomous Power Gate 1 - Reset Warn will not trigger a HW autonomous Power Gate
28	0h RW	<b>CLR_PME_FLAG_PULSE_AUX_CCLK (CLR_PME_FLAG_PULSE_AUX_CCLK):</b> Internal PME flag Clear This Write-Only bit can be used to clear the internal PME flag. SW write to '1' will clear the PME flag. SW write to '0' will have no effect and be ignored by the controller.
27	0h RO	Reserved.
26	0h RW	<b>XLFPSCOUNTSRC (XLFPSCOUNTSRC):</b> XLFPSCOUNTSRC (Source for LFPS OFF Counter) 0: Central RTC Counter for LFPS detection 1: Local Counter for LFPS detection
25	0h RW	<b>XELFPSRTC (XELFPSRTC):</b> XELFPSRTC (Enable LFPS Filtering on RTC) 0: Use Oscillator clock for LFPS Filtering during P3 1: Use RTC Clock for LFPS Filtering during P3



Bit Range	Default and Access	Field Name (ID): Description
24	0h RW	<b>XMPHYSPGDD0I2 (XMPHYSPGDD0I2):</b> XMPHYSPGDD0I2 (ModPhy Sus Well Power Gate Disable for D0I2) 0 : Modphy sus well power gating enabled 1 : Modphy sus well power gating disabled
23	0h RW	<b>XMPHYSPGDD0I3 (XMPHYSPGDD0I3):</b> XMPHYSPGDD0I3 (ModPhy Sus Well Power Gate Disable for D0I3) 0 : Modphy sus well power gating enabled 1 : Modphy sus well power gating disabled
22	0h RW	<b>XMPHYSPGDRTD3 (XMPHYSPGDRTD3):</b> XMPHYSPGDRTD3 (ModPhy Sus Well Power Gate Disable for RTD3) 0 : Modphy sus well power gating enabled 1 : Modphy sus well power gating disabled
21:18	Bh RW	<b>XD3RTCPTTM (XD3RTCPTTM):</b> XD3RTCPTTM (D3 RTC Port Timer Tick Multiplier) This register will be the multiplication factor for determining Wake Detection Frequency and RXDET based on the XD3RTCPTTC value. If XD3RTCPTTC is 9h and this register is Bh, frequency for RXDET and H8EXIT detection while MODPHY SUS Power gating is enabled would be 99ms.
17	0h RW	<b>U3 LFPS Periodic Sampling ON Time Control (U3_LFPS_PRDC_SAMPLING_ON_TIME_CTRL):</b> This field controls the ON time for the LFPS periodic sampling for USB3 ports. 0 ON time is 2 rtc clocks 1 ON time is 3 rtc clocks Note: This field is ignored if USB3 PHY SUS Well Power Gating is enabled.
16	1h RW	<b>AON LFPS Detector Enable Mode (AON_LFPS_DETECTOR_EN_MODE):</b> 1 - Allow the LFSP Detector in AON to own LFPS detection when the port is in PS3 for U2/U3 - not RxD regardless of port ownership. 0 - Allow the LFPS Detector in AON to own the LFPS detection only when the AON owns the port and in U2/U3 - not RxD
15:8	FFh RW	<b>SS U3 LFPS Detection Threshold (SS_U3_LFPS_DETECTION_THRESHOLD):</b> This field controls the threshold used to determine when a valid U3 Wake is detected through when using the unfiltered LFPS source. The value on this field will reflect the binary count required to have been detected on the counter being clocked by the unfiltered lfps source to result in a valid U3 wake detection.
7:4	9h RW	<b>SS_U3_LFPS_PRDC_SAMPLING_OFFTIME_CTRL (SS_U3_LFPS_PRDC_SAMPLING_OFFTIME_CTRL):</b> This field controls the OFF time for the LFPS periodic sampling for USB3 Ports 0x0 periodic sampling is disabled. 0x1 OFF time is 1ms 0x2 OFF time is 2ms 0xF OFF time is 15ms The ON Time is determined by the amount of time required to reliably determine if there is a valid LFPS and is HW implementation specific. A speed up mode shall be implemented where this field is in units of us. i.e. 0x1 = 1 us OFF time, 0x2 = 2 us OFF time, etc.





Bit Range	Default and Access	Field Name (ID): Description
3	0h RW	<b>PS3 LFPS Source Select (PS3_LFPS_SRC_SEL):</b> 0 LFPS Source is unfiltered 1 LFPS Source is filtered (Rx-Elec-Idle) LFPS Source is Rx-Elec-Idle for any non PS3 state.
2	0h RW	<b>XHCI Engine Autonomous Power Gate Exit Reset Policy (XHC_AUTO_PWRGATE_EXITRST_POLICY):</b> Controls when the xHCI engine is brought out of reset due to a power ungate. 0 Engine is brought out of reset when D3 to D0 is triggered. This allows for a quick power up sequence while leaving the virtual PCIe LTSSM in L23 is power ungate is not due to D3 to D0. 1 Engine is brought out of reset along with the rest of the IP. This is required for PMC save/restore flow.
1	0h RW	<b>USB2 Port Wake Unit Coupling Policy (USB2_PORT_WAKE_COUPLING_POLICY):</b> Controls the trigger for USB2 Port Wake Units to initiate Port Level Power Off Preparation. 0 RTD3 triggered 1 - Port Triggered when in L1, L2 or Disabled, Disconnected
0	0h RW	<b>USB3 Port Wake Unit Coupling Policy (USB3_PORT_WAKE_COUPLING_POLICY):</b> Controls the trigger for USB3 Port Wake Units to initiate Port Level Power Off Preparation. 0 - RTD3 Triggered 1 - Port Triggered when in PS3 due to RxDetect, U3, U2 or Disabled

### 19.2.50 HOST\_CTRL\_MISC\_REG (HOST\_CTRL\_MISC\_REG)—Offset 80B0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 1037Fh





Bit Range	Default and Access	Field Name (ID): Description
26	0h RO	Reserved.
25	0h RW	<b>uFrame Masking Enable (UFRAME_MASKING_ENABLE):</b> If set, enables the uFrame tick to be masked due to ports being in U3/NC. This controls a fix made to disable the auto masking of uFrame tick due to port state w/o any pipeline idle condition. When cleared, we rely on gating of frame timer due to proper port state and idleness tracking from the pipeline.
24	0h RW	<b>Late FID Check Disable (LATE_FID_CHECK_DISABLE):</b> This register disables the Late FID Check performed when starting an ISOCH stream.
23:20	0h RO	Reserved.
19	0h RW	<b>USB2 Resume Cx Inhibit Disable (USB2_RESUME_CX_INHIBIT_DISABLE):</b> Controls if USB2 L1 Resume is allowed to contribute to DMA Active which will inhibit Cx state. 0 USB2 L1 Resume is allowed to inhibit Cx via DMA Active 1 USB2 L1 Resume is NOT allowed to inhibit Cx via DMA Active When cleared, Cx will only be inhibited when the DMA traffic for the port begins.
18:16	1h RW	<b>Extra uFrame (EXTRA_UFRAME):</b> This register controls the extra number of uFrames added onto the advancing of late FID check.
15:0	37Fh RW	<b>Valid Isoch Scheduling Range (VALID_ISOCH_SCHEDULING_RANGE):</b> This register defines the window in milliseconds from the current Frame that will be considered for scheduling in an upcoming Frame. Anything scheduled outside of this window will be considered as late and will trigger the Missed Service Error.


### 19.2.51 HOST\_CTRL\_MISC\_REG2 (HOST\_CTRL\_MISC\_REG2)— Offset 80B4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	HOST_CTRL_MISC_REG2 (HOST_CTRL_MISC_REG2)


### 19.2.52 SSPE\_REG (SSPE\_REG)—Offset 80B8h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:0	0h RW	SSPE_REG (SSPE_REG)

### 19.2.53 DEVICE MODE CONTROL REG 0 (DUAL\_ROLE\_CFG\_REG0)—Offset 80D8h

All bits in this register must be in the Always ON Power domain (ungated SUS or AON as appropriate)

**Access Method**





Bit Range	Default and Access	Field Name (ID): Description
18	0h RW	<b>IGNORE_SS_GASKET_PORT_SHARING_ON_DEV (IGNORE_SS_GASKET_PORT_SHARING_ON_DEV):</b> 0 ignore the SS gasket port sharing on device port 1 use the SS gasket port sharing
17	0h RW	<b>EN_DIRECT_DRD_SWITCH_ON_USB3PORT_BY_IDPIN (EN_DIRECT_DRD_SWITCH_ON_USB3PORT_BY_IDPIN):</b> 0 enable the direct DRD switch on USB3 port by idpin 1 disable the direct DRD switch
16	0h RW	<b>SW_SWITCH_ENABLE (SW_SWITCH_ENABLE):</b> SW switch enable 0 (default) ID pin HW controlled DRD. 1 -- SW controlled DRD (ignore idpin), switch based on the DRD_CONFIG.
15	0h RW	<b>DRD_CONTROL_BIT_15 (DRD_CONTROL_BIT_15)</b>
14:3	100h RW	<b>DEBOUNCE_VAL (DEBOUNCE_VAL):</b> ID ping debounce timer (DEBOUNCE_VAL): in the unit of RTC clock (33us) default to 8.448 ms
2	0h RW	<b>SYNCHRONIZE_SS_HS_SWITCH (SYNCHRONIZE_SS_HS_SWITCH):</b> Synchronize the SS and HS switch: 0 (default) Does not synchronize. i.e. HS switch on the debounced id pin, while SS switch independently controlled by the sequencer. 1 synchronize HS and SS switch. Both speeds switch when sequencer switch.
1:0	0h RW	<b>DRD_CONFIG (DRD_CONFIG):</b> 00 Dynamic DRD switch mode 01 static host mode 10 static device mode 11 -- reserved

### 19.2.54 AUX Power Management Control (AUX\_CTRL\_REG1)—Offset 80E0h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 808D3CA0h

3	2	2	2	2	1	1	8	4	0																			
1	0	0	0	0	0	0	0	0	0																			
1	0	0	0	0	1	0	0	0	0																			
D3_HOT_FXN_EN	ALL_L1_CORE_CG	AL_EP_SEXT	ALL_EP_RCP	AL_PERST_FRST	OVR_PCIE_P2_P1	SET_ISSV_I	CLR_ISSV_O	EN_SRE_SW_LD	RSVD	FORCE_SR1	CPTR	CIDS1	CIDS0	EN_CFG_UP2	CCGD	RSVD	EN_CFG_PIPE_RST	EN_FILT_TX_IDLE	EN_HE_GEN_PME	EN_ISOL	EN_L1_P2_OVR	EN_CORE_CG	EN_PHY_STS_TO	IGN_APE_PC	EN_P2_OVR_P1	EN_P2_REM_WAKE	FORCED_PM_STATE	INIT_FPMS



Bit Range	Default and Access	Field Name (ID): Description
31	1h RW	<b>D3 Hot function enable register (D3_HOT_FXN_EN):</b> This bit is from pin input which is set 1. But we allow software to alter it if it is needed. 1: D3 hot enabled 0: D3 hot not abled.
30	0h RW	<b>Allow L1 Core Clock Gating (ALL_L1_CORE_CG):</b> When set to 1 allows core clock being gated during L1 state.
29	0h RW	<b>Allow Engine PHY Status Extension (AL_EP_SEXT):</b> When set to 1 allows the engine to extend PHY status of PCIe PIPE for one more cycle. This is due to the fact that our rate change function has a potential of not being able to sample the phystatus signal.
28	0h RW	<b>Allow Engine PCIe Rate Change Passing (ALL_EP_RCP):</b> When set to 1 allows the engine to pass PCIe rate change signal as it is from PCIe core to PCIe PHY.
27	0h RW	<b>Allow Engine PERST Fundamental Reset (AL_PERST_FRST):</b> When set to 1 allow engine to treat PERST# as a fundamental reset
26	0h RW	<b>Overwrite PCIe P2 to P1 (OVR_PCIE_P2_P1):</b> When set to 1 will overwrite a PCIe powerdown state of P2 to P1.
25	0h RW	<b>Set Internal SSV 1 (SET_ISSV_1):</b> When set to 1 set the internal SSV to 1.
24	0h RW	<b>Clear Internal SSV 0 (CLR_ISSV_0):</b> When set to 1 clear the internal SSV to 0.
23	1h RW	<b>Enable save_restore_enable SW Loading (EN_SRE_SW_LD):</b> This is a bit that enables the save_restore_enable signal being loaded when a software command has set Save bit. This is a debug function.
22	0h RO	Reserved.
21	0h RW	<b>Force save_restore 1 (FORCE_SR1):</b> When set to 1, it will force the save_restore flag to 1. This flag is an bit to ensure that we have masked the update during low power state. If software write this bit to 1, it must write it to 0 in order to resume the normal save and restore function.
20	0h RW	<b>cfg pcie txreg rd (CPTR)</b>
19	1h RW	<b>cfg iob drivestrength[1] (CIDS1)</b>
18	1h RW	<b>cfg iob drivestrength[0] (CIDS0)</b>
17	0h RW	<b>Enable CFG USB P2 (EN_CFG_UP2):</b> When set to '1' enable cfg usb p2
16	1h RW	<b>cfg clk gate dis (CCGD)</b>
15	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
14	0h RW	<b>Enable CFG PIPE Reset (EN_CFG_PIPE_RST):</b> When set to '1' enable cfg pipe rst
13	1h RW	<b>Enable Filter TX Idle (EN_FILT_TX_IDLE):</b> When set to 1 enables a filter function to TX electrical idle signal at PCIe PIPE. We have a filter that will set TXelecidle signal of PCIe PIPE to 1 whenever we are in isolation state or power down transition states.
12	1h RW	<b>Enable Host Engine Generate PME (EN_HE_GEN_PME):</b> This is a global switch to whether or not enable this host engine to generate PME message.
11	1h RW	<b>Enable Isolation (EN_ISOL):</b> When set to '1' enable isolation
10	1h RW	<b>Enable L1 Caused P2 Overwrite (EN_L1_P2_OVR):</b> Set 1 to enable a new feature. This new feature is designed to use L1 as a state to identify whether we should do P2 Overwrite or not. We used to use P1 state to identify whether or not to invoke P2 overwrite function.
9	0h RW	<b>Enable Core Clock Gating (EN_CORE_CG):</b> When set to '1' enable core clock gating based on low power state entered
8	0h RW	<b>Enable PHY Status Timeout (EN_PHY_STS_TO):</b> When set to '1' enable PHY status timeout function which is designed to cover the PCIePHY issue that we may have not able to detect the PHY status toggle.
7	1h RW	<b>Ignore aux_pm_en PCIe Core (IGN_APE_PC):</b> When set to '1' ignore the aux_pm_en reg from PCIe core to continue the remote wake/clock switching support
6	0h RW	<b>Enable P2 Overwrite P1 (EN_P2_OVR_P1):</b> When set to '1' enable P2 overwrite P1 when PCIe core has indicated the transition from P0 to P1. This is to enable entering the even lower power state.
5	1h RW	<b>Enable P2 Remote Wake (EN_P2_REM_WAKE):</b> When set 1 '1' enable the remote wake function by allowing P2 clock/switching and P2 entering
4:1	0h RW	<b>Forced PM State (FORCED_PM_STATE)</b>
0	0h RW	<b>Initiate Force PM State (INIT_FPMS):</b> When set to '1' force PM state to go to the state indicated in bit 4:1

### 19.2.55 SuperSpeed Port Link Control (HOST\_CTRL\_PORT\_LINK\_REG)—Offset 80ECh

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0





**Default:** 18010000h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	1	1	0	0	0	0	
0	0	0	0	0	0	0	0	0	
FORCE_LTSSM_ST			DL_LTSSM_ST		DL_U0		FORCED_CMP_PAT		
				RSVD		DEBUG_MD_SEL		PHY_LP_LAT	
						LR_MIN_TM		LP_MIN_TM	
FORCE_LA_PMC			DL_REC_U0		LINK_FTM		DIS_LINK_SCRAM		
			DL_U3_U0		DL_U2_U0		DL_U1_U0		
					EN_LINK_LB_MAST		DIS_LINK_CM		

Bit Range	Default and Access	Field Name (ID): Description
31:27	3h RW	<b>Force LTSSM State (FORCE_LTSSM_ST):</b> LTSSM state to be forced This value is for test purpose only.
26	0h RW	<b>Direct Link LTSSM State (DL_LTSSM_ST):</b> 0: Normal operation mode 1: Direct link to a specific state specified by bit 31:27 This bit is for test purpose only. It shall be written 0 in normal operation mode.
25	0h RW	<b>Direct Link To U0 (DL_U0):</b> 0: Normal operation mode 1: Direct link to U0 This bit is for test purpose only. It shall be written 0 in normal operation mode.
24:21	0h RW	<b>Forced Compliance Pattern (FORCED_CMP_PAT):</b> Compliance pattern to be forced to enter compliance mode This value is for test purpose only.
20	0h RO	Reserved.
19:17	0h RW	<b>Debug Mode Select (DEBUG_MD_SEL)</b>
16:15	2h RW	<b>PHY Low Power Latency (PHY_LP_LAT):</b> This field defines the latency to drive the PHY to enter low power mode 0: 4 cycles 1: 8 cycles 2: 16 cycles 3: 32 cycles
14:12	0h RW	<b>Link Recovery Minimum Time (LR_MIN_TM):</b> This value defines the minimum time for the link to stay in Recovery.Active other than from U3. The granularity is 128us.
11:9	0h RW	<b>Link Polling Minimum Time (LP_MIN_TM):</b> This value defines the minimum time for the link to stay in Polling.Active and Recovery.Active from U3. The granularity is 128us.
8	0h RW	<b>Force Link Accept PM Command (FORCE_LA_PMC):</b> 0: Normal operation mode 1: Force link to accept power management command
7	0h RW	<b>Direct Link Recovery U0 (DL_REC_U0):</b> 0: Normal operation mode 1: Direct link to Recovery from U0
6	0h RW	<b>Link Fast Training Mode (LINK_FTM):</b> 0: Normal operation mode 1: Link fast training mode This bit should be written 0 in normal operation.





Bit Range	Default and Access	Field Name (ID): Description
31:24	31h RW	<b>FS/LS Mode SE0 Disconnect Delay[7:0]</b> <b>(FSLS_SE0_DIS_DEL_7_0):</b> # of microseconds of SE0 in FS/LS mode to register disconnect had occurred.
23:21	0h RO	Reserved.
20	0h RW	<b>L1_EXIT_RECOVERY_MODE (L1_EXIT_RECOVERY_MODE):</b> Mode for extended L1 Exit recovery delay: 0: 12us 1: 50us
19	1h RW	<b>L1_TO_INCR_MODE (L1_TO_INCR_MODE):</b> Mode select for L1 Timeout increments: 0: time out increments are in 125us 1: L1 Timeout increments are in 256us. Refer to USB2 PORTHLPMC.L1 Timeout in XHCI Spec for additional details
18	0h RO	Reserved.
17	0h RW	<b>EN_DETECT_NOMINAL_PKT_EOP</b> <b>(EN_DETECT_NOMINAL_PKT_EOP):</b> 0: Detect minimal packet EOP. 1: Detect nominal packet EOP.
16	0h RW	<b>Disable Chirp Response (DIS_CHIRP_RESPONSE):</b> 0: Normal 1: Force full speed on host ports (disable chirp response)
15	0h RW	<b>Disable 192 Byte Limit Check (DIS_192B_LIM):</b> 0: Enforce 192 byte limit on complete-split INs. Treat any packet ) 192 as babble case. 1: Disable 192 byte limit check.
14	0h RW	<b>External Provided FS/LS Disconnect (EXT_FSLS_DIS):</b> 0: Internal FS/LS Disconnect from linestate(1:0) 1: External provided FS/LS Disconnect from hostdisconnect input
13:12	0h RW	<b>UTMI Reset Source Select (UTMI_RST_SEL):</b> Select UTMI Reset Source (FRD UTMI Reset Only) 00: HCRreset or Force PHY Reset or internal reset after disconnect/suspend for restart (default) 01,11: UTMI reset = ~UTMI suspendm 10: UTMI reset = ~UTMI suspendm and synchronization to port clk.
11	0h RW	<b>Disable HS Disconnect Window (DIS_HS_DIS_WIN):</b> 0: Enable HS Disconnect Window Function 1: Disable HS Disconnect Window Function
10	0h RW	<b>Disable Port Error Detection (DIS_PERR_DET):</b> 0: Enable Port Error Detection (default) 1: Disable Port Error Detection
9	1h RW	<b>Disable Peek Function for ISO-OUT (DIS_PF_IOUT):</b> 0: Enable Peek function for ISO-OUT (default) 1: Disable Peek function for ISO-OUT
8	1h RW	<b>Drive Resume-K FS/LS Serial Interface (DRV_RESK_FSLS_SER):</b> 0: Drive Resume-K on parallel Interface 1: Drive Resume-K directly on FS/LS Serial Interface (default)
7	1h RW	<b>Enable USB2 Drop-Ping (EN_U2_DROP_PING):</b> 0: Disable Drop-Ping Function in USB2 Protocol (default) 1: Enable Drop-Ping Function in USB2 Protocol



Bit Range	Default and Access	Field Name (ID): Description
6	0h RW	<b>Enable USB2 Force-Ping (EN_U2_FORCE_PING):</b> 0: Disable Force-Ping Function in USB2 Protocol (default) 1: Enable Force-Ping Function in USB2 Protocol
5	1h RW	<b>Enable USB2 Auto-Ping (EN_U2_AUTO_PING):</b> 0: Disable Auto-Ping Function 1: Enable Auto-Ping Function in USB2 Protocol (default)
4	0h RW	<b>Disable PHY SuspendM (DIS_PHY_SUSM):</b> 0: PHY is suspend=U3,U2,disconnect (default) 1: Disable PHY SuspendM in All States
3	0h RW	<b>UTMI Internal Clock Gate Disable (UTMI_INT_CG_DIS):</b> 0: Normal operation (internal clock gated in U2,U3,disconnect) 1: UTMI Internal Clock Gate Disable
2	0h RW	<b>Disable PHY SuspendM in Disconnect State (DIS_PSUSM_DS):</b> 0: PHY is suspendM=0 in Disconnect State (default) 1: Disable PHY SuspendM in Disconnect State
1	0h RW	<b>Force PHY Reset (FORCE_PHY_RST):</b> 0: Normal Operation (default) 1: Force PHY Reset
0	0h RW	<b>USB2 Accelerated Simulation Timing (U2_ACC_SIM_TIM):</b> 0: Normal Operation (default - FPGA/ASIC) 1: USB2 Accelerated Simulation Timing (default - simulation)

### 19.2.57 USB2 Port Link Control 4 (USB2\_LINK\_MGR\_CTRL\_REG4)—Offset 80FCh

These set of registers is used to control jey USB set of timers. They are spread over 4 registers each 32 bits wide.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 8003h

3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 1 1			
RSVD				U2D_RWAKE_DEL				U2_IGN_LS_DUR_12_4			



Bit Range	Default and Access	Field Name (ID): Description
31:22	0h RO	Reserved.
21:9	40h RW	<b>U2 Detect Remote Wake Delay (U2D_RWAKE_DEL):</b> #of microseconds after detecting U2 remote wake condition to reflect K
8:0	3h RW	<b>U2 Entry Ignore Linestate Changes Duration[12:4] (U2_IGN_LS_DUR_12_4):</b> # of microseconds after entering U2, linestate changes are ignored as bus settles

### 19.2.58 Power Scheduler Control-0 (PWR\_SCHED\_CTRL0)—Offset 8140h

**Access Method**

Type: MEM Register  
(Size: 32 bits)

Device: 20  
Function: 0

Default: A019132h

3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0 0 0 0	1 0 1 0	0 0 0 0	0 0 0 1	1 0 0 1	0 0 0 1	0 0 1 1	0 0 1 0				
EIH				BPSAW				BPSMID			

Bit Range	Default and Access	Field Name (ID): Description
31:24	Ah RW	<b>Engine Idle Hysteresis (EIH):</b> This register controls the min. idle span that has to be observed from the engine idle indicators before the power state flags (xhc*_idle) will indicate a 1.
23:12	19h RW	<b>Backbone PLL Shutdown Advance Wake (BPSAW):</b> This register controls the time before the next scheduled transaction where the Backbone PLL request will assert. Register Format: Bits [11:7] # of 125us uframes Bits [6:0] # of microseconds (0-124)
11:0	132h RW	<b>Backbone PLL Shutdown Min. Idle Duration (BPSMID):</b> The sum of this register plus the Backbone PLL Shutdown Advance Wake form to a Total Idle time. When the next scheduled periodic transaction is after present time + Total Idle, the Backbone PLL request will de-assert, allowing the PLL to shutdown. Register Format: Bits [11:7] # of 125us uframes Bits [6:0] # of microseconds (0-124)



### 19.2.59 Power Scheduler Control-2 (PWR\_SCHED\_CTRL2)—Offset 8144h


These bit enable by EP type those EPs classes that are considered for determining next periodic active interval for pre-wake of the periodic\_active signal. EP classes that are disabled may never be observed in setting of the periodic\_active signal.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 33Fh



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9	1h RW	<b>HS Interrupt-OUT Alarm (HS_INT_OUT_ALARM)</b>
8	1h RW	<b>HS Interrupt-IN Alarm (HS_INT_IN_ALARM)</b>
7	0h RW	<b>SS Interrupt-OUT FC Alarm (SS_INT_OUT_FC_ALARM)</b>
6	0h RW	<b>SS Interrupt-IN Alarm (SS_INT_IN_FC_ALARM)</b>
5	1h RW	<b>SS Interrupt-OUT &amp; not in FC Alarm (SS_INT_OUT_ALARM)</b>
4	1h RW	<b>SS Interrupt-IN &amp; not in FC Alarm (SS_INT_IN_ALARM)</b>
3	1h RW	<b>HS ISO-OUT Alarm (HS_ISO_OUT_ALARM)</b>
2	1h RW	<b>HS ISO-IN Alarm (HS_ISO_IN_ALARM)</b>
1	1h RW	<b>SS ISO-OUT Alarm (SS_ISO_OUT_ALARM)</b>
0	1h RW	<b>SS ISO-IN Alarm (SS_ISO_IN_ALARM)</b>



## 19.2.60 AUX Power Management Control (AUX\_CTRL\_REG2)— Offset 8154h

### Access Method

Type: MEM Register  
(Size: 32 bits)

Device: 20  
Function: 0

Default: 1390206h

3	2	2	2	1	1	8	4	0														
1	8	4	0	6	2																	
0 0 0 0	0 0 0 0	1	0 0 1 1	1 0 0 1	0 0 0 0	0 0 1 0	0 0 0 0	0 1 1 0														
RSVD				EN_L1_EXIT_NOTIF_PCIE	DIS_PLC_ON_DISCONNECT	TREAT_IDLE_AS_TS2_IN_LTSSM_WAIT_4_TS2	DIS_P2_OVERWRITE_DUE2_D3HOT	ENABLE_AUTO_U3_ENTRY_FROM_U2_U3	DIS_LINKDOWN_RST_DURING_LOW_POWER	EN_EXIT_DEEP_SLEEP_IF_PCIE_IN_P0	U2_EXIT_LFPS_TIMER_VALUE	EN_EXIT_DEEP_SLEEP_ON_USB_PORT_WAKEUP	P3_ENTRY_TIMEOUT	EN_U2_P3	FINE_DM_SEL	EN_LP_CORE_CG	DIS_U3_PORT_SCE	DEB_MODE_SEL	EN_AWAK_NIDLE	EN_PMC_P1_EXIT_P2	EN_PP_CLK_ISOL	EN_P20VRP1_ADET

Bit Range	Default and Access	Field Name (ID): Description
31:25	0h RO	Reserved.
24	1h RW	<b>Enable L1 exit notification to SNPS PCIe core (EN_L1_EXIT_NOTIF_PCIE):</b> This bit enables a L1 exit notification to SNPS PCIe core. There is a case where USB ports have waked up and AUX PM module has started the wakeup process. The AUX PM control state got into a wait for P0 state because it needs to wait until PCIe core to signal powerdown state change. Due to the fact that the core is in D3Hot, there is no run_stop bit set such that no internal interrupt will be fired. This causes the LTSSM of PCIe stayed in L1 even though AUX PM has known that it needs an L1 exit. This bit works together with bit21 of this register. 1: enables this feature 0: disables this feature.
23	0h RW	<b>DISABLE PLC ON DISCONNECT (DIS_PLC_ON_DISCONNECT):</b> 1: do not assert PLC for disconnection 0: assert PLC for disconnection



Bit Range	Default and Access	Field Name (ID): Description
22	0h RW	<b>TREAT_IDLE_AS_TS2_IN_LTSSM_WAIT_4_TS2 (TREAT_IDLE_AS_TS2_IN_LTSSM_WAIT_4_TS2):</b> This bit enables a feature in PCIe core LTSSM to treat IDLE received as TS2 when LTSSM is in wait for TS2 receive state. This is a function requested from PHY where it is possible to not able to receive TS2 without error. 1: treat Logic IDLE as TS2 received when in some PCIe LTSSM state. 0: disable this feature.
21	1h RW	<b>Disable p2 overwrite due to the D3HOT where PCIe core enters the L1 (DIS_P2_OVERWRITE_DUE2_D3HOT):</b> We added a feature where if PCIe core LTSSM enters L1 due to the D3hot, the aux PM control will not start a P2 overwrite function in anticipating for the next L23 enter. 1: disables p2 overwrite due to the D3HOT where PCIe core enters the L1. 0: enables P2 overwrite even if we are in D3Hot.
20	1h RW	<b>Enable the port to enter U3 automatically when in U1/U2 (ENABLE_AUTO_U3_ENTRY_FROM_U2_U3):</b> 1: enables the port to enter U3 automatically when in U1/U2 0: disables the port to enter U3 automatically when in U1/U2
19	1h RW	<b>No linkdown reset is issue during low power state (DIS_LINKDOWN_RST_DURING_LOW_POWER):</b> No linkdown reset is issue during low power state
18	0h RW	<b>EN_EXIT_DEEP_SLEEP_IF_PCIE_IN_P0 (EN_EXIT_DEEP_SLEEP_IF_PCIE_IN_P0):</b> This bit enables a feature in AUX PM module where if PCIe core LTSSM is in P0 for a duration of time, we will exit the deep sleep state. This is for failure control in case. 1: enables this feature 0: disable this feature
17	0h RW	<b>U2_EXIT_LFPS_TIMER_VALUE (U2_EXIT_LFPS_TIMER_VALUE):</b> This bit selects U2 exit LFPS timer value 0: 320ns 400ns in 25MHz domain 1: 240ns 320ns in 25MHz domain
16	1h RW	<b>EN_EXIT_DEEP_SLEEP_ON_USB_PORT_WAKEUP (EN_EXIT_DEEP_SLEEP_ON_USB_PORT_WAKEUP):</b> This bit enables a function that AUX PM module exits from the deep sleep state due to the USB ports wakeup level signal. We have added this feature where USB ports will generated a wakeup level signal to wakeup the AUX PM module if it is in deep sleep state and this level signal will be cleared if the change bits are updated by software. 1: enables this function 0: disables this function which means that a wakeup pulse generated from each USB PortSC event will wake up the AUX PM module from deep sleep if the D3 state is programmed.
15:14	0h RW	<b>P3_ENTRY_TIMEOUT (P3_ENTRY_TIMEOUT):</b> This field defines the timeout value to enter P3 mode in U2. 00: 7us 8us 01: 511us 512us 10: disables the timer (0us) 11: disables the timer (0us)





Bit Range	Default and Access	Field Name (ID): Description
13	0h RW	<b>Enable U2 P3 Mode (EN_U2_P3):</b> 0: Disable U2 P3 mode 1: Enable U2 P3 mode
12:11	0h RW	<b>Fine Debug Mode Select (FINE_DM_SEL)</b>
10	0h RW	<b>Enable Low Power State Based Core Clock Gating (EN_LP_CORE_CG):</b> When set to '1' enable core clock gating based on low power state entered
9	1h RW	<b>Disable USB3 Port Status Changed Event (DIS_U3_PORT_SCE):</b> 0: Enable USB3 port status change event generation if any change bit is not cleared 1: Disable USB3 port status change event generation if any change bit is not cleared Bit 12 default 0
8:4	0h RW	<b>Debug Mode Select Register (DEB_MODE_SEL)</b>
3	0h RW	<b>Enable Auto Wakeup Non-IDLE (EN_AWAK_NIDLE):</b> When set to 1 enables the auto wakeup function when engine has identified non IDLE condition.
2	1h RW	<b>Enable PM Control P1 Exit P2 (EN_PMC_P1_EXIT_P2):</b> When set 1 enables the PM control module to transition to P1 instead of P0 when exit P2.
1	1h RW	<b>Enable PCIe PIPE CLK Isolation (EN_PP_CLK_ISOL):</b> When set to 1 enables the PCIe PIPE CLK to be isolated when main power is removed.
0	0h RW	<b>Enable P2 Overwrite P1 Allowed Detect (EN_P2OVRP1_ADET):</b> When set to 1 enables a function that can detect whether or not enable P2 overwrite P1 function. The condition to get to P2 overwrite is when engine is in idle conditions. This means that there is no ISO EP pending.


### 19.2.61 USB2 PHY Power Management Control (USB2\_PHY\_PMC)—Offset 8164h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** FCh



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7	1h RW	<b>EN_CMDM_TXRXB (EN_CMDM_TXRXB):</b> Enable Command Manager Active indication for Tx/Rx Bias circuit HS Phy PM Policy
6	1h RW	<b>EN_TTE_TXRXB (EN_TTE_TXRXB):</b> Enable TTE Active indication for Tx/Rx Bias circuit HS Phy PM Policy
5	1h RW	<b>EN_IDMA_TXRXB (EN_IDMA_TXRXB):</b> Enable IDMA Active indication for Tx/Rx Bias circuit HS Phy PM Policy
4	1h RW	<b>EN_ODMA_TXRXB (EN_ODMA_TXRXB):</b> Enable ODMA Active indication for Tx/Rx Bias circuit HS Phy PM Policy
3	1h RW	<b>EN_TRM_TXRXB (EN_TRM_TXRXB):</b> Enable Transfer Manager Active indication for Tx/Rx Bias circuit HS Phy PM Policy
2	1h RW	<b>EN_SCH_TXRXB (EN_SCH_TXRXB):</b> Enable Scheduler Active indication for Tx/Rx Bias circuit HS Phy PM Policy
1	0h RW	<b>Enable Rx Bias ckt disable (EN_RXB_CD):</b> When set enables the Rx bias ckt to be disabled when conditions met (as described by the HS phy PM policy bits)
0	0h RW	<b>Enable Tx Bias ckt disable (EN_TXB_CD):</b> When set enables the Tx bias ckt to be disabled when conditions met (as described by the HS phy PM policy bits)

### 19.2.62 xHCI Aux Clock Control Register (XHCI\_AUX\_CCR)—Offset 816Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 400h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD			MPHY_RMMI_CFG_CLK_REQ_OVERRIDE_IN_D3	RSVD	PARUSB3_ENG_GEN	PARUSB3_LINK_GEN	PARUSB2_CLK_GEN	USHIP_PCGEN
RSVD			RSVD	RSVD	USB3_AC_CGE	RX_DT_ACG	U2R_BM_CG	FTCGPU2E
RSVD			RSVD	RSVD	RSVD	RSVD	RSVD	USB2_PC_TE
RSVD			RSVD	RSVD	RSVD	RSVD	RSVD	XHCI_AC_GE
RSVD			RSVD	RSVD	RSVD	RSVD	RSVD	XHCI_APMB_CGE
RSVD			RSVD	RSVD	RSVD	RSVD	RSVD	USB3_AC_TGE
RSVD			RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
RSVD			RSVD	RSVD	RSVD	RSVD	RSVD	MPP_AC_GEU2
RSVD			RSVD	RSVD	RSVD	RSVD	RSVD	MPP_AC_GE_DDU3

Bit Range	Default and Access	Field Name (ID): Description
31:22	0h RO	Reserved.
21	0h RW	<b>MPHY_RMMI_CFG_CLK_REQ_OVERRIDE_IN_D3 (MPHY_RMMI_CFG_CLK_REQ_OVERRIDE_IN_D3):</b> An override to ignore RMMI Config Clock request in D3. When this is enabled the MPHY request will not block CG of SOSC trunk. 0: No override 1: Ignore RMMI Config Clock request in D3
20	0h RO	Reserved.
19	0h RW	<b>USB3 Partition Engine/Link trunk gating Enable (PARUSB3_ENG_GEN):</b> When set to 1 enables gating of the SOSC trunk to the XHCI engine and link in the PARUSB3 partition.
18	0h RW	<b>USB3 Partition Frame Timer trunk gating Enable (PARUSB3_LINK_GEN):</b> When set to 1 enables gating of the SOSC trunk to the Frame timer in the PARUSB3 partition.
17	0h RW	<b>USB2 link partition clock gating enable (PARUSB2_CLK_GEN):</b> When set to 1 enables gating of the SOSC trunk to the USB2 link and Phy logic in the PARUSB2 partition.
16	0h RW	<b>USB2/USHIP 12.5 MHz partition clock gating enable (USHIP_PCGEN):</b> When set to 1 enables gating of the 12.5 MHz SOSC trunk to the USB2 and USHIP logic in the PARUSB2 partition.
15	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
14	0h RW	<b>USB3 Port Aux/Core clock gating enable (USB3_AC_CGE):</b> When set, allows the aux_cclk clock into the USB3 port to be gated when conditions are met. Usage of this bit is further qualified with xHC Dynamic Clock Gating Disable. If it disables dynamic clock gating, Aux clock gating will not be enabled either. This bit always returns the value that was written to it irrespective of the setting of xHC Dynamic Clock Gating Disable.
13:12	0h RW	<b>Rx Detect Timer when port Aux Clock is Gated (RX_DT_ACG):</b> This field defines the value of the timer used to perform Rx Detect when port Aux Clock has been gated. 0x0: 100ms 0x1: 12ms Others: Reserved Note: This timer shall use the Fast Training Timer Tick (about 1us tick) for simulation purposes. For Fast Training mode, the above timeouts will become about 11us and about 100us, +/- implementation uncertainty, respectively.
11:8	4h RW	<b>U2 Residency Before ModPHY Clock Gating (U2R_BM_CG):</b> Before gating ModPHY Aux clock, Host Controller shall wait for this time in U2. This time is meant to ensure that the attached device has entered U2 as well. 0x0: 1us 0x1: 128us 0x2: 256us 0x3: 512us 0x4: 640us 0x5: 768us 0x6: 896us 0x7: 1024us Others: Reserved Note: This counter shall start counting once pipe has entered PS3 state in response to link in U2.
7	0h RW	<b>Frame Timer Clock Gating Ports in U2 Enable (FTCGPU2E):</b> This bit, when set, allows Host Controller to gate the clock to the Frame Timer when ports are in U2.
6	0h RW	<b>USB2 port clock throttle enable (USB2_PC_TE):</b> When set, allows the Aux clock into the USB2 ports to be throttled when conditions allow.
5	0h RW	<b>XHCI Engine Aux clock gating enable (XHCI_AC_GE):</b> When set, allows the aux clock into the XHCI engine to be gated when idle. Usage of this bit is further qualified with xHC Dynamic Clock Gating Disable. If it disables dynamic clock gating, Aux clock gating will not be enabled either. This bit always returns the value that was written to it irrespective of the setting of xHC Dynamic Clock Gating Disable.
4	0h RW	<b>XHCI Aux PM block clock gating enable (XHCI_APMB_CGE):</b> When set, allows the aux clock into the Aux PM block to be gated when idle. Usage of this bit is further qualified with xHC Dynamic Clock Gating Disable. If it disables dynamic clock gating, Aux clock gating will not be enabled either. This bit always returns the value that was written to it irrespective of the setting of xHC Dynamic Clock Gating Disable.



Bit Range	Default and Access	Field Name (ID): Description
3	0h RW	<b>USB3 Aux Clock Trunk Gating Enable (USB3_AC_TGE):</b> When set, allows Aux Clock Trunk feeding to USB3.0 ports to be gated when port Aux clock is gated at all USB3.0 ports and all USB3.0 modPHY instances. Usage of this bit is further qualified with xHC Dynamic Clock Gating Disable. If it disables dynamic clock gating, Aux clock gating will not be enabled either. This bit always returns the value that was written to it irrespective of the setting of xHC Dynamic Clock Gating Disable.
2	0h RO	Reserved.
1	0h RW	<b>ModPHY port Aux clock gating enable in U2 (MPP_AC_GEU2):</b> When set, allows the aux clock into the ModPhy to be gated when Link is in U2 and pipe has been in PS3 for at least the time defined by U2 Residency Before ModPHY Clock Gating field. Usage of this bit is further qualified with xHC Dynamic Clock Gating Disable. If it disables dynamic clock gating, Aux clock gating will not be enabled either. This bit always returns the value that was written to it irrespective of the setting of xHC Dynamic Clock Gating Disable.
0	0h RW	<b>ModPHY port Aux clock gating enable in Disconnected, U3 or Disabled (MPP_AC_GE_DDU3):</b> When set, allows the aux clock into the ModPHY to be gated when Link is in Disconnected, U3 or Disabled state. Usage of this bit is further qualified with xHC Dynamic Clock Gating Disable. If it disables dynamic clock gating, Aux clock gating will not be enabled either. This bit always returns the value that was written to it irrespective of the setting of xHC Dynamic Clock Gating Disable.

### 19.2.63 xHC Latency Tolerance Parameters - LTV Control (XLTP\_LTV1)—Offset 8174h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 40047Dh

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 1 0 0	0 0 0 0	0 0 0 0	0 1 0 0	0 1 1 1	1 1 0 1
DIS_SDT_IDL_NR	RSVD	XLTRTP	XLTR	PA_LTV			USB2_PLO_LTV	



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>Disable scheduler direct transition from IDLE to NO requirement (DIS_SDT_IDL_NR):</b> 0: (default) allow scheduler direct transition from IDLE to NO requirement 1: Disable scheduler direct transition from IDLE to NO requirement
30:26	0h RO	Reserved.
25	0h RW	<b>XHCI LTR Transition Policy (XLTRTP):</b> When '0', LTR messaging state machine transitions from High, Medium, or Low LTR states to Active state upon the Alarm Timer timeout and stays in Active until the next service boundary. When '1', the LTR messaging state machine transitions through High - Med - Low - Active states assuming enough latency is available for each transition.
24	0h RW	<b>XHCI LTR Enable (XLTRE):</b> This bit must be set to enable LTV messaging from XHCI to the PMC.
23:12	400h RW	<b>Periodic Active LTV (PA_LTV):</b> 23:22 Latency Scale 00b : Reserved 01b : Latency Value to be multiplied by 1024 10b : Latency Value to be multiplied by 32,768 11b : Latency Value to be multiplied by 1,048,576 21:12 Latency Value (ns) Defaults to 0 micro seconds
11:0	47Dh RW	<b>USB2 Port L0 LTV (USB2_PLO_LTV):</b> 11:10 Latency Scale 00b : Reserved 01b : Latency Value to be multiplied by 1024 10b : Latency Value to be multiplied by 32,768 11b : Latency Value to be multiplied by 1,048,576 9:0 Latency Value (ns) Defaults to 128 Micro Seconds

### 19.2.64 xHC Latency Tolerance Parameters - High Idle Time Control (XLTP\_HITC)—Offset 817Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
RSVD	MHIT				RSVD	HIWL			



Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RO	Reserved.
28:16	0h RW	<b>Minimum High Idle Time (MHIT):</b> LTR value can be indicated. This value must be larger than HIWL 12:7 - Time value in # of 125 Micro Seconds Bus Intervals (0 - 8ms) 6:0 - Fractional BI Time value in Micro Seconds ( 0 - 124 Micro Seconds)
15:13	0h RO	Reserved.
12:0	0h RW	<b>High Idle Wake Latency (HIWL):</b> This is the latency to access memory from the High Idle Latency state. This value must be larger than MIWL and LIWL 12:7 - Time value in # of 125 Micro Seconds Bus Intervals (0 - 8ms) 6:0 - Fractional BI Time value in Micro Seconds ( 0 - 124 Micro Seconds)


### 19.2.65 xHC Latency Tolerance Parameters - Medium Idle Time Control (XLTP\_MITC)—Offset 8180h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RO	Reserved.
28:16	0h RW	<b>Minimum Medium Idle Time (MMIT):</b> LTR value can be indicated. This value must be larger than MIWL 12:7 - Time value in # of 125 Micro Seconds Bus Intervals (0 - 8ms) 6:0 - Fractional BI Time value in Micro Seconds ( 0 - 124 Micro Seconds)
15:13	0h RO	Reserved.
12:0	0h RW	<b>Medium Idle Wake Latency (MIWL):</b> This is the latency to access memory from the Medium Idle Latency state. This value must be larger than LIWL 12:7 - Time value in # of 125 Micro Seconds Bus Intervals (0 - 8ms) 6:0 - Fractional BI Time value in Micro Seconds ( 0 - 124 Micro Seconds)




### 19.2.66 xHC Latency Tolerance Parameters Low Idle Time Control (XLTP\_LITC)—Offset 8184h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:29	0h RO	Reserved.
28:16	0h RW	<b>Minimum Low Idle Time (MLIT):</b> LTR value can be indicated. This value must be larger than LIWL 12:7 - Time value in # of 125 Micro Seconds Bus Intervals (0 - 8ms) 6:0 - Fractional BI Time value in Micro Seconds ( 0 - 124 Micro Seconds)
15:13	0h RO	Reserved.
12:0	0h RW	<b>Low Idle Wake Latency (LIWL):</b> This is the latency to access memory from the Medium Idle Latency state. 12:7 - Time value in # of 125 Micro Seconds Bus Intervals (0 - 8ms) 6:0 - Fractional BI Time value in Micro Seconds ( 0 - 124 Micro Seconds)

### 19.2.67 Command Manager Control 2 (XECP\_CMDM\_CTRL\_REG2)—Offset 8190h

BIOS may program this register.

### 19.2.68 LFPSONCOUNT\_REG (LFPSONCOUNT\_REG)—Offset 81B8h


**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 20C8h





Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17:16	0h RW	<b>U2P3 LFPS Periodic Sampling Control (XU2P3LPSC):</b> This field controls the OFF time for the LFPS periodic sampling for SS ports in U2P3. If LFPSPM for a port is 1, it will override the OFF time and LFPS receiver will remain OFF permanently. For Fast Sim mode, 500us will be equivalent to 5us. 0x0 Polling Disable. (RXDET Polling will become 100ms.) 0x1 500us OFF Time 0x2 1ms OFF Time 0x3 1.5ms OFF Time
15:10	8h RW	<b>XLFPSONCNTSSIC (XLFPSONCNTSSIC):</b> This time would describe the number of clocks LFPS will remain ON. LFPS detection operation may be carried out on using RTC clock or Oscillator clock. The value of this register should be adjusted accordingly. For RTC recommended value is 2. For Oscillator clock, recommended value is 8.
9:0	C8h RW	<b>XLFPSONCNTSS (XLFPSONCNTSS):</b> This time would describe the number of clocks LFPS will remain ON. LFPS detection operation may be carried out on using RTC clock or Oscillator clock. The value of this register should be adjusted accordingly. For RTC recommended value is 2. For Oscillator clock, recommended value is 200.

### 19.2.69 USB2 PM Control (USB2PMCTRL\_REG)—Offset 81C4h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0	0			
RSVD						U2PSPGPSCBP	U2PSPGEHC	U2CLPGLAT	U2PSUSPGP	U2CLPGEL1L2	U2DLL1L2ME

Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11	0h RW	<b>USB2 PHY SUS Power Gate PORTSC Block Policy (U2PSPGPSCBP):</b> This controls the policy for blocking PORTSC Updates while the USB2 PHY SUS Well is power gated. When set, the controller will block any updates to the PORTSC caused by port status change if the USB2 PHY SUS is power gated.
10:8	0h RW	<b>USB2 PHY SUS Well Power Gate Entry Hysteresis Count (U2PSPGEHC):</b> This controls the amount of hysteresis time the controller will enforce after detecting the USB2 PHY SUS Power Gate entry condition. 0h 0 clocks 1h 32 clocks 2h 64 clocks 3h 128 clocks 4h 256 clocks 5h 512 clocks 6h 1024 clocks 7h 2048 clocks
7:4	0h RW	<b>USB2 PHY SUS Power Gate PORTSC Block Policy (U2CLPGLAT):</b> This field represents the worst case latency for the USB2 Common Lane to enter and exit its power gate state. This fields is required to be compared to a ports HIRD/HIRD value for the ports that have allowed L1 to L2 mapping to determine if the Common Lane can be allowed to power off. If the power gate entry/exit latency is greater than the HIRD/HIRDD then the common lane should not be allowed to power gate as this will result in a L1 exit violation. 0h 100 us 1h 200 us 2h 300 us Eh 1500us Fh 1600 us



Bit Range	Default and Access	Field Name (ID): Description
3:2	0h RW	<b>USB2 PHY SUS Well Power Gate Policy (U2PSUSPGP):</b> This field controls when to enable the USB2 PHY SUS Well Power Gating when the proper conditions are met. 00 USB2 PHY SUS Power Gating is Disabled. 01 USB2 PHY SUS Power Gating is Enabled in Only D0 and D0i2 (Excludes D0i3 and D3) 10 USB2 PHY SUS Power Gating is Enabled in only in D0, D0i2 and D0i3 (Excludes D3) 11 USB2 PHY SUS Power Gating is Enabled in D0/ D0i2/D0i3/D3
1	0h RW	<b>USB2 Common Lane Power Gating Enable During L1 to L2 Mapping for USB2 PHY Power Gating (U2CLPGEL1L2):</b> This field when set enables the controller to allow for the common lane power gating to be enabled when all ports are exposed as in L2 to the USB2 PHY while at least 1 port has been mapped to L2 from L1. This field alone does not guarantee power gating since the L1 HIRD/HIRDD Value must be compared with the PHYs power gate exit latency (U2CLPGLAT) held in this register to ensure that L1 exit is not violated. 0 USB2 Common Lane Power Gating is disabled when any port has been mapped from L1 to L2. 1 USB2 Common Lane Power Gating is allowed when any port has been mapped to L2 from L1 with the additional condition that the HIRD/ HIRDD is greater than the PHYs Power Gate exit latency.
0	0h RW	<b>USB2 Data Lane L1 to L2 Mapping Enable for USB2 PHY Power Gating (U2DLL1L2ME):</b> This field when set enables the controller to map an L1 entry directly to L2 to allow the USB2 PHY to trigger its Autonomous Power Gating. The USB2 PHY will trigger PG only when in L2 since it does not fully understand the requirements for L1. 0 USB2 L1 to L2 mapping is disabled for all ports 1 USB2 L1 to L2 mapping is enabled for all ports

### 19.2.70 STRAP2\_REG (STRAP2\_REG)—Offset 8420h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD						USB3_MODE		



Bit Range	Default and Access	Field Name (ID): Description
31:6	0h RO	Reserved.
5:0	0h RO	<p><b>USB3_MODE (USB3_MODE):</b> Each bit corresponds to the appropriately numbered USB3 port (zero based)</p> <p>&gt; Bit 0 = port 1, Bit 1 = port 2</p> <p>&gt; 0: Port is operated in USB3 mode</p>

### 19.2.71 USB Legacy Support Capability (USBLEGSUP)—Offset 846Ch

This register is modified and maintained by BIOS

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 2201h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 1 0	0 0 1 0	0 0 0 0	0 0 0 0	0 0 0 1
RSVD		HCOSOS	RSVD		HCBIOSOS	NextCP		CTD

Bit Range	Default and Access	Field Name (ID): Description
31:25	0h RO	Reserved.
24	0h RW	<p><b>HC OS Owned Semaphore (HCOSOS):</b> Default = '0'. System software sets this bit to request ownership of the xHC. Ownership is obtained when this bit reads as '1' and the HC BIOS Owned Semaphore bit reads as '0'.</p>
23:17	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
16	0h RW	<b>HC BIOS Owned Semaphore (HCBIOSOS):</b> Default = '0'. The BIOS sets this bit to establish ownership of the xHC. System BIOS will set this bit to a '0' in response to a request for ownership of the xHC by system software.
15:8	22h RW/S	<b>Next Capability Pointer (NextCP):</b> This field indicates the location of the next capability with respect to the effective address of this capability. Refer to Table 145 for more information on this field.
7:0	1h RW/L	<b>Capability ID (CID):</b> This field identifies the extended capability. Refer to Table 146 for the value that identifies the capability as Legacy Support. This extended capability requires one additional 32-bit register for control/status information (USBLEGCTLSTS), and this register is located at offset xECP+04h.

### 19.2.72 Port Disable Override capability register (PDO\_CAPABILITY)—Offset 84F4h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 3C6h

3	2	2	2	1	1	8	4	0															
1	8	4	0	6	2																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	1	1	0
RSVD										NCP				CID									

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:8	3h RO	<b>Next Capability Pointer (NCP)</b>
7:0	C6h RO	<b>Capability ID (CID)</b>

### 19.2.73 USB2 Port Disable Override (USB2PDO)—Offset 84F8h


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h RW/O	<p><b>USB2PDO (USB2PDO):</b> A '1' in a bit position prevents the corresponding USB2 port from reporting a Device Connection to the XHC. This applies across all USB2 protocol ports</p> <p>0 = Allows corresponding USB port to report a device connection to the xHC.</p> <p>1 = Prevents the corresponding USB port from reporting a device Connection to the xHC.</p> <p>Port to bit mapping is in one-hot encoding, that is bit 0 controls port 1 and so on.</p> <p>Bit 0 = USB 2.0 port 1</p> <p>...</p> <p>Bit N-1 = USB 2.0 port N</p>


### 19.2.74 USB3 Port Disable Override (USB3PDO)—Offset 84FCh

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:0	0h RW/O	<b>USB3 Port Disable Override (USB3PDO):</b> 0 = Allows corresponding USB port to report a Device Connection to the xHC. 1 = Prevents the corresponding USB port from reporting a Device Connection to the xHC. Bit 0 = USB 3.0 Port 1 ... Bit N-1 = USB 3.0 Port N

### 19.2.75 Debug Capability ID Register (DCID)—Offset 8700h

This register is modified and maintained by BIOS

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 5100Ah

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 1 0 1	0 0 0 1	0 0 0 0	0 0 0 0	0 0 0 0	1 0 1 0
RSVD				DCERSTM	NCP	CID		

Bit Range	Default and Access	Field Name (ID): Description
31:21	0h RO	Reserved.
20:16	5h RW	<b>Debug Capability Event Ring Segment Table Max (DCERSTM):</b> Note: This register is sticky.
15:8	10h RW	<b>Next Capability Pointer (NCP):</b> Note: This register is sticky.
7:0	Ah RW	<b>Capability ID (CID):</b> Note: This register is sticky.

### 19.2.76 (PORT1\_PROFILE\_ATTRIBUTES\_REG0)—Offset 890Ch

Address Offsets: 0Ch - 0Fh, upto 108h - 10Bh  
64 Dwords per Port

This bank of registers provides 64 Dwords per port to be used to store attributes that need to be written into the local and remote phy every time the link enters the PWM state.




**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	Reserved.
27:16	0h RW	<b>Attribute ID (ATT_ID):</b> {Upper Address [3:0], Lower Address [7:0]}
15	0h RW	<b>Valid (VALID):</b> When set, indicates that the attribute value in bits 7:0 must be written to the address specified in bits 27:16
14	0h RW	<b>TARGET_PHY (TARGET_PHY):</b> 0 = RemotePhy 1 = Local Phy
13:8	0h RO	Reserved.
7:0	0h RW	<b>ATTRIBUTE VALUE (ATT_VALUE)</b>

**19.2.77 (PORT2\_PROFILE\_ATTRIBUTES\_REG0)—Offset 8A1Ch**

Address offset: 11Ch - 11Fh up to 218h - 21Bh

Port 2: 11Ch, 120h, ... , 218h

This bank of registers provides 64 Dwords per port to be used to store attributes that need to be written into the local and remote phy every time the link enters the PWM state.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h





3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0			
RSVD				ATT_ID		VALID TARGET_PHY		RSVD		ATT_VALUE	

Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	Reserved.
27:16	0h RW	<b>Attribute ID (ATT_ID)</b>
15	0h RW	<b>Valid (VALID):</b> When set, indicates that the attribute value in bits 7:0 must be written to the address specified in bits 27:16
14	0h RW	<b>TARGET_PHY (TARGET_PHY):</b> 0 = Remote Phy 1 = Local Phy
13:8	0h RO	Reserved.
7:0	0h RW	<b>ATTRIBUTE VALUE (ATT_VALUE)</b>

### 19.2.78 Global Time Sync Capability (GLOBAL\_TIME\_SYNC\_CAP\_REG)—Offset 8E10h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** C9h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 1 0 0	1 0 0 1	
RSVD				NCP		CID			

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:8	0h RO	<b>Next Capability pointer (NCP)</b>
7:0	C9h RO	<b>Capability ID (CID)</b>




### 19.2.79 Global Time Sync Control (GLOBAL\_TIME\_SYNC\_CTRL\_REG)—Offset 8E14h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h RW/1S	<b>Always Running Time (ART) Capture Initiate (TIME_STAMP_CNTR_CAPTURE_INITIATE):</b> SW sets this bit to initiate a time capture. Once the time capture is complete and the time values are valid in the Local and Global time capture registers, HW clears the bit.

### 19.2.80 Microframe Time (Local Time) (MICROFRAME\_TIME\_REG)—Offset 8E18h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD	CMFI				RSVD	CMFB		

Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29:16	0h RO	<b>Captured Frame List Current Index/Frame Number (CMFI):</b> The value in this register is updated in response to sample_now signal. Bits [29:16] reflect state of bits [13:0] of FRINDEX
15:13	0h RO	Reserved.
12:0	0h RO	<b>Captured Micro-frame BLIF (CMFB):</b> The value is updated in response to sample_now signal and provides information about offset within micro-frame. Captured value represents number of 8 high-speed bit time units from start of micro-frame. At the beginning of micro-frame captured value will be 0 and increase to maximum value at the end. Default maximum value is 7499 but it may be changed as result of adjustment done via Bus Interval Adjust (BIA).

### 19.2.81 Always Running Time (ART) Low (ALWAYS\_RUNNING\_TIME\_LOW)—Offset 8E20h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
ART_TIME_LOW								



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>ART Value (Low) (ART_TIME_LOW):</b> Lower Dword of the ART value captured based on the time sync initiated by SW.

### 19.2.82 Always Running Time (ART) High (ALWAYS\_RUNNING\_TIME\_HIGH)—Offset 8E24h


&lt;none?

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>ART Value (High) (ART_TIME_HI):</b> Upper Dword of the ART value captured based on the time sync initiated by SW.

§ §



## 20 USB Dual Role/OTG Device Controller (xDCI) (D20:F1)

### 20.1 USB Device Controller (xDCI) Configuration Registers Summary


Table 20-1. Summary of USB Device Controller (xDCI) Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Device and Vendor ID (DEVVENDID)—Offset 0h	XXXX8086h
4h	7h	Status and Command (STATUSCOMMAND)—Offset 4h	100000h
8h	Bh	Revision ID and Class Code (REVCLASSCODE)—Offset 8h	C03FEXXh
Ch	Fh	Cache Line Latency Header and BIST (CLLATHEADERBIST)—Offset Ch	0h
10h	13h	Base Address (BAR)—Offset 10h	0h
14h	17h	Base Address High (BAR_HIGH)—Offset 14h	0h
18h	1Fh	Base Address 1 (BAR1)—Offset 18h	4h
2Ch	2Fh	Subsystem Vendor and Subsystem ID (SUBSYSTEMID)—Offset 2Ch	0h
34h	37h	Capabilities Pointer (CAPABILITYPTR)—Offset 34h	80h
3Ch	3Fh	Interrupt Register (INTERRUPTREG)—Offset 3Ch	100h
80h	83h	Power Management Capability ID (POWERCAPID)—Offset 80h	48039001h
84h	87h	PME Control and Status (PMECTRLSTATUS)—Offset 84h	8h
90h	93h	PCIe Device Idle Capability Record (PCIDEVIDLE_CAP_RECORD)—Offset 90h	F0140009h
98h	9Bh	SW LTR Update MMIO Location (D0I3_CONTROL_SW_LTR_MMIO_REG)—Offset 98h	0h
9Ch	9Fh	Device IDLE Pointer (DEVICE_IDLE_POINTER_REG)—Offset 9Ch	FF100001h
A0h	A3h	Device PG Config (D0I3_MAX_POW_LAT_PG_CONFIG)—Offset A0h	80800h
B0h	B3h	General Purpose Read Write 1 (GEN_REGRW1)—Offset B0h	0h
B4h	B7h	General Purpose Read Write 2 (GEN_REGRW2)—Offset B4h	0h
B8h	BBh	General Purpose Read Write 3 (GEN_REGRW3)—Offset B8h	0h
BCh	BFh	General Purpose Read Write 4 (GEN_REGRW4)—Offset BCh	0h

#### 20.1.1 Device and Vendor ID (DEVVENDID)—Offset 0h

DEVICEVENDORID - Device ID and Vendor ID Register


##### Access Method



**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**XXXX8086h



Bit Range	Default and Access	Field Name (ID): Description
31:16	-- RO	<b>DEVICEID:</b> Device ID identifies the particular PCI device. Refer to the Device and Revision ID Table in Volume 1 for details.
15:0	8086h RO	<b>VENDORID:</b> Vendor ID is a unique ID which identifies the manufacturer of the device. 8086h = Intel


### 20.1.2 Status and Command (STATUSCOMMAND)—Offset 4h

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**100000h





Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29	0h RW/1C	<b>RMA:</b> If the completion status received from IOSF is UR, the Bridge sets this bit. The software writes a 1 to this bit to clear it.
28	0h RW/1C	<b>RTA:</b> If the completion status received from IOSF is CA, the Bridge sets this bit. The software writes a 1 to this bit to clear it.
27:21	0h RO	Reserved.
20	1h RO	<b>CAPLIST:</b> Indicates that the controller contains a capabilities pointer list. The first item is pointed to by looking at the configuration offset 34h.
19	0h RO	<b>INTR_STATUS:</b> This bit reflects state of interrupt in the device. Only when the Interrupt Disable bit in the command register is a 0 and this Interrupt Status bit is a 1, is the device/function interrupt message sent. Setting the Interrupt Disable bit to a 1 has no effect on the state of this bit. This bit reflects Legacy interrupt status.
18:11	0h RO	Reserved.
10	0h RW	<b>INTR_DISABLE:</b> Interrupt Disable: Setting this bit disables INTx assertion from Bridge. The interrupt disabled is legacy INTx# interrupt, which is the Bridge does not send Interrupt Assert message through the IOSF Sideband Channel. Reset value of this bit is 0. This bit has no connection with the interrupt status bit.
9	0h RO	Reserved.
8	0h RW	<b>SERR_ENABLE:</b> SERR# Enable: Not implemented
7:3	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>BME:</b> Bus Master Enable: If this bit is 0, the Bridge does not generate any new upstream transaction on IOSF as a master. Reset value of this bit is 0.
1	0h RW	<b>MSE:</b> Memory Space Enable: This bit controls Bridge response to downstream memory accesses. When set, accesses to memory space of the device is enabled. Reset value of this bit is 0.
0	0h RO	Reserved.


### 20.1.3 Revision ID and Class Code (REVCLASSCODE)—Offset 8h

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**C03FEXXh



Bit Range	Default and Access	Field Name (ID): Description
31:8	C03FEh RO	<b>CLASS_CODES:</b> The Class Code register is read-only and is used to identify the generic function of the device, and in some cases, a specific register-level programming interface.
7:0	-- RO	<b>RID:</b> Indicates stepping of the host controller. Refer to Device and Revision ID table in Vol1 for specific value.






### 20.1.4 Cache Line Latency Header and BIST (CLLATHEADERBIST)—Offset Ch

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RO	<b>MULFNDEV:</b> This bit is 0 or 1 depending upon the value assigned o the top level strap
22:16	0h RO	<b>HEADERTYPE:</b> Implements Type 0 Configuration header.
15:8	0h RO	<b>LATTIMER:</b> This register is implemented as R/W with default as 0. Similar to other Intel IPs.
7:0	0h RW	<b>CACHELINE_SIZE:</b> This register is implemented as R/W with default as 0. Similar to other Intel IPs.


### 20.1.5 Base Address (BAR)—Offset 10h

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>BASEADDR:</b> Base address of the OCP fabric memory space. Taken from Strap values as ones. If a 64bit BAR is required then this entire register can be read only, depending upon the size requirement of the registers, such as in the unlikely scenario of the device size itself being greater than 4G.
11:4	0h RO	<b>SIZEINDICATOR:</b> Always returns 0. The size of this register depends on the size of the memory space. This size is determined by a top level of STRAP values as zeros.
3	0h RO	<b>PREFETCHABLE:</b> Indicates that this BAR is not prefetchable.
2:1	0h RO	<b>TYPE:</b> If BAR_64b_EN is 0 then 00 indicates BAR lies in 32bit address range If BAR_64b_EN is 1 then 10 Indicates BAR lies in 64 bit address range
0	0h RO	<b>MESSAGE_SPACE:</b> 0 indicates this BAR is present in the memory space.


### 20.1.6 Base Address High (BAR\_HIGH)—Offset 14h

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>BASEADDR_HIGH:</b> Base address of the OCP fabric memory space. Taken from Strap values as ones

### 20.1.7 Base Address 1 (BAR1)—Offset 18h


Memory accesses to BAR1 region are aliased to the PCI configuration space. The BAR1 region is always 4K. Software access through BAR1 can only access the regular PCI configuration space. BAR1 memory accesses, which do not access a defined PCI configuration register, are treated as access to reserved register. If this register is disabled then this is RO and always returns 0.

#### Access Method

**Type:**CFG Register  
(Size: 64 bits)

**Device:**20  
**Function:**1

**Default:**4h





Bit Range	Default and Access	Field Name (ID): Description
63:32	0h RW	<b>BASEADDR1_HIGH:</b> Base Address: Base address of the OCP fabric memory space. Taken from Strap values as ones
31:12	0h RW	<b>BASEADDR1:</b> This field is present if BAR1 is enabled through private configuration space.
11:4	0h RO	<b>SIZEINDICATOR1:</b> Always is 0 as minimum size is 4K
3	0h RO	<b>PREFETCHABLE1:</b> Indicates that this BAR is not prefetchable.
2:1	2h RO	<b>TYPE1:</b> If BAR_64b_EN is 0 then 00 indicates BAR lies in 32bit address range If BAR_64b_EN is 1 then 10 Indicates BAR lies in 64 bit address range
0	0h RO	<b>MESSAGE_SPACE1:</b> 0 Indicates this BAR is present in the memory space.


### 20.1.8 Subsystem Vendor and Subsystem ID (SUBSYSTEMID)—Offset 2Ch

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**0h





Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/O	<b>SUBSYSTEMID:</b> Subsystem ID: This register is implemented for any function that can be instantiated more than once in a given system. The SID register, in combination with the Subsystem Vendor ID register make it possible for the operating environment to distinguish one subsystem from the other. This register is a Read Write Once type register.
15:0	0h RW/O	<b>SUBSYSTEMVENDORID:</b> This register must be implemented for any function that can be instantiated more than once in a given system. The SVID register, in combination with the Subsystem ID register, enables the operating environment to distinguish one subsystem from the other. This register is a Read Write Once register


### 20.1.9 Capabilities Pointer (CAPABILITYPTR)—Offset 34h

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**80h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	80h RO	<b>Capabilities Pointer (CAPPTR_POINTER)</b>




### 20.1.10 Interrupt Register (INTERRUPTREG)—Offset 3Ch

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**100h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>MAX_LAT:</b> Value of 0 indicates device has no major requirements for the settings of latency timers
23:16	0h RO	<b>MIN_GNT:</b> Value of 0 indicates device has no major requirements for the settings of latency timers
15:12	0h RO	Reserved.
11:8	1h RO	<b>INTPIN:</b> Interrupt Pin Value in this register is reflected from the IPIN value in the private configuration space. For a single function device, this ideally is INTA.
7:0	0h RW	<b>INTLINE:</b> Bridge does not use this field directly. It is used to communicate to software, the interrupt line to which the interrupt pin is connected.



### 20.1.11 Power Management Capability ID (POWERCAPID)—Offset 80h

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**48039001h



Bit Range	Default and Access	Field Name (ID): Description
31:27	9h RO	<b>PMESUPPORT:</b> This 5-bit field indicates the power states in which the function can assert the PME#. A value of 0b for any bit indicates that the function is not capable of asserting the PME# signal at the same time in that power state. bit(11) X XXX1b: PME# can be asserted from D0 bit(12) X XX1Xb: PME# can be asserted from D1. Bridge does not support this state. bit(13) X X1XXb: PME# can be asserted from D2. Bridge does not support this state. bit(14) X 1XXXb:PME# can be asserted from D3hot bit(15) 1 XXXXb:PME# can be asserted from D3cold. Bridge does not support this state. This field is taken from the private configuration space PME_Support XORed with the PME_Support strap.
26:19	0h RO	Reserved.
18:16	3h RO	<b>VERSION:</b> Indicates support for Revision 1.2 of the PCI Power Management Specification
15:8	90h RO	<b>NXTCAP:</b> Points to the next capability structure. This points to NULL.
7:0	1h RO	<b>POWER_CAP:</b> Indicates this is power management capability.


### 20.1.12 PME Control and Status (PMECTRLSTATUS)—Offset 84h

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**8h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15	0h RW/1C	<b>PMESTATUS:</b> 0 Software clears the bit by writing a 1 to it. 1 This bit is set when the PME# signal is asserted independent of the state of the PME Enable bit (bit 8 in this register)
14:9	0h RO	Reserved.
8	0h RW	<b>PMEENABLE:</b> 1 Enables the function to assert PME#. 0 PME# message on Sideband is disabled
7:4	0h RO	Reserved.
3	1h RO	<b>NO_SOFT_RESET:</b> This bit indicates that devices transitioning from D3hot to D0 because of Powerstate commands do not perform an internal reset. Configuration Context is preserved.
2	0h RO	Reserved.
1:0	0h RW	<b>POWERSTATE:</b> This field is used both to determine the current power state and to set a new power state. The values are: 00 D0 state 11 D3HOT state Others Reserved

### 20.1.13 PCIE Device Idle Capability Record (PCIDEVIDLE\_CAP\_RECORD)—Offset 90h

**Access Method**





**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**F0140009h

3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
1 1 1 1	0 0 0 0	0 0 0 0	0 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 0 0 1			
VEND_CAP				REVID		CAP_LENGTH		NEXT_CAP		CAPID	

Bit Range	Default and Access	Field Name (ID): Description
31:28	Fh RO	<b>Vendor Capability (VEND_CAP)</b>
27:24	0h RO	<b>Revision ID (REVID):</b> Revision ID of capability structure.
23:16	14h RO	<b>Length (CAP_LENGTH):</b> Indicates the number of bytes in the capability structure.
15:9	0h RO	<b>Next Capability (NEXT_CAP):</b> Points to the next capability structure. This points to NULL.
8:0	9h RO	<b>Capability ID (CAPID)</b>


### 20.1.14 SW LTR Update MMIO Location (D0I3\_CONTROL\_SW\_LTR\_MMIO\_REG)—Offset 98h

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**0h



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RO	<b>Location Pointer (SW_LAT_DWORD_OFFSET):</b> This register contains the location pointer to the SW LTR register in MMIO space, as an offset from the specified BAR. The value of this register is a don't care, if the Valid bit is not set.
19:4	0h RO	Reserved.
3:1	0h RO	<b>BAR Number (SW_LAT_BAR_NUM):</b> Indicates that the SW LTR update MMIO location is always at BAR0.
0	0h RO	<b>Valid (SW_LAT_VALID)</b>


### 20.1.15 Device IDLE Pointer (DEVICE\_IDLE\_POINTER\_REG)—Offset 9Ch

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**FF100001h



Bit Range	Default and Access	Field Name (ID): Description
31:20	FF1h RO	<b>Device Idle Pointer (DWORD_OFFSET)</b>
19:4	0h RO	Reserved.
3:1	0h RO	<b>BAR Number (BAR_NUM):</b> Indicates that the DevIdle update MMIO location is always at BAR0
0	1h RO	<b>Valid (VALID)</b>


### 20.1.16 Device PG Config (D0I3\_MAX\_POW\_LAT\_PG\_CONFIG)—Offset A0h

#### Access Method

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**80800h





Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RO	Reserved.
19	1h RW	<b>Sleep Enable (SLEEP_EN)</b>
18	0h RW	<b>PG Enable (PGE):</b> If clear, then the controller will never request a PG. If set, then the controller may request PG when proper conditions are met.
17	0h RW	<b>I3 Enable (I3_ENABLE)</b>
16	0h RW	<b>D3 Enable (D3_ENABLE)</b>
15:13	0h RO	Reserved.
12:10	2h RW	<b>Power On Latency Scale (POW_LAT_SCALE)</b>
9:0	0h RW	<b>Power On Latency Value (POW_LAT_VALUE):</b> This value is written by BIOS to communicate to the Driver.


### 20.1.17 General Purpose Read Write 1 (GEN\_REGRW1)—Offset B0h

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	General Purpose RW (GEN_REG_RW1)


### 20.1.18 General Purpose Read Write 2 (GEN\_REGRW2)—Offset B4h

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	General Purpose RW (GEN_REG_RW2)



### 20.1.19 General Purpose Read Write 3 (GEN\_REGRW3)—Offset B8h

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>General Purpose RW (GEN_REG_RW3)</b>


### 20.1.20 General Purpose Read Write 4 (GEN\_REGRW4)—Offset BCh

**Access Method**

**Type:**CFG Register  
(Size: 32 bits)

**Device:**20  
**Function:**1

**Default:**0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>General Purpose RW (GEN_REG_RW4)</b>



## 20.2 xDCI MMIO Device Registers Summary

Table 20-2. Summary of xDCI MMIO Device Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
C700h	C703h	Device Configuration Register (DCFG)—Offset C700h	80004h
C704h	C707h	Device Control Register (DCTL)—Offset C704h	F00000h
C708h	C70Bh	Device Event Enable Register (DEVTEN)—Offset C708h	0h
C70Ch	C70Fh	Device Status Register (DSTS)—Offset C70Ch	520004h
C710h	C713h	Device Generic Command Parameter (DGCMDPAR)—Offset C710h	0h
C714h	C717h	Device Generic Command Register (DGCMD)—Offset C714h	0h
C720h	C723h	Device Active USB Endpoint Enable (DALEPENA)—Offset C720h	0h
C800h	C803h	Device Physical Endpoint-n Command Parameter 2 Register (DEPCMDPAR2)—Offset C800h	0h
C804h	C807h	Device Physical Endpoint-n Command Parameter 1 Register (DEPCMDPAR1)—Offset C804h	0h
C808h	C80Bh	Device Physical Endpoint-n Command Parameter 0 Register (DEPCMDPAR0)—Offset C808h	0h
C80Ch	C80Fh	Device Physical Endpoint-n Command Register (DEPCMD)—Offset C80Ch	0h

### 20.2.1 Device Configuration Register (DCFG)—Offset C700h

#### Access Method


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 80004h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	1 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 1 0 0
RSVD		LPMCAP	NUMP	INTRNUM	RSVD	DEVADDR		DEVSPD

Bit Range	Default and Access	Field Name (ID): Description
31:23	0h RO	Reserved.
22	0h RW	<b>LPM Capable (LPMCAP):</b> The application uses this bit to control the LPM capabilities: 1'b0: LPM capability is not enabled. 1'b1: LPM capability is enabled.
21:17	4h RW	<b>Number of Receive Buffers (NUMP):</b> This bit indicates the number of receive buffers to be reported in the ACK TP.



Bit Range	Default and Access	Field Name (ID): Description
16:12	0h RW	<b>Interrupt Number (INTRNUM):</b> Indicates interrupt number on which non-endpoint-specific device-related interrupts are generated.
11:10	0h RO	Reserved.
9:3	0h RW	<b>Device Address (DEVADDR)</b>
2:0	4h RW	<b>Device Speed (DEVSPD):</b> Indicates the speed at which the application requires the core to connect, or the maximum speed the application can support: 3'b100: SuperSpeed 3'b000: High-speed 3'b001: Full-speed

### 20.2.2 Device Control Register (DCTL)—Offset C704h

**Access Method**

**Type:** MEM Register (Size: 32 bits)                      **Device:** 20  
**Function:** 1


**Default:** F00000h

3			2			2			2			1			1		8				4		0									
1			8			4			0			6			2		0				0		0									
0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RUN_STOP	CSFRST	RSVD	HIRDTHRES					LPM_NYET_thres					KeepConnect	LIHibernationEn	CRS	CSS	RSVD		INITUZENA	ACCEPTUZENA	INITUJIENA	ACCEPTUJIENA	ULSTCHNGREQ		RSVD		RSVD					






Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<p><b>Run/Stop (RUN_STOP):</b> The software writes 1 to this bit to start the device controller operation. To stop the device controller operation, the software must remove any active transfers and write 0 to this bit. When the controller is stopped, it sets the DSTS.DevCtrlHlt bit when the core is idle and the lower layer finishes the disconnect process.</p> <p>The Run/Stop bit must be used in following cases as specified:</p> <ol style="list-style-type: none"> <li>1.After power-on reset and CSR initialization, the software must write 1 to this bit to start the device controller. The controller does not signal connect to the host until this bit is set.</li> <li>2.The software uses this bit to control the device controller to perform a soft disconnect. When the software writes 0 to this bit, the host does not see that the device is connected. The device controller stays in the disconnected state until the software writes 1 to this bit. The minimum duration of keeping this bit cleared: SS: 30ms HS/FS/LS: 10ms</li> </ol> <p>If the software attempts a connect after the soft disconnect or detects a disconnect event, it must set DCTL[8:5] to 5 before reasserting the Run/Stop bit.</p> <ol style="list-style-type: none"> <li>3.When the USB or Link is in a lower power state and the Two Power Rails configuration is selected, software writes 0 to this bit to indicate that it is going to turn off the Core Power Rail. After the software turns on the Core Power Rail again and re-initializes the device controller, it must set this bit to start the device controller.</li> </ol>
30	0h RW	<b>Core Soft Reset (CSFTRST):</b> Resets the all clock domains
29	0h RO	Reserved.
28:24	0h RW	<p><b>HIRD Threshold (HIRDTHRES):</b> The core asserts output signals utmi_l1_suspend_n and utmi_sleep_n on the basis of this signal:</p> <p>The core asserts utmi_l1_suspend_n to put the PHY into Deep Low-Power mode in L1 when both of the following are true:</p> <ul style="list-style-type: none"> <li>-HIRD value is greater than or equal to the value in DCTL.HIRD_Thres[3:0]</li> <li>-HIRD_Thres[4] is set to 1'b1.</li> </ul> <p>The core asserts utmi_sleep_n on L1 when one of the following is true:</p> <ul style="list-style-type: none"> <li>-If the HIRD value is less than HIRD_Thres[3:0] or</li> <li>-HIRD_Thres[4] is set to 1'b0.</li> </ul> <p>Note: This field must be set to '0' during SuperSpeed mode of operation.</p>
23:20	Fh RW	<b>LPM NYET Response Threshold (LPM_NYET_thres):</b> Handshake response to LPM token specified by device application



Bit Range	Default and Access	Field Name (ID): Description
19	0h RW	<p><b>KeepConnect (KeepConnect):</b> When '1', this bit enables the save and restore programming model by preventing the core from disconnecting from the host when DCTL.RunStop is set to '0'. It also enables the Hibernation Request Event to be generated when the link goes to U3 or L2.</p> <p>The device core disconnects from the host when DCTL.RunStop is set to '0'. This bit indicates whether to preserve this behavior ('0'), or if the core should not disconnect when RunStop is set to 0 ('1'). This bit also prevents the LTSSM from automatically going to U0/L0 when the host requests resume from U3/L2.</p>
18	0h RW	<p><b>L1 Hibernation Enable (L1HibernationEn):</b> When this bit is set along with KeepConnect, the device core generates a Hibernation Request Event if L1 is enabled and the HIRD value in the LPM token is larger than the threshold programmed in DCTL.HIRD_Thres. The core will not exit the LPM L1 state until software writes Recovery into the DCTL.UlStChngReq field. This prevents corner cases where the device is entering hibernation at the same time the host is attempting to exit L1.</p>
17	0h RW	<p><b>Controller Restore State (CRS):</b> This command initiates the restore process. When software sets this bit to '1', the controller immediately sets DSTS.RSS to '1'. When the controller has finished the restore process, it sets DSTS.RSS to '0'. Note: When read, this field always returns '0'.</p>
16	0h RW	<p><b>Controller Save State (CSS):</b> This command initiates the save process. When software sets this bit to '1', the controller immediately sets DSTS.SSS to '1'. When the controller has finished the save process, it sets DSTS.SSS to '0'. Note: When read, this field always returns '0'.</p>
15:13	0h RO	Reserved.
12	0h RW	<p><b>Initiate U2 Enable (INITU2ENA):</b> 1'b0: May not initiate U2 (default) 1'b1: May initiate U2 On USB reset, hardware clears this bit to "0". Software sets this bit after receiving SetFeature(U2_ENABLE), and clears this bit when ClearFeature(U2_ENABLE) is received. If DCTL[11] (AcceptU2Ena) is 0, the link immediately exits U2 state.</p>
11	0h RW	<p><b>Accept U2 Enable (ACCEPTU2ENA):</b> 1'b0: Reject U2 except when Force_LinkPM_Accept bit is set (default) 1'b1: Core accepts transition to U2 state if nothing is pending on the application side.</p>



Bit Range	Default and Access	Field Name (ID): Description
10	0h RW	<b>Initiate U1 Enable (INITU1ENA):</b> 1'b0: May not initiate U1 1'b1: May initiate U1 On USB reset, hardware clears this bit to "0". Software sets this bit after receiving SetFeature(U1_ENABLE), and clears this bit when ClearFeature(U1_ENABLE) is received. If DCTL[9] (AcceptU1Ena) is 0, the link immediately exits U1 state.



Bit Range	Default and Access	Field Name (ID): Description
9	0h RW	<p><b>Accept U1 Enable (ACCEPTU1ENA):</b>                      1'b0: Core rejects U1 except when Force_LinkPM_Accept bit is set (default)                      1'b1: Core accepts transition to U1 state if nothing is pending on the application side.                      On USB reset, hardware clears this bit to "0". Software sets this bit after receiving a SetConfiguration command.</p>
8:5	0h WO	<p><b>USB / Link State Change Request (ULSTCHNGREQ):</b>                      Software writes this field to issue a USB/Link state change request. A change in this field indicates a new request to the core. If software wants to issue the same request back-to-back, it must write a 0 to this field between the two requests. The result of the state change request is reflected in the USB/Link State in DSTS. These bits are self-cleared on the MAC Layer exiting suspended state.                      If software is updating other fields of the DCTL register and not intending to force any link state change, then it must write a 0 to this field.                      SS Compliance mode is normally entered and controlled by the remote link partner. Alternatively, the local link can be forced directly into Compliance mode by resetting the SS link with the RUN/STOP bit set to zero. If then '10' is written to the USB/Link State Change field and '1' to RUN/STOP, the Link will go to Compliance. Once in Compliance, 'zero' and '10' may alternately be written to this field to advance the compliance pattern.                      In SS mode:                      ValueRequested Link State Transition:                      0:No Action                      4:SS.Disabled                      5:Rx.Detect                      6:SS.Inactive                      8:Recovery                      10:Compliance                      Others:Reserved                      In HS/FS/LS mode:                      ValueRequested USB state transition                      8:Remote wakeup request                      Others:Reserved                      The Remote wakeup request should be issued 2µs after the device goes into suspend state.                      Note: After coming out of hibernation, software should write 8 (Recovery) into this field to confirm exit from the suspended state</p>
4:0	0h RO	Reserved.

### 20.2.3 Device Event Enable Register (DEV TEN)—Offset C708h

#### Access Method



Type: MEM Register  
(Size: 32 bits)

Device: 20  
Function: 1

Default: 0h

3	2	2	2	1	1	8	4	0								
1	8	4	0	6	2											
0	0	0	0	0	0	0	0	0								
0	0	0	0	0	0	0	0	0								
RSVD					VENDEVTSTR	CVDEN	RSVD	ERRTICERREVTEN	RSVD	U3L2L1SuspEn	RSVD	WKUPEVTEN	ULSTCNGEN	CONNECTDONEVTEN	USBRSTEV TEN	DISSCONNEVTEN

Bit Range	Default and Access	Field Name (ID): Description
31:13	0h RO	Reserved.
12	0h RW	<b>Vendor Device Test LMP Received Event (VENDEVTSTR CVDEN)</b>
11:10	0h RO	Reserved.
9	0h RW	<b>Erratic Error Event Enable (ERRTICERREVTEN)</b>
8:7	0h RO	Reserved.
6	0h RW	<b>U3/L2-L1 Suspend Event Enable (U3L2L1SuspEn)</b>
5	0h RO	Reserved.
4	0h RW	<b>Resume/Remote Wakeup Detected Event Enable (WKUPEVTEN)</b>
3	0h RW	<b>USB/Link State Change Event Enable (ULSTCNGEN)</b>
2	0h RW	<b>Connection Done Enable (CONNECTDONEVTEN)</b>
1	0h RW	<b>USB Reset Enable (USBRSTEV TEN)</b>
0	0h RW	<b>Disconnect Detected Event Enable (DISSCONNEVTEN)</b>

## 20.2.4 Device Status Register (DSTS)—Offset C70Ch

### Access Method



Type: MEM Register  
(Size: 32 bits)

Device: 20  
Function: 1

Default: 520004h

3		2		2		2		1		1		8		4		0	
1		8		4		0		6		2							
0 0 0 0		0 0 0 0		0 0 0 0		0 1 0 1		0 0 1 0		0 0 0 0		0 0 0 0		0 0 0 0		0 1 0 0	
RSVD		DCNRD		RSVD		RSS		SSS		COREIDLE		DEVCTRLHLT		USBLNKST		RXFIFOEMPTY	
												SOFFN				CONNECTSPD	

Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29	0h RO	<b>Device Controller Not Ready (DCNRD):</b> The bit indicates that the core is in the process of completing the state transitions after exiting from hibernation. To complete the state transitions, it takes 256 bus clock cycles from the time DCTL[31].Run/Stop is set. During hibernation, if the UTMI/ULPI PHY is in suspended state, then the 256-bus clock cycle delay starts after the PHY exited suspended state. Software must set DCTL[31].Run/Stop to '1' and wait for this bit to be de-asserted to zero before processing DSTS.USBLnkSt. This bit is valid only when DWC_USB3_EN_PWROPT is set to two and GCTL[1].GblHibernationEn = 1.
28:26	0h RO	Reserved.
25	0h RO	<b>Restore State Status (RSS):</b> When the controller has finished the restore process, it will complete the command by setting DSTS.RSS to '0'.
24	0h RO	<b>Save State Status (SSS):</b> When the controller has finished the save process, it will complete the command by setting DSTS.SSS to '0'.
23	0h RO	<b>Core Idle (COREIDLE):</b> The bit indicates that the core finished transferring all RxFIFO data to system memory, writing out all completed descriptors, and all Event Counts are zero.
22	1h RO	<b>Device Controller Halted (DEVCTRLHLT):</b> This bit is set to 0 when the Run/Stop bit in the DCTL register is set to 1. The core sets this bit to 1 when, after SW sets Run/Stop to '0', the core is idle and the lower layer finishes the disconnect process. When Halted = 1, the core does not generate Device events.



Bit Range	Default and Access	Field Name (ID): Description
21:18	4h RO	<p><b>USB/Link State (USBLNKST):</b> In SS mode:</p> <p>4'h0: U0 4'h1: U1 4'h2: U2 4'h3: U3 4'h4: SS_DIS 4'h5: RX_DET 4'h6: SS_INACT 4'h7: POLL 4'h8: RECOV 4'h9: HRESET 4'ha: CPLY 4'hb: LPBK 4'hf: Resume/Reset</p> <p>In HS/FS/LS mode:</p> <p>4'h0: On state 4'h2: Sleep (L1) state 4'h3: Suspend (L2) state 4'h4: Disconnected state 4'h5: Early Suspend state 4'he: Reset 4'hf: Resume</p>
17	1h RO	<b>RxFIFO Empty (RXFIFOEMPTY)</b>
16:3	0h RO	<p><b>Frame/Microframe Number of the Received SOF (SOFFN):</b> When the core is operating at high-speed: [16:6] indicates the frame number [5:3] indicates the microframe number When the core is operating at full-speed: [16:14] is not used. Software can ignore these 3 bits [13:3] indicates the frame number</p>
2:0	4h RO	<p><b>Connected Speed (CONNECTSPD):</b> Indicates the speed at which the core has come up after speed detection through a chirp sequence:</p> <p>3'b100: SuperSpeed 3'b000: High-speed 3'b001: Full-speed 3'b010: Low-speed 3'b011: Full-speed</p>

## 20.2.5 Device Generic Command Parameter (DGCMDPAR)—Offset C710h


### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1



Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>PARAMETER (PARAMETER):</b> This register indicates the device command parameter. This must be programmed before or along with the device command (DGCMD).


## 20.2.6 Device Generic Command Register (DGCMD)—Offset C714h

### Access Method

Type: MEM Register  
(Size: 32 bits)

Device: 20  
Function: 1

Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:12	0h RO	<b>Command Status (CMDSTATUS):</b> 1: CmdErr – Indicates that the device controller encountered an error while processing the command. 0: Indicates command success
11	0h RO	Reserved.
10	0h NA	<b>Command Active (CMDACT):</b> The software sets this bit to 1 to enable the device controller to execute the generic command. The device controller sets this bit to 0 after executing the command.





Bit Range	Default and Access	Field Name (ID): Description
9	0h RO	Reserved.
8	0h RW	<b>Command Interrupt on Complete (CMDIOC):</b> When this bit is set, the device controller issues a Generic Command Completion event after executing the command. Note that this interrupt is mapped to DCFG.IntrNum. Note: This field must not set to '1' if the DCTL.RunStop field is '0'.
7:0	0h RW	<b>Command Type (CMDTYP):</b> Specifies the type of command the software driver is requesting the core to perform: 02h: Set Periodic Parameters 04h: Set Scratchpad Buffer Array Address Lo 05h: Set Scratchpad Buffer Array Address Hi 07h: Transmit Device Notification 09h: Selected FIFO Flush 0Ah: All FIFO Flush 0Ch: Set Endpoint NRDY 10h: Run SoC Bus LoopBack Test

## 20.2.7 Device Active USB Endpoint Enable (DALEPENA)—Offset C720h

### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0
USBACTEP								

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>USB Active Endpoints (USBACTEP):</b> This field indicates if a USB endpoint is active in the current configuration and interface. Bit[0]: USB EP0-OUT Bit[1]: USB EP0-IN Bit[2]: USB EP1-OUT Bit[3]: USB EP1-IN



### 20.2.8 Device Physical Endpoint-n Command Parameter 2 Register (DEPCMDPAR2)—Offset C800h


Physical\_Endpoint\_number: 0 &lt;= n &lt;= 31; Offset: based offset + (Physical\_Endpoint\_number \* 10'h)

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>PARAMETER (PARAMETER):</b> This register indicates the physical endpoint command Parameter 2. It must be programmed before issuing the command.

### 20.2.9 Device Physical Endpoint-n Command Parameter 1 Register (DEPCMDPAR1)—Offset C804h


Physical\_Endpoint\_number: 0 &lt;= n &lt;= 31; Offset: based offset + (Physical\_Endpoint\_number \* 10'h)

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>PARAMETER (PARAMETER):</b> This register indicates the physical endpoint command Parameter 1. It must be programmed before issuing the command

### 20.2.10 Device Physical Endpoint-n Command Parameter 0 Register (DEPCMDPAR0)—Offset C808h


Physical\_Endpoint\_number: 0 &lt;= n &lt;= 31; Offset: based offset + (Physical\_Endpoint\_number \* 10'h)

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>PARAMETER (PARAMETER):</b> This register indicates the physical endpoint command parameter 0. This must be programmed before or along with the command. For commands needing only one 32-bit parameter, this register must be programmed with the command register.

### 20.2.11 Device Physical Endpoint-n Command Register (DEPCMD)—Offset C80Ch


Physical\_Endpoint\_number: 0 &lt;= n &lt;= 31; Offset: based offset + (Physical\_Endpoint\_number \* 10'h)

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW	<p><b>Command Parameters (COMMANDPARAM):</b> when this register is written:                      For Start Transfer command:                      -[31:16]: StreamID. The USB StreamID assigned to this transfer                      For Start Transfer command applied to an isochronous endpoint:                      -[31:16]: StartMicroFramNum: Indicates the (micro)frame number to which the first TRB applies                      For Update Transfer, End Transfer, and Start New Configuration commands:                      -[22:16]: Transfer Resource Index (XferRscIdx). The hardware-assigned transfer resource index for the transfer, which was returned in response to the Start Transfer command. The application software-assigned transfer resource index for a Start New Configuration command</p>
15:12	0h RW	<p><b>Command Completion Status (CMDSTATUS):</b> Additional information about the completion of this command is available in this field.</p>
11	0h RW	<p><b>HighPriority/ForceRM (HIPRI_FORCERM):</b> HighPriority: Only valid for Start Transfer command                      ForceRM: Only valid for End Transfer command                      ClearPendIN: Only valid for Clear Stall command – Software sets this bit to clear any pending IN transaction (on that endpoint) stuck at the lower layers when a Clear Stall command is issued.</p>
10	0h RW	<p><b>Command Active (CMDACT):</b> Software sets this bit to 1 to enable the device endpoint controller to execute the generic command. The device controller sets this bit to 0 when the CmdStatus field is valid and the endpoint is ready to accept another command. This does not imply that all the effects of the previously-issued command have taken place.</p>
9	0h RW	<p><b>Reserved (Reserved)</b></p>



Bit Range	Default and Access	Field Name (ID): Description
8	0h RW	<b>Command Interrupt on Complete (CMDIOC):</b> When this bit is set, the device controller issues a generic Endpoint Command Complete event after executing the command. Note that this interrupt is mapped to DEPCFG.IntrNum. When the DEPCFG command is executed, the command interrupt on completion goes to the interrupt pointed by the DEPCFG.IntrNum in the current command. Note: This field must not set to '1' if the DCTL.RunStop field is '0'.
7:4	0h RW	<b>Reserved (Reserved)</b>
3:0	0h RW	<b>Command Type (CMDTYP):</b> Specifies the type of command the software driver is requesting the core to perform. 00h: Reserved 01h: Set Endpoint Configuration -64 or 96-bit Parameter 02h: Set Endpoint Transfer Resource Configuration -32-bit Parameter 03h: Get Endpoint State -No Parameter Needed 04h: Set Stall -No Parameter Needed 05h: Clear Stall (see Set Stall) -No Parameter Needed 06h: Start Transfer -64-bit Parameter 07h: Update Transfer -No Parameter Needed 08h: End Transfer -No Parameter Needed 09h: Start New Configuration -No Parameter Needed

## 20.3 xDCI MMIO Global Registers Summary

Table 20-3. Summary of xDCI MMIO Global Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
C100h	C103h	Global SoC Bus Configuration Register 0 (GSBUSCFG0)—Offset C100h	6h
C104h	C107h	Global SoC Bus Configuration Register 1 (GSBUSCFG1)—Offset C104h	F00h
C108h	C10Bh	Global Tx Threshold Control Register (GTXTHRCFG)—Offset C108h	0h
C10Ch	C10Fh	Global Rx Threshold Control Register (GRXTHRCFG)—Offset C10Ch	24400000h
C110h	C113h	Global Core Control Register (GCTL)—Offset C110h	2000h
C114h	C117h	GPMSTS (GPMSTS)—Offset C114h	0h
C118h	C11Bh	Global Status Register (GSTS)—Offset C118h	0h
C130h	C133h	GBUSERRADDRLO (GBUSERRADDRLO)—Offset C130h	0h
C134h	C137h	GBUSERRADDRHI (GBUSERRADDRHI)—Offset C134h	0h
C140h	C143h	GHWPARAMS0 (GHWPARAMS0)—Offset C140h	40204008h
C144h	C147h	GHWPARAMS1 (GHWPARAMS1)—Offset C144h	260C93Bh
C148h	C14Bh	GHWPARAMS2 (GHWPARAMS2)—Offset C148h	8086A0h
C14Ch	C14Fh	GHWPARAMS3 (GHWPARAMS3)—Offset C14Ch	10420085h
C150h	C153h	GHWPARAMS4 (GHWPARAMS4)—Offset C150h	222004h
C154h	C157h	GHWPARAMS5 (GHWPARAMS5)—Offset C154h	4202088h



**Table 20-3. Summary of xDCI MMIO Global Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
C158h	C15Bh	GHWPARAMS6 (GHWPARAMS6)—Offset C158h	2F60020h
C15Ch	C15Fh	GHWPARAMS7 (GHWPARAMS7)—Offset C15Ch	38507E6h
C160h	C163h	GDBGFIFOSPACE (GDBGFIFOSPACE)—Offset C160h	420000h
C164h	C167h	GDBGLTSSM (GDBGLTSSM)—Offset C164h	1010440h
C168h	C16Bh	GDBGGLNMCC (GDBGGLNMCC)—Offset C168h	0h
C16Ch	C16Fh	GDBGGBMU (GDBGGBMU)—Offset C16Ch	0h
C174h	C177h	Global Common Register (GDBGGLSP)—Offset C174h	0h
C178h	C17Bh	GDBGEPINFO0 (GDBGEPINFO0)—Offset C178h	0h
C17Ch	C17Fh	GDBGEPINFO1 (GDBGEPINFO1)—Offset C17Ch	800000h
C300h	C303h	Global Transmit FIFO Size Register N (GTXFIFOSIZ0_0)—Offset C300h	42h
C380h	C383h	GRXFIFOSIZ0_0 (GRXFIFOSIZ0_0)—Offset C380h	385h
C400h	C403h	GEVNTADRLO_0 (GEVNTADRLO_0)—Offset C400h	0h
C404h	C407h	GEVNTADRHI_0 (GEVNTADRHI_0)—Offset C404h	0h
C40Ch	C40Fh	GEVNTCOUNT_0 (GEVNTCOUNT_0)—Offset C40Ch	0h
C610h	C613h	GTXFIFOPRIDEV (GTXFIFOPRIDEV)—Offset C610h	0h

### 20.3.1 Global SoC Bus Configuration Register 0 (GSBUSCFG0)—Offset C100h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 6h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 1 1 0	
RSVD						DATBIGEND	RSVD		INCR256BRSTENA
							INCR128BRSTENA	INCR64BRSTENA	
							INCR32BRSTENA	INCR16BRSTENA	
							INCR8BRSTENA	INCR4BRSTENA	
							INCR4BRSTENA	INCRBRSTENA	



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11	0h RW	<b>Data Access is Big-Endian (DATBIGEND):</b> This bit controls the endian mode for data accesses. 0: Little-endian (default) 1: Big-endian In big-endian mode, DMA access (both read and write) for packet data will utilize a Byte Invariant Big-Endian mode. Note: Since AXI requires byteinvariant endianness, setting DescBigend and DatBigEnd to one causes an address invariant transform to be applied, which is not appropriate. See section 9.3 and 9.4 of the AMBA AXI Specification. Hence for an AXI master (DWC_USB3_MBUS_TYPE=1), this bit must be set to zero.
10:8	0h RO	Reserved.
7	0h RW	<b>INCR256 Burst Type Enable (INCR256BRSTENA):</b> If software set this bit to "1", the master uses INCR to do the 256-beat burst.
6	0h RW	<b>INCR128 Burst Type Enable (INCR128BRSTENA):</b> If software set this bit to "1", the master uses INCR to do the 128-beat burst.
5	0h RW	<b>INCR64 Burst Type Enable (INCR64BRSTENA):</b> If software set this bit to "1", the master uses INCR to do the 64-beat burst.
4	0h RW	<b>INCR32 Burst Type Enable (INCR32BRSTENA):</b> If software set this bit to "1", the master uses INCR to do the 32-beat burst.
3	0h RW	<b>INCR16 Burst Type Enable (INCR16BRSTENA):</b> If software set this bit to "1", the master uses INCR to do the 16-beat burst.
2	1h RW	<b>INCR8 Burst Type Enable (INCR8BRSTENA):</b> if software set this bit to "1", the master uses INCR to do the 8-beat burst
1	1h RW	<b>INCR4 Burst Type Enable (INCR4BRSTENA):</b> When this bit is enabled the controller is allowed to do bursts of beat length 1, 2, 3, and 4
0	0h RW	<b>Undefined Length INCR Burst Type Enable (INCRBrstEna) Input to BUS-GM (INCRBRSTENA):</b> When enabled, this has higher priority than other burst types. For the AHB configuration. if this bit is set to 1, AHB master tries to do only one INCR burst for each transfer unless it has to break it at a 1Kbyte boundary. If this bit is set to 0, the AHB master may still use INCR burst type at the beginning and end bursts of transfers to align the address. The middle bursts are INCR4/8/16, depending when the type is enabled.

### 20.3.2 Global SoC Bus Configuration Register 1 (GSBUSCFG1)—Offset C104h

#### Access Method



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** F00h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 1 1 1	0 0 0 0	0 0 0 0
RSVD					EN1KPAGE	PipeTransLimit	RSVD	

Bit Range	Default and Access	Field Name (ID): Description
31:13	0h RO	Reserved.
12	0h RW	<b>1k Page Boundary Enable (EN1KPAGE):</b> By default (this bit is disabled) the AXI breaks transfers at the 4k page boundary. When this bit is enabled, the AXI master (DMA data) breaks transfers at the 1k page boundary.
11:8	Fh RW	<b>AXI Pipelined Transfers Burst Request Limit (PipeTransLimit):</b> The field controls the number of outstanding pipelined transfers requests the AXI master will push to the AXI slave. Once the AXI master reaches this limit, it will not make more requests on the AXI ARADDR and AWADDR buses until the associated data phases complete. This field is encoded as follows: 0h: 1 request 1h: 2 requests 2h: 3 requests 3h: 4 requests ... Fh: 16 requests
7:0	0h RO	Reserved.

### 20.3.3 Global Tx Threshold Control Register (GTXTHRCFG)—Offset C108h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h





31	28	24	20	16	12	8	4	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0

Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29	0h RO	<b>USB Transmit Packet Count Enable (USBTxPktCntSel):</b> This field enables/disables the USB transmission multi-packet thresholding: 0: USB transmission multi-packet thresholding is disabled, the core can only start transmission on the USB after the entire packet has been fetched into the corresponding TXFIFO. 1: USB transmission multi-packet thresholding is enabled. The core can only start transmission on the USB after USB Transmit Packet Count amount of packets for the USB transaction (burst) are already in the corresponding TXFIFO This mode is only valid in the host mode. It is only used for SuperSpeed.
28	0h RO	Reserved.
27:24	0h RO	<b>USB Transmit Packet Count (USBTxPktCnt):</b> This field specifies the number of packets that must be in the TXFIFO before the core can start transmission for the corresponding USB transaction (burst). This field is only valid when the USB Transmit Packet Count Enable field is set to one. Valid values are from 1 to 15.
23:16	0h RW	<b>USB Maximum TX Burst Size (USBMaxTxBurstSize):</b> When USBTxPktCntSel is one, this field specifies the Maximum Bulk OUT burst the core should do. When the system bus is slower than the USB, TX FIFO can underrun during a long burst. User can program a smaller value to this field to limit the TX burst size that the core can do. It only applies to SS Bulk, Isochronous, and Interrupt OUT endpoints in the host mode. Valid values are from 1 to 16
15:0	0h RO	Reserved.

### 20.3.4 Global Rx Threshold Control Register (GRXTHRCFG)– Offset C10Ch

#### Access Method



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 24400000h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 1 0	0 1 0 0	0 1 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD	USB RxPktCntSel	RSVD	USB RxPktCnt	USB MaxRxBurstSize	RSVD			

Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29	1h RW	<b>USB ReceivePacket Count Enable (USB RxPktCntSel):</b> This field enables/disables the USB reception multi-packet thresholding: n 0: The core can only start reception on the USB when the RX FIFO has space for at least one packet. n 1: The core can only start reception on the USB when the RX FIFO has space for at least USB RxPktCnt amount of packets. This mode is only valid in the host mode. It is only used for SuperSpeed.
28	0h RO	Reserved.
27:24	4h RW	<b>USB Receive Packet Count (USB RxPktCnt):</b> This field specifies space (in number of packets) that must be available in the RX FIFO before the core can start the corresponding USB RX transaction (burst). This field is only valid when the USB Receive Packet Count Enable field is set to one. The valid values are from 1 to 15.
23:19	8h RW	<b>USB Maximum RxBurst Size (USB MaxRxBurstSize):</b> This field is only valid when USB RxPktCntSel is one. This field specifies the Maximum Bulk IN burst the core should do. When the system bus is slower than the USB, RX FIFO can overrun during a long burst. User can program a smaller value to this field to limit the RX burst size that the core can do. It only applies to SS Bulk, Isochronous, and Interrupt IN endpoints in the host mode. Valid values are from 1 to 16.
18:0	0h RO	Reserved.



### 20.3.5 Global Core Control Register (GCTL)—Offset C110h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 2000h

3	2	2	2	1	1	8	4	0						
1	8	4	0	6	2									
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 1 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0						
RSVD				MASTERFILTBYPASS	RSVD	U2RSTECN	FRMSCLDWN	PRTCAPDIR	CORESOFRESET	RSVD	DISSCRAMBLE	RSVD	GblHibernationEn	DSBLCLKGTNG

Bit Range	Default and Access	Field Name (ID): Description
31:19	0h RO	Reserved.
18	0h RW	<b>Master Filter Bypass (MASTERFILTBYPASS):</b> When this bit is set to 1, irrespective of the parameter DWC_USB3_EN_BUS_FILTERS chosen, all the filters in the DWC_usb3_filter module will be bypassed. The double synchronizers to mac_clk preceding the filters will also be bypassed. For enabling the filters, this bit should be 0.
17	0h RO	Reserved.
16	0h RW	<b>U2RSTECN (U2RSTECN):</b> The super speed connection fails during POLL or LMP exchange, the device connects at non-SS mode. If this bit is set, then device attempts three more times to connect at SS, even if it previously failed to operate in SS mode.
15:14	0h RW	<b>FRMSCLDWN (FRMSCLDWN):</b> This field scales down device view of a SOF/USOF/ITP duration. For SS/HS mode: 3h = implements interval to be 15.625 us 2h = implements interval to be 31.25 us 1h = implements interval to be 62.5 us 0h = implements interval to be 125us For FS mode, the scale-down value is multiplied by 8.
13:12	2h RW	<b>Port Capability Direction (PRTCAPDIR):</b> 2'b01: Reserved 2'b10: for Device configurations 2'b11: Reserved
11	0h RW	<b>Core Soft Reset (CORESOFRESET):</b> 1b0 - No soft reset 1b1 - Soft reset



Bit Range	Default and Access	Field Name (ID): Description
10:4	0h RO	Reserved.
3	0h RW	<b>Disable Scrambling (DISSCRAMBLE):</b> Transmit request to Link Partner on next transition to Recovery or Polling.
2	0h RO	Reserved.
1	0h RW	<b>global hibernation enable (GblHibernationEn):</b> This bit enables hibernation at the global level. If hibernation is not enabled via this bit, the PMU immediately accepts the D0->D3 and D3->D0 power state change requests, but does not save or restore any core state. In addition, the PMUs will never drive the PHY interfaces and let the core continue to drive the PHY interfaces.
0	0h RW	<b>Disable Clock Gating (DSBLCLKGTNG):</b> When this bit is set to 1 and the core is in Low Power mode, internal clock gating is disabled. This bit can set to 1 after Power On Reset.

### 20.3.6 GPMSTS (GPMSTS)—Offset C114h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
PortSel	RSVD				U3Wakeup	RSVD	U2Wakeup	

Bit Range	Default and Access	Field Name (ID): Description
31:28	0h WO	<b>PortSel (PortSel)</b>
27:16	0h RO	Reserved.
15:12	0h RO	<b>U3Wakeup (U3Wakeup)</b>
11:9	0h RO	Reserved.
8:0	0h RO	<b>U2Wakeup (U2Wakeup)</b>




### 20.3.7 Global Status Register (GSTS)—Offset C118h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:7	0h RO	Reserved.
6	0h RO	<b>Device Interrupt Pending (Device_IP):</b> This field indicates that there is a pending interrupt pertaining to peripheral (device) operation in the Device event queue
5	0h RO	<b>CSR Timeout (CSRTimeout):</b> When this bit is 1'b1, it indicates that software performed a write or read to a core register that could not be completed within bus clock cycles (default: 65535).
4	0h RO	<b>Bus Error Address Valid (BUSERRADDRVLD):</b> Indicates that the GBUSERRADDR register is valid and reports the first bus address that encounters a bus error.
3:2	0h RO	Reserved.
1:0	0h RO	<b>Current Mode of Operation (CURMOD):</b> Indicates the current mode of operation. 2'b00: Device mode 2'b01: Reserved

### 20.3.8 GBUSERRADDRLO (GBUSERRADDRLO)—Offset C130h



Register GBUSERRADDRLO

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>Bus Address Low (BUSERRADDR):</b> This 64-bit register contains the lower 32 bits of the first bus address that encountered a SoC bus error. It is valid when the GSTS.BusErrAddrVld field is 1. It can only be cleared by resetting the core

### 20.3.9 GBUSERRADDRHI (GBUSERRADDRHI)—Offset C134h


Register GBUSERRADDRHI

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>Bus Address High (BUSERRADDR):</b> This 64-bit register contains the higher 32 bits of the first bus address that encountered a SoC bus error. It is valid when the GSTS.BusErrAddrVld field is 1. It can only be cleared by resetting the core. Note: Only supported in AHB and AXI configurations.

### 20.3.10 GHWPARAMS0 (GHWPARAMS0)—Offset C140h

#### Access Method



**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 40204008h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0					
0 1 0 0	0 0 0 0	0 0 1 0	0 0 0 0	0 1 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 0 0 0					
DWC_USB3_ADWIDTH_31_24				DWC_USB3_SDWIDTH_23_16				DWC_USB3_MDWIDTH_15_8		DWC_USB3_SBUS_TYPE_7_6	DWC_USB3_MBUS_TYPE_5_3		DWC_USB3_MODE_2_0

Bit Range	Default and Access	Field Name (ID): Description
31:24	40h RO	<b>DWC_USB3_ADWIDTH_31_24</b> (DWC_USB3_ADWIDTH_31_24)
23:16	20h RO	<b>DWC_USB3_SDWIDTH_23_16</b> (DWC_USB3_SDWIDTH_23_16)
15:8	40h RO	<b>DWC_USB3_MDWIDTH_15_8</b> (DWC_USB3_MDWIDTH_15_8)
7:6	0h RO	<b>DWC_USB3_SBUS_TYPE_7_6</b> (DWC_USB3_SBUS_TYPE_7_6)
5:3	1h RO	<b>DWC_USB3_MBUS_TYPE_5_3</b> (DWC_USB3_MBUS_TYPE_5_3)
2:0	0h RO	<b>DWC_USB3_MODE_2_0</b> (DWC_USB3_MODE_2_0)


### 20.3.11 GHWPARAMS1 (GHWPARAMS1)—Offset C144h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 260C93Bh




3 1	2 8	2 4	2 0	1 6	1 2	8	4	0		
0 0 0 0	0 0 1 0	0 1 1 0	0 0 0 0	1 1 0 0	1 0 0 0	1 0 0 1	0 0 1 1	1 0 1 1		
RSVD	DWC_USB3_MAC_PHY_CLKS_SYNC_26	DWC_USB3_EN_PWROPT_25_24	DWC_USB3_SPRAM_TYP_23	DWC_USB3_NUM_RAM_22_21	DWC_USB3_DEVICE_NUM_INT_20_15	DWC_USB3_ASPACEWIDTH_14_12	DWC_USB3_REQINFOWIDTH_11_9	DWC_USB3_DATAINFOWIDTH_8_6	DWC_USB3_BURSTWIDTH_5_3	DWC_USB3_IDWIDTH_2_0

Bit Range	Default and Access	Field Name (ID): Description
31:27	0h RO	Reserved.
26	0h RO	<b>DWC_USB3_MAC_PHY_CLKS_SYNC_26</b> (DWC_USB3_MAC_PHY_CLKS_SYNC_26)
25:24	2h RO	<b>DWC_USB3_EN_PWROPT_25_24</b> (DWC_USB3_EN_PWROPT_25_24)
23	0h RO	<b>DWC_USB3_SPRAM_TYP_23</b> (DWC_USB3_SPRAM_TYP_23)
22:21	3h RO	<b>DWC_USB3_NUM_RAM_22_21</b> (DWC_USB3_NUM_RAM_22_21)
20:15	1h RO	<b>DWC_USB3_DEVICE_NUM_INT_20_15</b> (DWC_USB3_DEVICE_NUM_INT_20_15)
14:12	4h RO	<b>DWC_USB3_ASPACEWIDTH_14_12</b> (DWC_USB3_ASPACEWIDTH_14_12)
11:9	4h RO	<b>DWC_USB3_REQINFOWIDTH_11_9</b> (DWC_USB3_REQINFOWIDTH_11_9)
8:6	4h RO	<b>DWC_USB3_DATAINFOWIDTH_8_6</b> (DWC_USB3_DATAINFOWIDTH_8_6)
5:3	7h RO	<b>DWC_USB3_BURSTWIDTH_5_3</b> (DWC_USB3_BURSTWIDTH_5_3)
2:0	3h RO	<b>DWC_USB3_IDWIDTH_2_0</b> (DWC_USB3_IDWIDTH_2_0)

### 20.3.12 GHWPARAMS2 (GHWPARAMS2)—Offset C148h

#### Access Method






**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 8086A0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	8086A0h RO	<b>DWC_USB3_USERID_31_0 (DWC_USB3_USERID_31_0)</b>


### 20.3.13 GHWPARAMS3 (GHWPARAMS3)—Offset C14Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 10420085h



3	2	2	2	1	1	8	4	0		
1	8	4	0	6	2					
0	0 0 1	0 0 0 0	0 1 0 0	0 0 1 0	0 0 0 0	0 0 0 0	1 0 0 0	0 1 0 1		
RSVD	DWC_USB3_CACHE_TOTAL_XFER_RESOURCES_30_23	DWC_USB3_NUM_IN_EPS_22_18	DWC_USB3_NUM_EPS_17_12	DWC_USB3_ULPI_CARKIT_11	DWC_USB3_VENDOR_CTL_INTERFACE_10	ghwparams3_9_8	DWC_USB3_HSPHY_DWIDTH_7_6	DWC_USB3_FSPHY_INTERFACE_5_4	DWC_USB3_HSPHY_INTERFACE_3_2	DWC_USB3_SSPHY_INTERFACE_1_0

Bit Range	Default and Access	Field Name (ID): Description
31	0h RO	Reserved.
30:23	20h RO	<b>DWC_USB3_CACHE_TOTAL_XFER_RESOURCES_30_23</b> (DWC_USB3_CACHE_TOTAL_XFER_RESOURCES_30_23)
22:18	10h RO	<b>DWC_USB3_NUM_IN_EPS_22_18</b> (DWC_USB3_NUM_IN_EPS_22_18)
17:12	20h RO	<b>DWC_USB3_NUM_EPS_17_12</b> (DWC_USB3_NUM_EPS_17_12)
11	0h RO	<b>DWC_USB3_ULPI_CARKIT_11</b> (DWC_USB3_ULPI_CARKIT_11)
10	0h RO	<b>DWC_USB3_VENDOR_CTL_INTERFACE_10</b> (DWC_USB3_VENDOR_CTL_INTERFACE_10)
9:8	0h RO	<b>ghwparams3_9_8</b> (ghwparams3_9_8)
7:6	2h RO	<b>DWC_USB3_HSPHY_DWIDTH_7_6</b> (DWC_USB3_HSPHY_DWIDTH_7_6)
5:4	0h RO	<b>DWC_USB3_FSPHY_INTERFACE_5_4</b> (DWC_USB3_FSPHY_INTERFACE_5_4)
3:2	1h RO	<b>DWC_USB3_HSPHY_INTERFACE_3_2</b> (DWC_USB3_HSPHY_INTERFACE_3_2)
1:0	1h RO	<b>DWC_USB3_SSPHY_INTERFACE_1_0</b> (DWC_USB3_SSPHY_INTERFACE_1_0)




### 20.3.14 GHWPARAMS4 (GHWPARAMS4)—Offset C150h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 222004h



Bit Range	Default and Access	Field Name (ID): Description
31:22	0h RO	Reserved.
21	1h RO	<b>DWC_USB3_EXT_BUFF_CONTROL_21 (DWC_USB3_EXT_BUFF_CONTROL_21)</b>
20:17	1h RO	<b>DWC_USB3_NUM_SS_USB_INSTANCES_20_17 (DWC_USB3_NUM_SS_USB_INSTANCES_20_17)</b>
16:13	1h RO	<b>DWC_USB3_HIBER_SCRATCHBUFS_16_13 (DWC_USB3_HIBER_SCRATCHBUFS_16_13):</b> Number of external scratchpad buffers the core requires to save its internal state in the device mode. Each buffer is assumed to be 4KB
12	0h RO	<b>ghwparams4_12 (ghwparams4_12)</b>
11	0h RO	<b>ghwparams4_11 (ghwparams4_11)</b>
10:9	0h RO	<b>ghwparams4_10_9 (ghwparams4_10_9)</b>



Bit Range	Default and Access	Field Name (ID): Description
8:7	0h RO	<b>ghwparams4_8_7 (ghwparams4_8_7)</b>
6	0h RO	<b>ghwparams4_6 (ghwparams4_6)</b>
5:0	4h RO	<b>DWC_USB3_CACHE_TRBS_PER_TRANSFER_5_0 (DWC_USB3_CACHE_TRBS_PER_TRANSFER_5_0)</b>

### 20.3.15 GHWPARAMS5 (GHWPARAMS5)—Offset C154h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 4202088h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 1 0 0	0 0 1 0	0 0 0 0	0 0 1 0	0 0 0 0	1 0 0 0	1 0 0 0	0
RSVD	DWC_USB3_DFQ_FIFO_DEPTH_27_22	DWC_USB3_DWQ_FIFO_DEPTH_21_16	DWC_USB3_TXQ_FIFO_DEPTH_15_10	DWC_USB3_RXQ_FIFO_DEPTH_9_4	DWC_USB3_BMU_BUSGM_DEPTH_3_0			

Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	Reserved.
27:22	10h RO	<b>DWC_USB3_DFQ_FIFO_DEPTH_27_22 (DWC_USB3_DFQ_FIFO_DEPTH_27_22)</b>
21:16	20h RO	<b>DWC_USB3_DWQ_FIFO_DEPTH_21_16 (DWC_USB3_DWQ_FIFO_DEPTH_21_16)</b>



Bit Range	Default and Access	Field Name (ID): Description
15:10	8h RO	<b>DWC_USB3_TXQ_FIFO_DEPTH_15_10</b> (DWC_USB3_TXQ_FIFO_DEPTH_15_10)
9:4	8h RO	<b>DWC_USB3_RXQ_FIFO_DEPTH_9_4</b> (DWC_USB3_RXQ_FIFO_DEPTH_9_4)
3:0	8h RO	<b>DWC_USB3_BMU_BUSGM_DEPTH_3_0</b> (DWC_USB3_BMU_BUSGM_DEPTH_3_0)


### 20.3.16 GHWPARAMS6 (GHWPARAMS6)—Offset C158h

**Access Method**


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 2F60020h



Bit Range	Default and Access	Field Name (ID): Description
31:16	2F6h RO	<b>DWC_USB3_RAM0_DEPTH_31_16</b> (DWC_USB3_RAM0_DEPTH_31_16)
15	0h RO	<b>BusFiltrsSupport (BusFiltrsSupport)</b>
14	0h RO	<b>BCSupport (BCSupport)</b>
13	0h RO	<b>OTG_SS_Support (OTG_SS_Support):</b> 1'b0: No 3.0 support  1'b1: 3.0 support
12	0h RO	<b>ADPSupport (ADPSupport)</b>
11	0h RO	<b>HNPSupport (HNPSupport)</b>



Bit Range	Default and Access	Field Name (ID): Description
10	0h RO	<b>SRPSupport (SRPSupport):</b> The application uses this bit to determine the DWC_usb3 core’s SRP support.  1’b0: SRP support is not enabled &lt;br> 1’b1: SRP support is enabled
9:6	0h RO	Reserved.
5:0	20h RO	<b>DWC_USB3_PSQ_FIFO_DEPTH_5_0 (DWC_USB3_PSQ_FIFO_DEPTH_5_0)</b>


### 20.3.17 GHWPARAMS7 (GHWPARAMS7)—Offset C15Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 38507E6h



Bit Range	Default and Access	Field Name (ID): Description
31:16	385h RO	<b>DWC_USB3_RAM2_DEPTH_31_16 (DWC_USB3_RAM2_DEPTH_31_16)</b>
15:0	7E6h RO	<b>DWC_USB3_RAM1_DEPTH_15_0 (DWC_USB3_RAM1_DEPTH_15_0)</b>

### 20.3.18 GDBGFIFOSPACE (GDBGFIFOSPACE)—Offset C160h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1



**Default:** 420000h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
SPACE_AVAILABLE				reserved_16_8		FIFO_QUEUE_SELECT		

Bit Range	Default and Access	Field Name (ID): Description
31:16	42h RO	<b>SPACE_AVAILABLE (SPACE_AVAILABLE)</b>
15:8	0h RO	<b>reserved_16_8 (reserved_16_8)</b>
7:0	0h RW	<b>FIFO_QUEUE_SELECT (FIFO_QUEUE_SELECT):</b> [8:5] indicates the FIFO/Queue Type [4:0] indicates the FIFO/Queue Number

### 20.3.19 GDBGLTSSM (GDBGLTSSM)—Offset C164h


**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 1010440h

3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	0	0	0	0	0			
0	0	0	1	0	0	0	0	0			
RSVD		X3_XS_SWAPPING		X3_DS_HOST_SHUTDOWN		PRTDIRECTION		LTDBTIMEOUT			
LTDBLINKSTATE				LTDBSUBSTATE				ELASTICBUFFERMODE			
TXECLDLE		RXPOLARITY		TxDetRxLoopback		LTDBPhyCmdState		POWERDOWN			
RXEQTRAIN		TXDEEMPHASIS		LTDBClkState				TXSWING			
RXTERMINATION		TXONESZEROS									



Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29	0h RO	<b>X3_XS_SWAPPING (X3_XS_SWAPPING)</b>
28	0h RO	<b>X3_DS_HOST_SHUTDOWN (X3_DS_HOST_SHUTDOWN)</b>
27	0h RO	<b>PRTDIRECTION (PRTDIRECTION):</b> 1'b0: Upstream 1'b1: Downstream
26	0h RO	<b>LTDBTIMEOUT (LTDBTIMEOUT)</b>
25:22	4h RO	<b>LTDBLINKSTATE (LTDBLINKSTATE)</b>
21:18	0h RO	<b>LTDBSUBSTATE (LTDBSUBSTATE)</b>
17	0h RO	<b>ELASTICBUFFERMODE (ELASTICBUFFERMODE)</b>
16	1h RO	<b>TXELECLDLE (TXELECLDLE)</b>
15	0h RO	<b>RXPOLARITY (RXPOLARITY)</b>
14	0h RO	<b>TxDetRxLoopback (TxDetRxLoopback)</b>
13:11	0h RO	<b>LTDBPhyCmdState (LTDBPhyCmdState):</b> 000: PHY_IDLE 001: PHY_DET 010: PHY_DET_3 011: PHY_PWR_DLY 100: PHY_PWR_A 101: PHY_PWR_B
10:9	2h RO	<b>POWERDOWN (POWERDOWN)</b>
8	0h RO	<b>RXEQTRAIN (RXEQTRAIN)</b>
7:6	1h RO	<b>TXDEEMPHASIS (TXDEEMPHASIS)</b>
5:3	0h RO	<b>LTDBClkState (LTDBClkState):</b> 000: CLK_NORM 001: CLK_TO_P3 010: CLK_WAIT1 011: CLK_P3 100: CLK_TO_P0 101: CLK_WAIT2





Bit Range	Default and Access	Field Name (ID): Description
2	0h RO	<b>TXSWING (TXSWING)</b>
1	0h RO	<b>RXTERMINATION (RXTERMINATION)</b>
0	0h RO	<b>TXONESZEROS (TXONESZEROS)</b>


### 20.3.20 GDBGLNMCC (GDBGLNMCC)—Offset C168h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8:0	0h RO	<b>LNMCC_BERC (LNMCC_BERC)</b>


### 20.3.21 GDBGBMU (GDBGBMU)—Offset C16Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	<b>BMU_BCU (BMU_BCU)</b>
7:4	0h RO	<b>BMU_DCU (BMU_DCU)</b>
3:0	0h RO	<b>BMU_CCU (BMU_CCU)</b>


### 20.3.22 Global Common Register (GDBGLSP)—Offset C174h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>LSPDEBUG (LSPDEBUG)</b>

### 20.3.23 GDBGEPINFO0 (GDBGEPINFO0)—Offset C178h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
EPDEBUG								

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	EPDEBUG (EPDEBUG)

### 20.3.24 GDBGEPINFO1 (GDBGEPINFO1)—Offset C17Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 800000h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	1 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
EPDEBUG								

Bit Range	Default and Access	Field Name (ID): Description
31:0	800000h RO	EPDEBUG (EPDEBUG)

### 20.3.25 Global Transmit FIFO Size Register N (GTXFIFOSIZ0\_0)—Offset C300h


FIFO\_number: 0<math>\leq n \leq 15</math>  
Offset: C300h + FIFO\_number \* 04h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 42h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW	TXFSTADDR_N (TXFSTADDR_N)
15:0	42h RW	TXFDEP_N (TXFDEP_N)


### 20.3.26 GRXFIFOSIZO\_0 (GRXFIFOSIZO\_0)—Offset C380h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 385h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW	RXFSTADDR_N (RXFSTADDR_N)
15:0	385h RW	RXFDEP_N (RXFDEP_N)


### 20.3.27 GEVNTADRLO\_0 (GEVNTADRLO\_0)—Offset C400h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	EVNTADRLO (EVNTADRLO)


### 20.3.28 GEVNTADRHI\_0 (GEVNTADRHI\_0)—Offset C404h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	EVNTADRHI (EVNTADRHI)



### 20.3.29 GEVNTCOUNT\_0 (GEVNTCOUNT\_0)—Offset C40Ch

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h NA	<b>EVNTCOUNT (EVNTCOUNT)</b>


### 20.3.30 GTXFIFOPRIDEV (GTXFIFOPRIDEV)—Offset C610h

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 1

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h RW	<b>gtxfifoprdev (gtxfifoprdev)</b>

§ §



# 21 Thermal Subsystem (D20: F2)

## 21.1 Thermal Reporting Configuration Registers Summary

Table 21-1. Summary of Thermal Reporting Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	1h	Vendor Identification (VID)—Offset 0h	8086h
2h	3h	Device Identification (DID)—Offset 2h	See register
4h	5h	Command (CMD)—Offset 4h	0h
6h	7h	Status (STS)—Offset 6h	10h
8h	8h	Revision Identification (RID)—Offset 8h	0h
9h	9h	Programming Interface (PI)—Offset 9h	0h
Ah	Ah	Sub Class Code (SCC)—Offset Ah	80h
Bh	Bh	Base Class Code (BCC)—Offset Bh	11h
Ch	Ch	Cache Line Size (CLS)—Offset Ch	0h
Dh	Dh	Latency Timer (LT)—Offset Dh	0h
Eh	Eh	Header Type (HTYPE)—Offset Eh	0h
10h	13h	Thermal Base (TBAR)—Offset 10h	4h
14h	17h	Thermal Base High DWord (TBARH)—Offset 14h	0h
2Ch	2Dh	Subsystem Vendor ID (SVID)—Offset 2Ch	0h
2Eh	2Fh	Subsystem ID (SID)—Offset 2Eh	0h
34h	37h	Capabilities Pointer (CAP_PTR)—Offset 34h	50h
3Ch	3Ch	Interrupt Line (INTLN)—Offset 3Ch	0h
3Dh	3Dh	Interrupt Pin (INTPN)—Offset 3Dh	0h
40h	43h	BIOS Assigned Thermal Base Address (TBARB)—Offset 40h	4h
44h	47h	BIOS Assigned Thermal Base High DWord (TBARBH)—Offset 44h	0h
48h	48h	Control Bits (CB)—Offset 48h	0h
50h	51h	PCI Power Management Capability ID (PID)—Offset 50h	8001h
52h	53h	Power Management Capabilities (PC)—Offset 52h	23h
54h	57h	Power Management Control And Status (PCS)—Offset 54h	8h
80h	81h	Message Signaled Interrupt Identifiers (MID)—Offset 80h	5h
82h	83h	Message Signaled Interrupt Message Control (MC)—Offset 82h	0h
84h	87h	Message Signaled Interrupt Message Address (MA)—Offset 84h	0h
88h	8Bh	Message Signaled Interrupt Message Data (MD)—Offset 88h	0h

### 21.1.1 Vendor Identification (VID)—Offset 0h


#### Access Method



**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 2

**Default:** 8086h



Bit Range	Default and Access	Field Name (ID): Description
15:0	8086h RO	<b>Vendor ID (VID):</b> Indicates that Intel is the vendor.


### 21.1.2 Device Identification (DID)—Offset 2h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 2

**Default:** See register



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RO	<b>Device ID (DID):</b> Indicates the device number for Thermal controller See the Device and Version ID Table in Volume 1 for the default value.

### 21.1.3 Command (CMD)—Offset 4h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h





15	12	8	4	0										
0	0	0	0	0										
RSVD				ID	FBE	SEN	WCC	PER	VPS	MWI	SCE	BME	MSE	IOS

Bit Range	Default and Access	Field Name (ID): Description
15:11	0h RO	Reserved.
10	0h RW	<b>Interrupt Disable (ID):</b> Enables the device to assert an INTx#. When set, the Thermal logics INTx# signal will be de-asserted. When cleared AND MSI is not enabled, the INTx# signal may be asserted. NOTE: this bit has no affect on MSI generation.
9	0h RO	<b>Fast Back to Back Enable (FBE):</b> Not implemented. Hardwired to 0.
8	0h RW	<b>SERR Enable (SEN):</b> When set to 1 and an error occurs, SERR# is signaled to the system.
7	0h RO	<b>Wait Cycle Control (WCC):</b> Not implemented. Hardwired to 0.
6	0h RO	<b>Parity Error Response (PER):</b> Not implemented. Hardwired to 0.
5	0h RO	<b>VGA Palette Snoop (VPS):</b> Not implemented. Hardwired to 0.
4	0h RO	<b>Memory Write and Invalidate Enable (MWI):</b> Not implemented. Hardwired to 0.
3	0h RO	<b>Special Cycle Enable (SCE):</b> Not implemented. Hardwired to 0.
2	0h RW	<b>Bus Master Enable (BME):</b> When 1, enables
1	0h RW	<b>Memory Space Enable (MSE):</b> When set, enables memory space accesses to the Thermal registers.
0	0h RO	<b>I/O Space (IOS):</b> The Thermal logic does not implement IO Space, therefore this bit is hardwired to 0.

### 21.1.4 Status (STS)—Offset 6h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 2

**Default:** 10h



15			12			8			4		0
0	0	0	0	0	0	0	0	0	0	1	0
DPE	SERRS	RMA	RTA	STA	DEVT	MDPE	FBC	RSVD	C66	CLIST	IS
											RSVD

Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	<b>Detected Parity Error (DPE):</b> This bit is set whenever a parity error is seen on the internal interface for this function, regardless of the setting of bit 6 in the command register. Software clears this bit by writing a '1' to this bit location. The thermal sensor unit never checks parity.
14	0h RW/1C	<b>SERR# Status (SERRS):</b> Not implemented. Hardwired to 0.
13	0h RO	<b>Received Master Abort (RMA):</b> Not implemented. Hardwired to 0.
12	0h RO	<b>Received Target Abort (RTA):</b> Not implemented. Hardwired to 0.
11	0h RW/1C	<b>Signaled Target-Abort (STA):</b> May be asserted on errors
10:9	0h RO	<b>DEVSEL# Timing Status (DEVT):</b> Does not apply. Hardwired to 0.
8	0h RO	<b>Master Data Parity Error (MDPE):</b> Not implemented. Hardwired to 0.
7	0h RO	<b>Fast Back to Back Capable (FBC):</b> Does not apply. Hardwired to 0.
6	0h RO	Reserved.
5	0h RO	<b>66 MHz Capable (C66):</b> Does not apply. Hardwired to 0.
4	1h RO	<b>Capabilities List Exists (CLIST):</b> Indicates that the controller contains a capabilities pointer list. The first item is pointed to by looking at configuration offset 34h.
3	0h RO	<b>Interrupt Status (IS):</b> Reflects the state of the INTx# signal at the input of the enable/disable circuit. This bit is a 1 when the INTx# is asserted. This bit is a 0 after the interrupt is cleared (independent of the state of the Interrupt Disable bit in the command register). This bit is not set if MSI is enabled.
2:0	0h RO	Reserved.

### 21.1.5 Revision Identification (RID)—Offset 8h


#### Access Method

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2



Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO/V	<b>Revision ID (RID):</b> Indicates the device specific revision identifier.


### 21.1.6 Programming Interface (PI)—Offset 9h

#### Access Method

Type: CFG Register  
(Size: 8 bits)

Device: 20  
Function: 2

Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Programming Interface (PI):</b> PCH Thermal logic has no standard programming interface.


### 21.1.7 Sub Class Code (SCC)—Offset Ah

#### Access Method

Type: CFG Register  
(Size: 8 bits)

Device: 20  
Function: 2

Default: 80h





Bit Range	Default and Access	Field Name (ID): Description
7:0	80h RO	<b>Sub Class Code (SCC):</b> Value assigned to PCH Thermal logic.


### 21.1.8 Base Class Code (BCC)—Offset Bh

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 11h



Bit Range	Default and Access	Field Name (ID): Description
7:0	11h RO	<b>Base Class Code (BCC):</b> Value assigned to PCH Thermal logic.


### 21.1.9 Cache Line Size (CLS)—Offset Ch

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Cache Line Size (CLS):</b> Doesn't apply to PCI Bus Target-only devices.

### 21.1.10 Latency Timer (LT)—Offset Dh


**Access Method**



**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RO	<b>Latency Timer (LT):</b> Doesn't apply to PCI Bus Target-only devices.


### 21.1.11 Header Type (HTYPE)—Offset Eh

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	<b>Multi-Function Device (MFD):</b> This bit is '0' because a multi-function device only needs to be marked as such in Function 0, and the Thermal registers are not in Function 0.
6:0	0h RO	<b>Header Type (HTYPE):</b> Implements Type 0 Configuration header.

### 21.1.12 Thermal Base (TBAR)—Offset 10h

This BAR creates 4K bytes of memory space to signify the base address of Thermal memory mapped configuration registers. This memory space is active when the Command (CMD) register Memory Space Enable (MSE) bit is set and either TBAR[31:12] or TBARH are programmed to a non-zero address. This BAR is owned by the Operating System, and allows the OS to locate the Thermal registers in system memory space.


**Access Method**



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 2

**Default:** 4h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>Thermal Base Address (TBA):</b> Base address for the Thermal logic memory mapped configuration registers. 4KB bytes are requested by hardwiring bits 11:4 to 0's.
11:4	0h RO	Reserved.
3	0h RO	<b>Prefetchable (PREF):</b> Indicates that this BAR is NOT prefetchable.
2:1	2h RO	<b>Address Range (ADDRNG):</b> Indicates that this BAR can be located anywhere in 64 bit address space.
0	0h RO	<b>Space Type (SPTYP):</b> Indicates that this BAR is located in memory space.

### 21.1.13 Thermal Base High DWord (TBAH)—Offset 14h


This BAR extension holds the high 32 bits of the 64 bit TBAR. In conjunction with TBAR, it creates 4 KB of memory space to signify the base address of Thermal memory mapped configuration registers.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Thermal Base Address High (TBAH):</b> TBAR bits 61:32.

### 21.1.14 Subsystem Vendor ID (SVID)—Offset 2Ch

This register should be implemented for any function that could be instantiated more than once in a given system,. The SVID register, in combination with the Subsystem ID register, enables the operating environment to distinguish one subsystem from the other(s).


Software (BIOS) will write the value to this register. After that, the value can be read, but writes to the register will have no effect. The write to this register should be combined with the write to the SID to create one 32-bit write. This register is not affected by D3HOT to D0 reset.

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RW/O	<b>SVID (SVID):</b> These RWO bits have no PCH functionality.

### 21.1.15 Subsystem ID (SID)—Offset 2Eh

This register should be implemented for any function that could be instantiated more than once in a given system,. The SID register, in combination with the Subsystem Vendor ID register make it possible for the operating environment to distinguish one subsystem from the other(s).


Software (BIOS) will write the value to this register. After that, the value can be read, but writes to the register will have no effect. The write to this register should be combined with the write to the SVID to create one 32-bit write. This register is not affected by D3HOT to D0 reset.

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:0	0h RW/O	<b>SID (SID):</b> These RWO bits have no PCH functionality.


### 21.1.16 Capabilities Pointer (CAP\_PTR)—Offset 34h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 2

**Default:** 50h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	50h RO	<b>Capability Pointer (CP):</b> Indicates that the first capability pointer offset is offset 50h (Power Management Capability).


### 21.1.17 Interrupt Line (INTLN)—Offset 3Ch

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<b>Interrupt Line (INTLN):</b> PCH hardware does not use this field directly. It is used to communicate to software the interrupt line that the interrupt pin is connected to.


### 21.1.18 Interrupt Pin (INTPN)—Offset 3Dh

**Access Method**

**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:4	0h RO	Reserved.
3:0	0h RW/O	<b>Interrupt Pin (INTPN):</b> This reflects the value of interrupt pin used by this device.

### 21.1.19 BIOS Assigned Thermal Base Address (TBARB)—Offset 40h


This BAR creates 4K bytes of memory space to signify the base address of Thermal memory mapped configuration registers. This memory space is active when TBARB.SPTYPEN is asserted. This BAR is owned by the BIOS, and allows the BIOS to locate the Thermal registers in system memory space. If both TBAR and TBARB are programmed, then the OS and BIOS each have their own independent view of the Thermal registers, and must use the TSIU, TCIU, and TBIU registers to denote Thermal registers ownership/availability. CONTRADICTS EARLY BLUE STATEMENT

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 2

**Default:** 4h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>Thermal Base Address (TBA):</b> Base address for the Thermal logic memory mapped configuration registers. 4KB bytes are requested by hardwiring bits 11:4 to 0's.
11:4	0h RO	Reserved.
3	0h RO	<b>Prefetchable (PREF):</b> Indicates that this BAR is NOT prefetchable.
2:1	2h RO	<b>Address Range (ADDRNG):</b> Indicates that this BAR can be located anywhere in 64 bit address space.
0	0h RW	<b>Space Type Enable (SPTYPEN):</b> When set to 1b by software, enables the decode of this memory BAR.

### 21.1.20 BIOS Assigned Thermal Base High DWord (TBARBH)—Offset 44h


This BAR extension holds the high 32 bits of the 64 bit TBARB.

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Thermal Base Address High (TBAH):</b> TBAR bits 61:32.

### 21.1.21 Control Bits (CB)—Offset 48h


#### Access Method



**Type:** CFG Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:1	0h RO	Reserved.
0	0h RW	<b>UR Reporting Enable (URRE):</b> When '1', the agent will set the URD bit. If SERR# enable (SEN) is set, then the agent will also send SERR# to the system. Note that both URRE and SEN must be set to generate an SERR#.


### 21.1.22 PCI Power Management Capability ID (PID)—Offset 50h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 2

**Default:** 8001h



Bit Range	Default and Access	Field Name (ID): Description
15:8	80h RO	<b>Next Capability (NEXT):</b> Indicates that the next capability is MSI.
7:0	1h RO	<b>Cap ID (CAP):</b> Indicates that this pointer is a PCI power management capability

### 21.1.23 Power Management Capabilities (PC)—Offset 52h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 2



Default: 23h

15			12				8			4			0		
0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	1
PMES				D2S	D1S	AUXC			DSI	RSVD	PMEC	VS			

Bit Range	Default and Access	Field Name (ID): Description
15:11	0h RO	<b>PME_Support (PMES):</b> Indicates PME# is not supported
10	0h RO	<b>D2_Support (D2S):</b> The D2 state is not supported.
9	0h RO	<b>D1_Support (D1S):</b> The D1 state is not supported.
8:6	0h RO	<b>Aux_Current (AUXC):</b> PME# from D3COLD state is not supported, therefore this field is 000b..
5	1h RO	<b>Device Specific Initialization (DSI):</b> Indicates that device-specific initialization is required.
4	0h RO	Reserved.
3	0h RO	<b>PME Clock (PMEC):</b> Does not apply. Hardwired to 0.
2:0	3h RO	<b>Version (VS):</b> Indicates support for Revision 1.2 of the PCI Power Management Specification.

### 21.1.24 Power Management Control And Status (PCS)—Offset 54h

#### Access Method

Type: CFG Register  
(Size: 32 bits)

Device: 20  
Function: 2

Default: 8h

3		2		2		2		1		1		8		4		0	
1		8		4		0		6		2		0		0		0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
RSVD				B23	RSVD			PMES	RSVD			PMEE	RSVD		NOSOFTRST	RSVD	PS



Bit Range	Default and Access	Field Name (ID): Description
31:23	0h RO	Reserved.
22	0h RO	<b>B2/B3 Support (B23):</b> Does not apply. Hardwired to 0.
21:16	0h RO	Reserved.
15	0h RO	<b>PME Status (PMES):</b> This bit is always zero, since this PCI Function does not generate PME#
14:9	0h RO	Reserved.
8	0h RO	<b>PME Enable (PMEE):</b> This bit is always zero, since this PCI Function does not generate PME#
7:4	0h RO	Reserved.
3	1h RO	<b>No Soft Reset (NOSOFTRST):</b> ), this bit indicates that devices transitioning from D3HOT to D0 because of PowerState commands do not perform an internal reset. Configuration context is preserved. Upon transition from D3HOT to D0 initialized state, no additional operating system intervention is required to preserve Configuration Context beyond writing the PowerState bits.
2	0h RO	Reserved.
1:0	0h RW	<b>Power State (PS):</b> This field is used both to determine the current power state of the Thermal controller and to set a new power state. The values are: 00 = D0 state 11 = D3HOT state If software attempts to write a value of 10b or 01b in to this field, the write operation must complete normally, however, the data is discarded and no state change occurs. When in the D3HOT states, the Thermal controller's configuration space is available, but the I/O and memory spaces are not. Additionally, interrupts are blocked. When software changes this value from the D3 HOT state to the D0 state, no internal warm (soft) reset is generated.


### 21.1.25 Message Signaled Interrupt Identifiers (MID)—Offset 80h

#### Access Method

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 2

**Default:** 5h



Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RO	<b>Next Pointer (NEXT):</b> Indicates this is the last pointer
7:0	5h RO	<b>Capability ID (CID):</b> Capabilities ID indicates MSI.


### 21.1.26 Message Signaled Interrupt Message Control (MC)—Offset 82h

**Access Method**

**Type:** CFG Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RO	Reserved.
7	0h RO	<b>64 Bit Address Capable (C64):</b> Capable of generating a 32-bit message only.
6:4	0h RW	<b>Multiple Message Enable (MME):</b> These bits are RW for software compatibility, but only one message is ever sent by the root port.
3:1	0h RO	<b>Multiple Message Capable (MMC):</b> Only one message is required.
0	0h RW	<b>MSI Enable (MSIE):</b> If set, MSI is enabled and traditional interrupt pins are not used to generate interrupts. CMD.BME must be set for an MSI to be generated. If CMD.BME is cleared, and this bit is set, no interrupts (not even pin based) are generated.




### 21.1.27 Message Signaled Interrupt Message Address (MA)—Offset 84h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RW	<b>Address (ADDR):</b> Lower 32 bits of the system specified message address, always DW aligned.
1:0	0h RO	Reserved.


### 21.1.28 Message Signaled Interrupt Message Data (MD)—Offset 88h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	0h RW	<b>Data (DATA):</b> This 16-bit field is programmed by system software if MSI is enabled. Its content is driven onto the lower word (PCI AD[15:0]) during the data phase of the MSI memory write transaction.



## 21.2 Thermal Reporting Memory Mapped Registers Summary

The Thermal Reporting Registers are located in the Memory Space mapped by TBAR (OS) and/or TBARB (BIOS), in the offset range from 0h to 0FFh. All registers are reset by PLTRST#.

**Table 21-2. Summary of Thermal Reporting Memory Mapped Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	1h	Temperature (TEMP)—Offset 0h	0h
4h	4h	Thermal Sensor Control (TSC)—Offset 4h	0h
6h	6h	Thermal Sensor Status (TSS)—Offset 6h	0h
8h	8h	Thermal Sensor Enable and Lock (TSEL)—Offset 8h	0h
Ah	Ah	Thermal Sensor Reporting Enable and Lock (TSREL)—Offset Ah	0h
Ch	Ch	Thermal Sensor SMI Control (TSMIC)—Offset Ch	0h
10h	11h	Catastrophic Trip Point (CTT)—Offset 10h	1FFh
14h	15h	Thermal Alert High Value (TAHV)—Offset 14h	0h
18h	19h	Thermal Alert Low Value (TALV)—Offset 18h	0h
1Ch	1Dh	Thermal Sensor Power Management (TSPM)—Offset 1Ch	800h
40h	43h	Throttle Levels (TL)—Offset 40h	0h
50h	53h	Throttle Level 2 (TL2)—Offset 50h	0h
60h	61h	PCH Hot Level (PHL)—Offset 60h	0h
62h	62h	PHL Control (PHLC)—Offset 62h	0h
80h	80h	Thermal Alert Status (TAS)—Offset 80h	0h
82h	82h	PCI Interrupt Event Enables (TSPIEN)—Offset 82h	0h
84h	84h	General Purpose Event Enables (TSGPEN)—Offset 84h	0h
F0h	F0h	Thermal Controller Function Disable (TCFD)—Offset F0h	0h


### 21.2.1 Temperature (TEMP)—Offset 0h

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
15:9	0h RO	Reserved.
8:0	0h RO	<b>TS Reading (TSR):</b> The die temperature with resolution of degree C and an offset of -50C. Thus a reading of 0x121 is 94.5C.

### 21.2.2 Thermal Sensor Control (TSC)—Offset 4h

This register controls the operation of the thermal sensor.

#### Access Method

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h

7	0	0	0	4	0	0	0	0
PLDB	RSVD						CPDE	

Bit Range	Default and Access	Field Name (ID): Description
7	0h RW/O/L	<b>Policy Lock-Down Bit (PLDB):</b> When written to 1, this bit prevents any more writes to this register (offset 04h) and to CTT (offset 0x10)
6:1	0h RO	Reserved.
0	0h RW/L	<b>Catastrophic Power-Down Enable (CPDE):</b> When set to 1, the power management logic (PMC) transitions to the S5 state when a catastrophic temperature is detected by the sensor. The transition to the S5 state must be unconditional (like the Power Button Override Function). Note that the thermal sensor and response logic is in the core/main power well, therefore, detection of a catastrophic temperature is limited to times when this well is powered and out of reset.

### 21.2.3 Thermal Sensor Status (TSS)—Offset 6h

This read only register provides trip point and other status of the thermal sensor.

#### Access Method

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



7				4				0
0	0	0	0	0	0	0	0	0
RSVD				TSDSS	GPES	SMIS	RSVD	

Bit Range	Default and Access	Field Name (ID): Description
7:5	0h RO	Reserved.
4	0h RO	<b>Thermal Sensor Dynamic Shutdown Status (TSDSS):</b> Thermal Sensor Dynamic Shutdown Status (TSDSS): This bit indicates the status of the thermal sensor circuit when TSEL.ETS=1. 1: thermal sensor is fully operational 0: thermal sensor is in a dynamic shutdown state
3	0h RW/1C	<b>GPE Status (GPES):</b> Set when GPE is enabled for a trip event. SW must write a 1 to this bit to clear the GPE status. Note that GPE can be configured to cause an SMI or SCI. As long as this bit is set, the GPE indication to the global GPE logic is asserted..
2	0h RW/1C	<b>SMI Status (SMIS):</b> Set when SMI is enabled for a trip event. SW must write a 1 to this bit to clear the SMI status. As long as this bit is set, the SMI indication to the global SMI logic is asserted.
1:0	0h RO	Reserved.

### 21.2.4 Thermal Sensor Enable and Lock (TSEL)—Offset 8h

This register controls the operation of the thermal sensor.

#### Access Method

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h

7				4				0
0	0	0	0	0	0	0	0	0
PLDB	RSVD						ETS	



Bit Range	Default and Access	Field Name (ID): Description
7	0h RW/O/L	<b>Policy Lock-Down Bit (PLDB):</b> Policy Lock-Down Bit: When written to 1, this bit prevents any more writes to this register and to TTCB, Test1, Test2, Test3, Test4, Test5, Test6 and Test7 registers.
6:1	0h RO	Reserved.
0	0h RW/L	<b>Enable TS (ETS):</b> 1: Enables the thermal sensor. Until this bit is set, no thermometer readings or trip events will occur. If SW reads the TEMP register before the sensor is enabled, it will read 0x0. The value of this bit is sent to the thermal sensor. NOTE: if the sensor is running and valid temperatures have been captured in TEMP and then ETS is cleared, TEMP will retain its old value. Clearing ETS does not force TEMP to 0x00. 0: Disables the sensor.

### 21.2.5 Thermal Sensor Reporting Enable and Lock (TSREL)—Offset 0Ah

#### Access Method

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h

7		4		0
0	0	0	0	0
PLDB	RSVD			ESTR

Bit Range	Default and Access	Field Name (ID): Description
7	0h RW/O/L	<b>Policy Lock-Down Bit (PLDB):</b> Policy Lock-Down Bit: When written to 1, this bit prevents any more writes to this register (offset 0Ah)
6:1	0h RO	Reserved.
0	0h RW/L	<b>Enable SMBus Temperature Reporting (ESTR):</b> 1: Enables the reporting of the PCH temperature to the SMBus. Note that this must also be set if ME needs access to the PCH temperature. Once enabled this bit should not be cleared by SW. If it is cleared then the EC may get an undefined value. SW has no need to dynamically disable and then re-enable this bit. 0: Disables EC temperature reporting.



## 21.2.6 Thermal Sensor SMI Control (TSMIC)—Offset Ch

### Access Method

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h

7	4	0
0 0 0 0	0 0 0 0	0 0
PLDB	RSVD	ATST

Bit Range	Default and Access	Field Name (ID): Description
7	0h RW/O/L	<b>Policy Lock-Down Bit (PLDB):</b> When written to 1, this bit prevents any more writes to this register (offset 0Ch)
6:1	0h RO	Reserved.
0	0h RW/L	<b>SMI Enable on Alert Thermal Sensor Trip (ATST):</b> 1: Enables SMI# assertions on alert thermal sensor events for either low-to-high or high-to-low events. (Both edges are enabled by this one bit.) 0: Disables SMI# assertions for alert thermal events

## 21.2.7 Catastrophic Trip Point (CTT)—Offset 10h

### Access Method

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 2

**Default:** 1FFh

15	12	8	4	0
0 0 0 0	0 0 0 1	1 1 1 1	1 1 1 1	1 1 1 1
RSVD				CTTRIP



Bit Range	Default and Access	Field Name (ID): Description
15:9	0h RO	Reserved.
8:0	1FFh RW/L	<b>Catastrophic Temperature TRIP (CTRIP):</b> When the current temperature reading is = to the value in this register, a catastrophic trip event is signaled. The value of this register must not be changed while TSEL.ETS is set. The value in this register is sent to the thermal sensor. This register is locked by TSC[7]


### 21.2.8 Thermal Alert High Value (TAHV)—Offset 14h

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:9	0h RO	Reserved.
8:0	0h RW	<b>Alert High (AH):</b> Alert High (AH) - Sets the high value for the alert indication. The value of this register must not be changed while TSEL.ETS is set. The value in this register is sent to the thermal sensor. This register is not lockable, so that SW can change the values during runtime.

### 21.2.9 Thermal Alert Low Value (TALV)—Offset 18h

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



15		12		8		4		0
0	0	0	0	0	0	0	0	0
RSVD				AL				

Bit Range	Default and Access	Field Name (ID): Description
15:9	0h RO	Reserved.
8:0	0h RW	<b>Alert Low (AL):</b> Sets the low value for the alert indication. See the later section for usage. The value of this register must not be changed while TSEL.ETS is set. The value in this register is sent to the thermal sensor. This register is not lockable, so that SW can change the values during runtime.

### 21.2.10 Thermal Sensor Power Management (TSPM)—Offset 1Ch

**Access Method**

**Type:** MEM Register  
(Size: 16 bits)

**Device:** 20  
**Function:** 2

**Default:** 800h

15		12		8		4		0
0	0	0	0	1	0	0	0	0
TSPMLOCK	DTSS0EN	DTSS1CO	RSVD	MAXTSST	LTT			



Bit Range	Default and Access	Field Name (ID): Description
15	0h RW/L	<b>Thermal Sensor Power Management Lock (TSPMLOCK):</b> Thermal Sensor Power Management Lock (TSPMLOCK): Setting this bit to a 1 causes the rest of the bits in this register to be locked.
14	0h RW/L	<b>Dynamic Thermal Sensor Shutdown in S0 Idle Enable (DTSS0EN):</b> Dynamic Thermal Sensor Shutdown in S0 idle Enable (DTSS0EN): 1: Dynamic thermal sensor shutdown in S0 idle is enabled. When set to 1, the power management logic shuts down the thermal sensor when the CPU is in a C-state and TEMP.TSR andlt;= LTT.LTT. 0: Dynamic thermal sensor shutdown in S0 idle is disabled
13	0h RW/L	<b>Dynamic Thermal Sensor Shutdown in C0 Allowed (DTSSIC0):</b> Dynamic Thermal Sensor Shutdown in C0 Allowed (DTSSIC0) 0: CPU must be in a non-C0 state to allow PCH thermal sensor shutdown 1: CPU can be in a C0 or non-C0 state to allow PCH thermal sensor shutdown.
12	0h RO	Reserved.
11:9	4h RW/L	<b>Maximum Thermal Sensor Shutdown Time (MAXTSST):</b> Maximum Thermal Sensor Shutdown Time (MAXTSST) - sets the maximum time that the thermal sensor will be held in a shutdown state assuming no other wake conditions. This register is used to set the expiration time of a timer that is used to wake up the thermal sensor on expiration. 000: 1 s 001: 2 s 010: 4 s 011: 8 s 100: 16 s 101-111: Reserved
8:0	0h RW	<b>Low Temp Threshold (LTT):</b> Low Temp Threshold (LTT) - Sets the low maximum temp value used for dynamic thermal sensor shutdown consideration. See DTSS0EN for details. This register field is not lockable, so that SW can change the values during runtime.


### 21.2.11 Throttle Levels (TL)—Offset 40h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/L	<b>TT.Lock (TTL):</b> When set to 1, this entire register (TL) is locked and remains locked until the next platform reset.
30	0h RW/L	<b>TT.State13 Enable (TT13EN):</b> When set to 1, then PMSync state 13 will force at least T2 state.
29	0h RW/L	<b>TT Enable (TTEN):</b> When set the thermal throttling states are enabled. At reset, BIOS must set bits 28:0 and then do a separate write to set bit 29 to enable throttling. SW may set bit 31 at the same time it sets bit 29 if it wishes to lock the register. If SW wishes to change the values of 28:0, it must first clear the TTEN bit, then change the values in 28:0, and then re-enable TTEN. It is legal to set bits 31, 30 and 29 with the same write. This bit must not be set unless the thermal sensor is already enabled (set TSC[7]=1 and TSC[3:2] = 10).
28:20	0h RW/L	<b>T2 Level (T2L):</b> When TTEN = 1 AND TSE = 1 AND (T2L = TSR[8:0] T1L), then the system is in T2 state. When TTEN = 1 AND TSE = 1 AND (TSR[8:0] T2L), then the system is in T3 state. NOTE: the T3 condition overrides PMSync[13] and forces the system to T3 if both cases are true. SW NOTE: T2L must be programmed to a value greater than T1L if TTEN=1
19	0h RO	Reserved.
18:10	0h RW/L	<b>T1 Level (T1L):</b> When TTEN = 1 AND TSE = 1 AND (T1L = TSR[8:0] T0L), then the system is in T1 state. SW NOTE: T1L must be programmed to a value greater than T0L if TTEN=1
9	0h RO	Reserved.
8:0	0h RW/L	<b>T0 Level (T0L):</b> When TEMP.TSR[8:0] is less than or equal to T0L OR TT.Enable is 0 OR TSE = 0, then the system is in T0 state.

### 21.2.12 Throttle Level 2 (TL2)—Offset 50h

Throttle Level 2

#### Access Method


**Type:** MEM Register  
(Size: 32 bits)

**Device:** 20  
**Function:** 2





Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15	0h RW/L	<b>TL2 lock (TL2LOCK):</b> TL2.Lock - When set to 1, this entire register (TL2) is locked and remains locked until the next platform reset.
14	0h RW/L	<b>PMC Throttling Enable (PMCTEN):</b> PMC Throttling Enable (PMCTEN) - When set to 1 and the PMC is requesting throttling, force at least the T-state that PMC is requesting.
13:0	0h RO	Reserved.


### 21.2.13 PCH Hot Level (PHL)—Offset 60h

**Access Method**


Type: MEM Register  
(Size: 16 bits)

Device: 20  
Function: 2

Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
15	0h RW/L	<b>PHL Enable (PHLE):</b> When set and the current temperature reading, TSR, is greater than or equal to PHLL, then the PCHHOT# pin will be asserted (active low).
14:9	0h RO	Reserved.
8:0	0h RW/L	<b>PHL Level (PHLL):</b> Temperature value used for PCHHOT# pin.




### 21.2.14 PHL Control (PHLC)—Offset 62h

**Access Method**

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:1	0h RO	Reserved.
0	0h RW/L	<b>PHL Lock (PHLL):</b> When written to a 1, then both PHL and PHLC are locked


### 21.2.15 Thermal Alert Status (TAS)—Offset 80h

**Access Method**

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
7:2	0h RO	Reserved.
1	0h RW/1C	<b>Alert High-to-Low Event (AHLE):</b> 1: Indicates that a Hot Thermal Sensor trip event occurred based on a lower to higher temperature transition thru the trip point. 0: No trip for this event Software must write a 1 to clear this status bit.
0	0h RW/1C	<b>Alert Low-to-High Event (ALHE):</b> 1: Indicates that an Aux Thermal Sensor trip event occurred based on a lower to higher temperature transition thru the trip point. 0: No trip for this event Software must write a 1 to clear this status bit.

### 21.2.16 PCI Interrupt Event Enables (TSPIEN)—Offset 82h

This register controls the conditions that result in the PCI Interrupt signal from the Thermal Sensor (TS) logic to assert.  
Note that there is a separate enable register per sensor.

#### Access Method

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h

7	4	0
0	0	0
RSVD		AHLEN
RSVD		ALHEN

Bit Range	Default and Access	Field Name (ID): Description
7:2	0h RO	Reserved.
1	0h RW	<b>Alert High-to-Low Enable (AHLEN):</b> When set to 1, the thermal sensor logic asserts the Thermal logic PCI INTx signal when the corresponding status bit is set in the Thermal Error Status register. When cleared, the corresponding status bit does not result in PCI INTx.
0	0h RW	<b>Alert Low-to-High Enable (ALHEN):</b> See the description for bit 1.



### 21.2.17 General Purpose Event Enables (TSGPEN)—Offset 84h

This register controls the conditions that result in the General Purpose Event (GPE) flag (TSS[3]) being set. When the TS GPE signal asserts, the GPE block reports a 1 in the TCOSCI\_STS bit.

**Access Method**

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h

7	4	0
0	0	0
RSVD		ALHEN
		ALHEN

Bit Range	Default and Access	Field Name (ID): Description
7:2	0h RO	Reserved.
1	0h RW	<b>Alert High-to-Low Enable (AHLEN):</b> When set to 1, the thermal sensor logic asserts its General Purpose Event signal to the GPE block when the corresponding status bit is set in the Thermal Error Status register. When cleared, the corresponding status bit does not result in the GPE signal assertion.
0	0h RW	<b>Alert Low-to-High Enable (ALHEN):</b> See the description for bit 1.

### 21.2.18 Thernak Controller Function Disable (TCFD)—Offset F0h

Function Disable bit


**Access Method**

**Type:** MEM Register  
(Size: 8 bits)

**Device:** 20  
**Function:** 2

**Default:** 0h

7	4	0
0	0	0
RSVD		TCD



Bit Range	Default and Access	Field Name (ID): Description
7:1	0h RO	Reserved.
0	0h RW	<b>Thermal Controller Disable (TCD):</b> Thermal Controller Disable (TCD): When set, the the Thermal Controller, is disabled.

§ §



# 22 Integrated Sensor Hub (ISH) (D19:F0)

## 22.1 ISH PCI Configuration Registers Summary

Table 22-1. Summary of ISH PCI Configuration Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Device and Vendor ID Register (DEVVENDID)—Offset 0h	0h
4h	7h	Status and Command (STATUSCOMMAND)—Offset 4h	100000h
8h	Bh	Revision ID and Class Code (REVCLASSCODE)—Offset 8h	0h
Ch	Fh	Cache Line Latency Header and BIST (CLLATHEADERBIST)—Offset Ch	0h
10h	13h	Memory Base Address Register (BAR)—Offset 10h	0h
14h	17h	Memory Base Address Register High (BAR_HIGH)—Offset 14h	0h
18h	1Bh	Memory Base Address 1 (BAR1)—Offset 18h	0h
1Ch	1Fh	Memory Base Address 1 High (BAR1_HIGH)—Offset 1Ch	0h
2Ch	2Fh	Subsystem Vendor and Subsystem ID (SUBSYSTEMID)—Offset 2Ch	0h
30h	33h	Expansion ROM base address (EXPANSION_ROM_BASEADDR)—Offset 30h	0h
34h	37h	Capabilities Pointer (CAPABILITYPTR)—Offset 34h	80h
3Ch	3Fh	Interrupt (INTERRUPTREG)—Offset 3Ch	100h
80h	83h	PowerManagement Capability ID (POWERCAPID)—Offset 80h	48030001h
84h	87h	Power Management Control and Status (PMCTRLSTATUS)—Offset 84h	8h
A0h	A3h	General Purpose Read Write Register1 (GEN_REGRW1)—Offset A0h	0h
A4h	A7h	General Purpose Read Write Register2 (GEN_REGRW2)—Offset A4h	0h
A8h	ABh	General Purpose Read Write Register3 (GEN_REGRW3)—Offset A8h	0h
ACh	AFh	General Purpose Read Write Register4 (GEN_REGRW4)—Offset ACh	0h
C0h	C3h	General Purpose Input Register (GEN_INPUT_REG)—Offset C0h	0h

### 22.1.1 Device and Vendor ID Register (DEVVENDID)—Offset 0h


DEVICEVENDORID - Device ID and Vendor ID Register

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	<b>DEVICEID:</b> This is a 16-bit value assigned to the PCH ISH.
15:0	0h RO	<b>VENDORID:</b> This is a 16-bit value assigned to Intel. Intel VID = 8086h


## 22.1.2 Status and Command (STATUSCOMMAND)—Offset 4h

### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 100000h



Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29	0h RW/1C	<b>RMA</b>
28	0h RW/1C	<b>RTA</b>
27:21	0h RO	Reserved.
20	1h RO	<b>CAPLIST</b>
19	0h RO	<b>Interrupt Status (INTR_STATUS)</b>



Bit Range	Default and Access	Field Name (ID): Description
18:11	0h RO	Reserved.
10	0h RW	<b>Interrupt Disable (INTR_DISABLE):</b> 0 = Enable 1 = Disables I2C to assert its interrupt signal.
9	0h RO	Reserved.
8	0h RW	<b>SERR# Enable (SERR_ENABLE):</b> 0 = Enables SERR# generation. 1 = Disables SERR# generation.
7:3	0h RO	Reserved.
2	0h RW	<b>Bus Master Enable (BME)</b>
1	0h RW	<b>Memory Space Enable (MSE):</b> 0 = Disables memory mapped configuration space. 1 = Enables memory mapped configuration space
0	0h RO	Reserved.


### 22.1.3 Revision ID and Class Code (REVCLASSCODE)—Offset 8h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	<b>Class Code (CLASS_CODES)</b>
7:0	0h RO	<b>Revision ID (RID)</b>






### 22.1.4 Cache Line Latency Header and BIST (CLLATHEADERBIST)—Offset Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RO	<b>Multi-Function Device (MULFNDEV)</b>
22:16	0h RO	<b>Header Type (HEADERTYPE)</b>
15:8	0h RO	<b>Latency Timer (LATTIMER)</b>
7:0	0h RW	<b>Cache Line Size (CACHELINE_SIZE)</b>


### 22.1.5 Memory Base Address Register (BAR)—Offset 10h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>Base Address (BASEADDR):</b> Provides system memory base address.
11:4	0h RO	<b>Size Indicator (SIZEINDICATOR)</b>
3	0h RO	<b>Prefetchable (PREFETCHABLE):</b> Hardwired to 0. Indicates that ISH BAR is not prefetchable
2:1	0h RO	<b>Type (TYPE)</b>
0	0h RO	<b>Message Space (MESSAGE_SPACE):</b> This read-only bit always is 0, indicating that the ISH logic is Memory mapped


### 22.1.6 Memory Base Address Register High (BAR\_HIGH)—Offset 14h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Base Address High (BASEADDR_HIGH)</b>




### 22.1.7 Memory Base Address 1 (BAR1)—Offset 18h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>BASEADDR1</b>
11:4	0h RO	<b>SIZEINDICATOR1</b>
3	0h RO	<b>PREFETCHABLE1</b>
2:1	0h RO	<b>TYPE1</b>
0	0h RO	<b>Message Space 1 (MESSAGE_SPACE1)</b>


### 22.1.8 Memory Base Address 1 High (BAR1\_HIGH)—Offset 1Ch

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Base Address 1 High (BASEADDR1_HIGH)</b>


### 22.1.9 Subsystem Vendor and Subsystem ID (SUBSYSTEMID)—Offset 2Ch

#### Access Method

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/O	<b>Subsystem ID (SUBSYSTEMID):</b> This register field, in combination with the Sub System Vendor ID register field, enables the operating system (OS) to distinguish subsystems from each other. Note: Software can write to this register only once per core well reset. Writes should be done as a single 16-bit cycle.
15:0	0h RW/O	<b>Sub System Vendor ID (SUBSYSTEMVENDORID):</b> This register field, in combination with the Subsystem ID register field, enables the operating system (OS) to distinguish subsystems from each other. Note: Software can write to this register only once per core well reset. Writes should be done as a single 16-bit cycle.


### 22.1.10 Expansion ROM base address (EXPANSION\_ROM\_BASEADDR)—Offset 30h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>Expansion ROM Base Address (EXPANSION_ROM_BASE)</b>

### 22.1.11 Capabilities Pointer (CAPABILITYPTR)—Offset 34h


**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0



Default: 80h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	80h RO	<b>Power Capability Pointer (CAPPTR_POWER)</b>


### 22.1.12 Interrupt (INTERRUPTREG)—Offset 3Ch

**Access Method**

Type: CFG Register  
(Size: 32 bits)

Device: 19  
Function: 0

Default: 100h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11:8	1h RO	<b>Interrupt Pin (INTPIN):</b> Hardwired to 1.
7:0	0h RW	<b>Interrupt Line (INTLINE):</b> This data is not used by the PCH. It is to communicate to software the interrupt line that the interrupt pin is connected to.

### 22.1.13 PowerManagement Capability ID (POWERCAPID)—Offset 80h

**Access Method**



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 48030001h

3	2	2	2	1	1	8	4	0					
1	8	4	0	6	2								
0	1	0	0	1	0	0	0	0					
0	0	0	0	0	0	0	0	1					
PMESUPPORT				RSVD				VERSION		NXTCAP		POWER_CAP	

Bit Range	Default and Access	Field Name (ID): Description
31:27	9h RO	<b>PME Support (PMESUPPORT)</b>
26:19	0h RO	Reserved.
18:16	3h RO	<b>Version (VERSION)</b>
15:8	0h RO	<b>Next Capability (NXTCAP)</b>
7:0	1h RO	<b>Power Management Cap ID (POWER_CAP):</b> Hardwired to 1. Indicates that this pointer is a PCI power management capability.

### 22.1.14 Power Management Control and Status (PMECTRLSTATUS)—Offset 84h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 8h

3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0	1			
RSVD				PMESTATUS	RSVD		PMEENABLE	RSVD	NO_SOFT_RESET	RSVD	POWERSTATE



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15	0h RW/1C	<b>PME Status (PMESTATUS)</b>
14:9	0h RO	Reserved.
8	0h RW	<b>PME Enable (PMEENABLE)</b>
7:4	0h RO	Reserved.
3	1h RO	<b>No Soft Reset (NO_SOFT_RESET)</b>
2	0h RO	Reserved.
1:0	0h RW	<b>Power State (POWERSTATE):</b> This field is used both to determine the current power state and to set a new power state.


### 22.1.15 General Purpose Read Write Register1 (GEN\_REGRW1)—Offset A0h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>General Purpose RW (GEN_REG_RW1)</b>

### 22.1.16 General Purpose Read Write Register2 (GEN\_REGRW2)—Offset A4h

**Access Method**






**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>General Purpose Read Write Register2 (GEN_REG_RW2)</b>


### 22.1.17 General Purpose Read Write Register3 (GEN\_REGRW3)—Offset A8h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>General Purpose Read Write Register3 (GEN_REG_RW3)</b>

### 22.1.18 General Purpose Read Write Register4 (GEN\_REGRW4)—Offset ACh


**Access Method**



**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>General Purpose Read Write Register4 (GEN_REG_RW4)</b>


### 22.1.19 General Purpose Input Register (GEN\_INPUT\_REG)—Offset C0h

**Access Method**

**Type:** CFG Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>General Purpose Input Register (GEN_REG_INPUT_RW)</b>



## 22.2 ISH MMIO Registers Summary

Table 22-2. Summary of ISH MMIO Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
34h	37h	ISH Host firmware status (ISH_HOST_FWSTS)—Offset 34h	0h
38h	3Bh	Host Communication (HOST_COMM)—Offset 38h	0h
48h	4Bh	(HOST2ISH_DOORBELL)—Offset 48h	0h
54h	57h	ISH-to-Host DoorBell (ISH2HOST_DOORBELL)—Offset 54h	0h
60h	63h	Message from ISH to HOST (ISH2HOST_MSG)—Offset 60h	0h
E0h	E3h	Message from HOST to ISH (HOST2ISH_MSG1)—Offset E0h	0h
360h	363h	ISH Remap (REMAP)—Offset 360h	0h
6D0h	6D3h	D0i3 Control (IPC_d0i3C_reg)—Offset 6D0h	8h


### 22.2.1 ISH Host firmware status (ISH\_HOST\_FWSTS)—Offset 34h

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>ISH Host firmware status (ISH_HOST_FWSTS):</b> This is a 32 bit register which is set to 0 on a system reset or a wakeup from D3Cold. As the ISH firmware comes up after the reset or power cycle it sets bits of this register to indicate its status. There is no interrupt associated with writes or reads to this register.

### 22.2.2 Host Communication (HOST\_COMM)—Offset 38h


#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Host Communication (HOST_COMM):</b> This is a 32 bit register which is set to 0 on a system reset or a wakeup from D3Cold. As the Host CPU firmware comes up after the reset or power cycle, it sets bits of this register to indicate its status. There is no interrupt associated with writes or reads to this register.

### 22.2.3 (HOST2ISH\_DOORBELL)—Offset 48h


HOST writes to this register, via IOSF-primary using MMIO Write semantics.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>BUSY (BUSY):</b> Write a 1 to this bit, from IOSF-PRIMARY by HOST, to cause an interrupt to ISH.
30:0	0h RW	<b>PAYLOAD_31BIT (PAYLOAD_31BIT):</b> HOST SW provides indications about the doorbell with [30:0] bits. ISH FW provides acknowledge response of the IPC Message with these bits. These bits have no meaning to hardware.




## 22.2.4 ISH-to-Host DoorBell (ISH2HOST\_DOORBELL)—Offset 54h

### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>BUSY (BUSY):</b> Write a 1 to this bit, by ISH, to cause an interrupt to HOST. Write a 0, from HOST using IOSF-PRIMARY MMIO Write semantics, to this bit to deassert interrupt to HOST AND will also to cause an interrupt to ISH.
30:0	0h RW	<b>PAYLOAD_31BIT (PAYLOAD_31BIT):</b> ISH FW provides indications about the doorbell with [30:0] bits. HOST SW provides acknowledge response of the IPC Message with these bits. These bits have no meaning to hardware.

## 22.2.5 Message from ISH to HOST (ISH2HOST\_MSG)—Offset 60h

This is a set of 32 registers of 32 bits each (128 bytes total). These registers are available from offset 60h to DCh.

ISH FW will write to these registers.


HOST will read from these registers, using IOSF-PRIMARY MMIO Read semantics, when the ISH2HOST Doorbell bit is written to "1" (indicated via IRQx interrupt).

### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>Message (MSG):</b> This is used in conjunction with the ISH2HOST Doorbell. ISH FW will write the message to the message register, and then write to the doorbell to interrupt HOST. HOST will then read the ISH2HOST Message register.

### 22.2.6 Message from HOST to ISH (HOST2ISH\_MSG1)—Offset E0h


This is a set of 32 registers of 32 bits each (128 bytes total). These register are available at offset from E0h to 15Ch  
 HOST will write to these registers, using IOSF-PRIMARY MMIO Write semantics.

#### Access Method

**Type:** MEM Register  
 (Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Message (MSG):</b> This is used in conjunction with the HOST2ISH Doorbell. HOST will write the message to the message register, and then write to the doorbell to interrupt the ISH. ISH will then read the HOST2ISH Message register.

### 22.2.7 ISH Remap (REMAP)—Offset 360h

This is a set of 6 registers of 32 bits each (24 bytes total). These registers are available from offset 360h to 374h.

#### Access Method

**Type:** MEM Register  
 (Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
REMAPO								

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>Remap (REMAPO):</b> To the Host CPU, each of these registers (1 dword each) appears as a write-once register; it has no specific behaviors other than storing the write data and making it available for reads. At boot time, the Host can write these registers with any dynamically allocated address spaces that ISH will have to access.

### 22.2.8 D0i3 Control (IPC\_d0i3C\_reg)—Offset 6D0h

This register provides D0i3 support and also provides support for interrupt generation.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:** 19  
**Function:** 0

**Default:** 8h

3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0	0			
RSVD								1	0	0	0
								ISH_IPC_d0i3C_reg3	I3	IR	CPI



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3	1h RO	<b>ISH_IPC_d0i3C_reg3:</b> ish_clk
2	0h RW	<b>D0i3 (I3):</b> SW sets this bit to '1' to move the controller into the D0i3 state. Writing this bit to '0' will return the controller to the fully active D0 state (D0i0). Note that this bit is treated by ISH FW as an D0i3 allow indication from SW. This means that if this bit is set to 1, then ISH may be in D0i3 state and if this bit is set to 0, then ISH is precluded from being in D0i3 state.
1	0h RW	<b>Interrupt Request (IR):</b> SW sets this bit to '1' to ask for an interrupt to be generated on completion of the command. SW must clear or set this on each write to this register.
0	0h RO	<b>Command in Progress (CPI):</b> HW sets this bit on a 1->0 or 0->1 transition of bit [2]. While set, the other bits in this register are not valid and it is illegal for SW to write to any bit in this register. When clear all the other bits in the register are valid and SW may write to any bit. ISH FW will clear this bit, upon internal logging of the D0i3 allow/disallow (1 or 0 state of bit[2]) indication.

§ §





# 23 8254 Timer

## 23.1 8254 Timer Registers Summary

Table 23-1. Summary of 8254 Timer Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
40h	40h	Counter 0 - Interval Timer Status Byte Format Register (C0_ITSBFR)—Offset 40h	C4h
40h	40h	Counter 0 - Counter Access Ports Register (C0_CAPR)—Offset 40h	0h
42h	42h	Counter 2 - Interval Timer Status Byte Format Register (C2_ITSBFR)—Offset 42h	0h
42h	42h	Counter 2 - Counter Access Ports Register (C2_CAPR)—Offset 42h	0h
43h	43h	Timer Control Word Register (TCW)—Offset 43h	0h
43h	43h	Read Back Command (RBC)—Offset 43h	C0h
43h	43h	Counter Latch Command (CLC)—Offset 43h	0h

### 23.1.1 Counter 0 - Interval Timer Status Byte Format Register (C0\_ITSBFR)—Offset 40h

Each counter's status byte can be read following a Read Back Command. If latch status is chosen (bit 4=0, Read Back Command) as a read back option for a given counter, the next read from the counter's Counter Access Ports Register (40h for counter 0 and 42h for counter 2) returns the status byte. The status byte returns the following:

**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** C4h

7			4				0
1	1	0	0	0	1	0	0
COPS	CRSTS		RW_SLT_STS		MD_SLT_STS		CDT_STS



Bit Range	Default and Access	Field Name (ID): Description
7	1h RO	<b>Counter OUT Pin State (COPS):</b> When this bit is a 1, the OUT pin of the counter is also a 1. When this bit is a 0, the OUT pin of the counter is also a 0.
6	1h RO	<b>Count Register Status (CRSTS):</b> This bit indicates when the last count written to the Count Register (CR) has been loaded into the counting element (CE). The exact time this happens depends on the counter mode, but until the count is loaded into the counting element (CE), the count value will be incorrect. 0 Count has been transferred from CR to CE and is available for reading. 1 Null Count. Count has not been transferred from CR to CE and is not yet available for reading.
5:4	0h RO	<b>Read/Write Selection Status (RW_SLT_STS):</b> These reflect the read/write selection made through bits[5:4] of the control register. The binary codes returned during the status read match the codes used to program the counter read/write selection. 00 Counter Latch Command 01 Read/Write Least Significant Byte (LSB) 10 Read/Write Most Significant Byte (MSB) 11 Read/Write LSB then MSB
3:1	2h RO	<b>Mode Selection Status (MD_SLT_STS):</b> These bits return the counter mode programming. The binary code returned matches the code used to program the counter mode, as listed under the bit function above. 000 0 Out signal on end of count (=0) 001 1 Hardware retriggerable one-shot x10 2 Rate generator (divide by n counter) x11 3 Square wave output 100 4 Software triggered strobe 101 5 Hardware triggered strobe
0	0h RO	<b>Countdown Type Status (CDT_STS):</b> This bit reflects the current countdown type, ether 0 for binary countdown or a 1 for binary coded decimal (BCD) countdown.

### 23.1.2 Counter 0 - Counter Access Ports Register (C0\_CAPR)— Offset 40h


\*Address should be 40h

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<b>Counter Port (CP):</b> Each counter port address is used to program the 16-bit Count Register. The order of programming, either LSB only, MSB only, or LSB then MSB, is defined with the Interval Counter Control Register at port 43h. The counter port is also used to read the current count from the Count Register, and return the status of the counter programming following a Read Back Command.

### 23.1.3 Counter 2 - Interval Timer Status Byte Format Register (C2\_ITSBFR)—Offset 42h

Same definition as counter 0

### 23.1.4 Counter 2 - Counter Access Ports Register (C2\_CAPR)—Offset 42h

Same definition as Counter 0 - Counter Access Ports Register

### 23.1.5 Timer Control Word Register (TCW)—Offset 43h


This register is programmed prior to any counter being accessed to specify counter modes. Following reset, the control words for each register are undefined and each counter output is 0. Each timer must be programmed to bring it into a known state. There are two special commands that can be issued to the counters through this register, the Read Back Command and the Counter Latch Command. When these commands are chosen, several bits within this register are redefined.

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
7:6	0h WO	<b>Counter Select (CNT_SLT):</b> The Counter Selection bits select the counter the control word acts upon as shown below. The Read Back Command is selected when bits[7:6] are both 1 00 Counter 0 select 01 Reserved 10 Counter 2 select 11 Read Back Command
5:4	0h WO	<b>Read/Write Select: (RW_SLT):</b> These bits are the read/write control bits. The actual counter programming is done through the counter port (40h for counter 0 and 42h for counter 2) 00 Counter Latch Command 01 Read/Write Least Significant Byte (LSB) 10 Read/Write Most Significant Byte (MSB) 11 Read/Write LSB then MSB
3:1	0h WO	<b>Counter Mode Selection (CNT_MD_SLTN):</b> These bits select one of six possible modes of operation for the selected counter. 000 0 Out signal on end of count (=0) 001 1 Hardware retriggerable one-shot x10 2 Rate generator (divide by n counter) x11 3 Square wave output 100 4 Software triggered strobe 101 5 Hardware triggered strobe
0	0h WO	<b>Binary/BCD Countdown Select (B_BCD_CNTDWN_SLT):</b> 0 Binary countdown is used. The largest possible binary count is $2^{16}$ 1 Binary coded decimal (BCD) count is used. The largest possible BCD count is $10^4$

### 23.1.6 Read Back Command (RBC)—Offset 43h

The Read Back Command is used to determine the count value, programmed mode, and current states of the OUT pin and Null count flag of the selected counter or counters. Status and/or count may be latched in any or all of the counters by selecting the counter during the register write. The count and status remain latched until read, and further latch commands are ignored until the count is read.

Both count and status of the selected counters may be latched simultaneously by setting both bit 5 and bit 4 to 0. If both are latched, the first read operation from that counter returns the latched status. The next one or two reads, depending on whether the counter is programmed for one or two byte counts, returns the latched count. Subsequent reads return an unlatched count.

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** C0h



7				4				0
1	1	0	0	0	0	0	0	0
	RBC	LCSC	LSSC	CNT_2_SLT	RSVD	CNT_0_SLT	RSVD	

Bit Range	Default and Access	Field Name (ID): Description
7:6	3h WO	<b>Read Back Command (RBC):</b> Must be 11 to select the Read Back Command
5	0h WO	<b>Latch Count of Selected Counters (LCSC):</b> 0 Current count value of the selected counters will be latched 1 Current count will not be latched
4	0h WO	<b>Latch Status of Selected Counters (LSSC):</b> 0 Status of the selected counters will be latched 1 Status will not be latched
3	0h WO	<b>Counter 2 Select (CNT_2_SLT):</b> When set to 1, Counter 2 count and/or status will be latched
2	0h RO	Reserved.
1	0h WO	<b>Counter 0 Select (CNT_0_SLT):</b> When set to 1, Counter 0 count and/or status will be latched.
0	0h RO	Reserved.

### 23.1.7 Counter Latch Command (CLC)—Offset 43h


The Counter Latch Command latches the current count value. This command is used to insure that the count read from the counter is accurate. The count value is then read from each counter's count register through the Counter Ports Access Ports Register (40h for counter 0 and 42h for counter 2). The count must be read according to the programmed format, i.e. if the counter is programmed for two byte counts, two bytes must be read. The two bytes do not have to be read one right after the other (read, write, or programming operations for other counters may be inserted between the reads). If a counter is latched once and then latched again before the count is read, the second Counter Latch Command is ignored.

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h



7	0	0	0	4	0	0	0	0	0
CNT_SLT				CLC		RSVD			

Bit Range	Default and Access	Field Name (ID): Description
7:6	0h WO	<b>Counter Selection (CNT_SLT):</b> These bits select the counter for latching. If 11 is written, then the write is interpreted as a read back command. 00 = Counter 0 01 = Reserved 10 = Counter 2
5:4	0h WO	<b>Counter Latch Command (CLC):</b> Write 00 to select the Counter Latch Command.
3:0	0h RO	Reserved.

§ §



# 24 Advanced Programmable Interrupt (APIC)

## 24.1 APIC Indirect Registers Summary

APIC Indirect Registers lists the registers that can be accessed within the APIC using the Index Register. When accessing these registers, accesses must be done one DWORD at a time. For example, software should never access byte 2 from the Data register before accessing bytes 0 and 1. The hardware will not attempt to recover from a bad programming model in this case.

Index	Mnemonic	Register Name
10-11h	RTE0	Redirection Table Entry 0
12-13h	RTE1	Redirection Table Entry 1
14-15h	RTE2	Redirection Table Entry 2
...	...	...
3E-3Fh	RTE23	Redirection Table Entry 23
40-41h	RTE24	Redirection Table Entry 24
...	...	...
FE-FFh	RTE119	Redirection Table Entry 119

Table 24-1. Summary of APIC Indirect Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Identification Register (ID)—Offset 0h	0h
1h	4h	Version Register (VER)—Offset 1h	770020h
10h	17h	Redirection Table Entry 0 (RTE0)—Offset 10h	10000h
12h	19h	Redirection Table Entry 1 (RTE1)—Offset 12h	0h
14h	1Bh	Redirection Table Entry 2 (RTE2)—Offset 14h	0h
16h	1Dh	Redirection Table Entry 3 (RTE3)—Offset 16h	0h
18h	1Fh	Redirection Table Entry 4 (RTE4)—Offset 18h	0h
1Ah	21h	Redirection Table Entry 5 (RTE5)—Offset 1Ah	0h
1Ch	23h	Redirection Table Entry 6 (RTE6)—Offset 1Ch	0h
1Eh	25h	Redirection Table Entry 7 (RTE7)—Offset 1Eh	0h
20h	27h	Redirection Table Entry 8 (RTE8)—Offset 20h	0h
22h	29h	Redirection Table Entry 9 (RTE9)—Offset 22h	0h
24h	2Bh	Redirection Table Entry 10 (RTE10)—Offset 24h	0h
26h	2Dh	Redirection Table Entry 11 (RTE11)—Offset 26h	0h
28h	2Fh	Redirection Table Entry 12 (RTE12)—Offset 28h	0h
2Ah	31h	Redirection Table Entry 13 (RTE13)—Offset 2Ah	0h
2Ch	33h	Redirection Table Entry 14 (RTE14)—Offset 2Ch	0h
2Eh	35h	Redirection Table Entry 15 (RTE15)—Offset 2Eh	0h
30h	37h	Redirection Table Entry 16 (RTE16)—Offset 30h	0h
32h	39h	Redirection Table Entry 17 (RTE17)—Offset 32h	0h



Table 24-1. Summary of APIC Indirect Registers (Continued)

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
34h	3Bh	Redirection Table Entry 18 (RTE18)—Offset 34h	0h
36h	3Dh	Redirection Table Entry 19 (RTE19)—Offset 36h	0h
38h	3Fh	Redirection Table Entry 20 (RTE20)—Offset 38h	0h
3Ah	41h	Redirection Table Entry 21 (RTE21)—Offset 3Ah	0h
3Ch	43h	Redirection Table Entry 22 (RTE22)—Offset 3Ch	0h
3Eh	45h	Redirection Table Entry 23 (RTE23)—Offset 3Eh	0h
40h	47h	Redirection Table Entry 24 (RTE24)—Offset 40h	0h
42h	49h	Redirection Table Entry 25 (RTE25)—Offset 42h	0h
44h	4Bh	Redirection Table Entry 26 (RTE26)—Offset 44h	0h
46h	4Dh	Redirection Table Entry 27 (RTE27)—Offset 46h	0h
48h	4Fh	Redirection Table Entry 28 (RTE28)—Offset 48h	0h
4Ah	51h	Redirection Table Entry 29 (RTE29)—Offset 4Ah	0h
4Ch	53h	Redirection Table Entry 30 (RTE30)—Offset 4Ch	0h
4Eh	55h	Redirection Table Entry 31 (RTE31)—Offset 4Eh	0h
50h	57h	Redirection Table Entry 32 (RTE32)—Offset 50h	0h
52h	59h	Redirection Table Entry 33 (RTE33)—Offset 52h	0h
54h	5Bh	Redirection Table Entry 34 (RTE34)—Offset 54h	0h
56h	5Dh	Redirection Table Entry 35 (RTE35)—Offset 56h	0h
58h	5Fh	Redirection Table Entry 36 (RTE36)—Offset 58h	0h
5Ah	61h	Redirection Table Entry 37 (RTE37)—Offset 5Ah	0h
5Ch	63h	Redirection Table Entry 38 (RTE38)—Offset 5Ch	0h
5Eh	65h	Redirection Table Entry 39 (RTE39)—Offset 5Eh	0h
60h	67h	Redirection Table Entry 40 (RTE40)—Offset 60h	0h
62h	69h	Redirection Table Entry 41 (RTE41)—Offset 62h	0h
64h	6Bh	Redirection Table Entry 42 (RTE42)—Offset 64h	0h
66h	6Dh	Redirection Table Entry 43 (RTE43)—Offset 66h	0h
68h	6Fh	Redirection Table Entry 44 (RTE44)—Offset 68h	0h
6Ah	71h	Redirection Table Entry 45 (RTE45)—Offset 6Ah	0h
6Ch	73h	Redirection Table Entry 46 (RTE46)—Offset 6Ch	0h
6Eh	75h	Redirection Table Entry 47 (RTE47)—Offset 6Eh	0h
70h	77h	Redirection Table Entry 48 (RTE48)—Offset 70h	0h
72h	79h	Redirection Table Entry 49 (RTE49)—Offset 72h	0h
74h	7Bh	Redirection Table Entry 50 (RTE50)—Offset 74h	0h
76h	7Dh	Redirection Table Entry 51 (RTE51)—Offset 76h	0h
78h	7Fh	Redirection Table Entry 52 (RTE52)—Offset 78h	0h
7Ah	81h	Redirection Table Entry 53 (RTE53)—Offset 7Ah	0h
7Ch	83h	Redirection Table Entry 54 (RTE54)—Offset 7Ch	0h
7Eh	85h	Redirection Table Entry 55 (RTE55)—Offset 7Eh	0h
80h	87h	Redirection Table Entry 56 (RTE56)—Offset 80h	0h
82h	89h	Redirection Table Entry 57 (RTE57)—Offset 82h	0h





**Table 24-1. Summary of APIC Indirect Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
84h	8Bh	Redirection Table Entry 58 (RTE58)—Offset 84h	0h
86h	8Dh	Redirection Table Entry 59 (RTE59)—Offset 86h	0h
88h	8Fh	Redirection Table Entry 60 (RTE60)—Offset 88h	0h
8Ah	91h	Redirection Table Entry 61 (RTE61)—Offset 8Ah	0h
8Ch	93h	Redirection Table Entry 62 (RTE62)—Offset 8Ch	0h
8Eh	95h	Redirection Table Entry 63 (RTE63)—Offset 8Eh	0h
90h	97h	Redirection Table Entry 64 (RTE64)—Offset 90h	0h
92h	99h	Redirection Table Entry 65 (RTE65)—Offset 92h	0h
94h	9Bh	Redirection Table Entry 66 (RTE66)—Offset 94h	0h
96h	9Dh	Redirection Table Entry 67 (RTE67)—Offset 96h	0h
98h	9Fh	Redirection Table Entry 68 (RTE68)—Offset 98h	0h
9Ah	A1h	Redirection Table Entry 69 (RTE69)—Offset 9Ah	0h
9Ch	A3h	Redirection Table Entry 70 (RTE70)—Offset 9Ch	0h
9Eh	A5h	Redirection Table Entry 71 (RTE71)—Offset 9Eh	0h
A0h	A7h	Redirection Table Entry 72 (RTE72)—Offset A0h	0h
A2h	A9h	Redirection Table Entry 73 (RTE73)—Offset A2h	0h
A4h	ABh	Redirection Table Entry 74 (RTE74)—Offset A4h	0h
A6h	ADh	Redirection Table Entry 75 (RTE75)—Offset A6h	0h
A8h	AFh	Redirection Table Entry 76 (RTE76)—Offset A8h	0h
AAh	B1h	Redirection Table Entry 77 (RTE77)—Offset AAh	0h
ACh	B3h	Redirection Table Entry 78 (RTE78)—Offset ACh	0h
A Eh	B5h	Redirection Table Entry 79 (RTE79)—Offset A Eh	0h
B0h	B7h	Redirection Table Entry 80 (RTE80)—Offset B0h	0h
B2h	B9h	Redirection Table Entry 81 (RTE81)—Offset B2h	0h
B4h	BBh	Redirection Table Entry 82 (RTE82)—Offset B4h	0h
B6h	BDh	Redirection Table Entry 83 (RTE83)—Offset B6h	0h
B8h	BFh	Redirection Table Entry 84 (RTE84)—Offset B8h	0h
BAh	C1h	Redirection Table Entry 85 (RTE85)—Offset BAh	0h
BCh	C3h	Redirection Table Entry 86 (RTE86)—Offset BCh	0h
BEh	C5h	Redirection Table Entry 87 (RTE87)—Offset BEh	0h
C0h	C7h	Redirection Table Entry 88 (RTE88)—Offset C0h	0h
C2h	C9h	Redirection Table Entry 89 (RTE89)—Offset C2h	0h
C4h	CBh	Redirection Table Entry 90 (RTE90)—Offset C4h	0h
C6h	CDh	Redirection Table Entry 91 (RTE91)—Offset C6h	0h
C8h	CFh	Redirection Table Entry 92 (RTE92)—Offset C8h	0h
CAh	D1h	Redirection Table Entry 93 (RTE93)—Offset CAh	0h
CCh	D3h	Redirection Table Entry 94 (RTE94)—Offset CCh	0h
CEh	D5h	Redirection Table Entry 95 (RTE95)—Offset CEh	0h
D0h	D7h	Redirection Table Entry 96 (RTE96)—Offset D0h	0h
D2h	D9h	Redirection Table Entry 97 (RTE97)—Offset D2h	0h



**Table 24-1. Summary of APIC Indirect Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
D4h	DBh	Redirection Table Entry 98 (RTE98)—Offset D4h	0h
D6h	DDh	Redirection Table Entry 99 (RTE99)—Offset D6h	0h
D8h	DFh	Redirection Table Entry 100 (RTE100)—Offset D8h	0h
DAh	E1h	Redirection Table Entry 101 (RTE101)—Offset DAh	0h
DCh	E3h	Redirection Table Entry 102 (RTE102)—Offset DCh	0h
DEh	E5h	Redirection Table Entry 103 (RTE103)—Offset DEh	0h
E0h	E7h	Redirection Table Entry 104 (RTE104)—Offset E0h	0h
E2h	E9h	Redirection Table Entry 105 (RTE105)—Offset E2h	0h
E4h	EBh	Redirection Table Entry 106 (RTE106)—Offset E4h	0h
E6h	EDh	Redirection Table Entry 107 (RTE107)—Offset E6h	0h
E8h	EFh	Redirection Table Entry 108 (RTE108)—Offset E8h	0h
EAh	F1h	Redirection Table Entry 109 (RTE109)—Offset EAh	0h
ECh	F3h	Redirection Table Entry 110 (RTE110)—Offset ECh	0h
EEh	F5h	Redirection Table Entry 111 (RTE111)—Offset EEh	0h
F0h	F7h	Redirection Table Entry 112 (RTE112)—Offset F0h	0h
F2h	F9h	Redirection Table Entry 113 (RTE113)—Offset F2h	0h
F4h	FBh	Redirection Table Entry 114 (RTE114)—Offset F4h	0h
F6h	FDh	Redirection Table Entry 115 (RTE115)—Offset F6h	0h
F8h	FFh	Redirection Table Entry 116 (RTE116)—Offset F8h	0h
FAh	101h	Redirection Table Entry 117 (RTE117)—Offset FAh	0h
FCh	103h	Redirection Table Entry 118 (RTE118)—Offset FCh	0h
FEh	105h	Redirection Table Entry 119 (RTE119)—Offset FEh	0h

### 24.1.1 Identification Register (ID)—Offset 0h


This APIC ID serves as a physical name of the APIC. The APIC bus arbitration ID for the APIC is derived from its I/O APIC ID. This register is reset to 0 on power-up reset.

**Access Method**

**Type:** APIC\_IDX Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:16	77h RW/O	<b>Maximum Redirection Entries (MRE):</b> This is the entry number (0 being the lowest entry) of the highest entry in the redirection table. It is equal to the number of interrupt input pins minus one and is in the range of 0 through 239. In PCH this field is defaulted to 17h to indicate 24 interrupts. This field is Read-Write-Once. BIOS must write to this field after PLTRST# to lockdown the value. This allows BIOS to utilize some of the entries for its own purpose and thus advertising fewer IOxAPIC Redirection Entries to OS. BIOS may to program this field up to 78h (maximum 120 entries).
15	0h RO	<b>Pin Assertion Register Supported (PRQ):</b> Indicate that the IOxAPIC does not implement the Pin Assertion Register.
14:8	0h RO	Reserved.
7:0	20h RO	<b>Version (VS):</b> Identifies the implementation version as IOxAPIC.

### 24.1.3 Redirection Table Entry 0 (RTE0)—Offset 10h


The Redirection Table has a dedicated entry for each interrupt input pin. The information in the Redirection Table is used to translate the interrupt manifestation on the corresponding interrupt pin into an APIC message. The APIC will respond to an edge triggered interrupt as long as the interrupt is held until after the acknowledge cycle has begun. Once the interrupt is detected, a delivery status bit internally to the I/O APIC is set. The state machine will step ahead and wait for an acknowledgement from the APIC unit that the interrupt message was sent. Only then will the I/O APIC be able to recognize a new edge on that interrupt pin. That new edge will only result in a new invocation of the handler if its acceptance by the destination APIC causes the Interrupt Request register bit to go from 0 to 1. (In other words, if the interrupt was not already pending a the destination.)

#### Access Method

**Type:** APIC\_IDX Register  
(Size: 64 bits)

**Device:**  
**Function:**

**Default:** 10000h





Bit Range	Default and Access	Field Name (ID): Description
63:56	0h RW	<b>Destination:</b> If bit 11 of this entry is 0 (Physical), then bits 59:56 specifies an APIC ID. In this case, bits 63:59 should be programmed by software to 0. If bit 11 of this entry is 1 (Logical), then bits 63:56 specify the logical destination address of a set of processors.
55:48	0h RW	<b>Extended Destination ID (EDID):</b> These bits are sent to a local APIC only when in Processor System Bus mode. They become bits 11:4 of the address.
47:17	0h RO	Reserved.
16	1h RW	<b>Mask:</b> 0 = Not masked. An edge or level on this interrupt pin results in the delivery of the interrupt to the destination. 1 = Masked. Interrupts are not delivered nor held pending. Setting this bit after the interrupt is accepted by a local APIC has no effect on that interrupt. This behavior is identical to the device withdrawing the interrupt before it is posted to the processor. It is software's responsibility to deal with the case where the mask bit is set after the interrupt message has been accepted by a local APIC unit but before the interrupt is dispensed to the processor.
15	0h RW	<b>Trigger Mode:</b> This field indicates the type of signal on the interrupt pin that triggers an interrupt. 0 = The interrupt is edge sensitive. 1 = The interrupt is level sensitive.
14	0h RO/V	<b>Remote IRR (RIRR):</b> This is used for level triggered interrupts; its meaning is undefined for edge triggered interrupts. 0 = Reset when an EOI message is received that matches the VCT field. 1 = Set when IOxAPIC sends the level interrupt message to the CPU. Note, this bit is never set for SMI, NMI, INIT, or ExtINT delivery modes.
13	0h RW	<b>Interrupt Input Pin Polarity:</b> This bit specifies the polarity of each interrupt signal connected to the interrupt pins. 0 = Signal is active high. 1 = Signal is active low.
12	0h RO/V	<b>Delivery Status:</b> This field contains the current status of the delivery of this interrupt. 0 = Idle. There is no activity for this interrupt. 1 = Pending. An interrupt has been injected, but delivery is not complete. Note, writes to this bit have no effect.



Bit Range	Default and Access	Field Name (ID): Description																											
11	0h RW	<b>Destination Mode:</b> This field is used by the local Apic to determine whether it is the destination of the message. 0 = Physical. Destination APIC ID is identified by bits 59:56. 1 = Logical. Destinations are identified by matching bit 63:56 with Logical Destination in the Destination Format register and Logical Destination register in each Local APIC.																											
10:8	0h RW	<b>Delivery Mode:</b> This field specifies how the APICs listed in the destination field should act upon reception of this signal. Certain Delivery Modes will only operate as intended when used in conjunction with a specific trigger mode. These encodings are: <table border="1"> <thead> <tr> <th>Val</th> <th>Name</th> <th>Notes</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>Fixed</td> <td></td> </tr> <tr> <td>001</td> <td>Lowest Priority</td> <td></td> </tr> <tr> <td>010</td> <td>SMI</td> <td>Not supported</td> </tr> <tr> <td>011</td> <td>Reserved</td> <td></td> </tr> <tr> <td>100</td> <td>NMI</td> <td>Not supported</td> </tr> <tr> <td>101</td> <td>INIT</td> <td>Not supported</td> </tr> <tr> <td>110</td> <td>Reserved</td> <td></td> </tr> <tr> <td>111</td> <td>ExtINT</td> <td></td> </tr> </tbody> </table>	Val	Name	Notes	000	Fixed		001	Lowest Priority		010	SMI	Not supported	011	Reserved		100	NMI	Not supported	101	INIT	Not supported	110	Reserved		111	ExtINT	
Val	Name	Notes																											
000	Fixed																												
001	Lowest Priority																												
010	SMI	Not supported																											
011	Reserved																												
100	NMI	Not supported																											
101	INIT	Not supported																											
110	Reserved																												
111	ExtINT																												
7:0	0h RW	<b>Vector:</b> This field contains the interrupt vector for this interrupt. Values range between 10h and FEh.																											

**24.1.4 Redirection Table Entry 1 (RTE1)—Offset 12h**

This register has the same bit definition as RTE0.

**24.1.5 Redirection Table Entry 2 (RTE2)—Offset 14h**

This register has the same bit definition as RTE0.

**24.1.6 Redirection Table Entry 3 (RTE3)—Offset 16h**

This register has the same bit definition as RTE0.

**24.1.7 Redirection Table Entry 4 (RTE4)—Offset 18h**

This register has the same bit definition as RTE0.

**24.1.8 Redirection Table Entry 5 (RTE5)—Offset 1Ah**

This register has the same bit definition as RTE0.

**24.1.9 Redirection Table Entry 6 (RTE6)—Offset 1Ch**

This register has the same bit definition as RTE0.



**24.1.10 Redirection Table Entry 7 (RTE7)—Offset 1Eh**

This register has the same bit definition as RTE0.

**24.1.11 Redirection Table Entry 8 (RTE8)—Offset 20h**

This register has the same bit definition as RTE0.

**24.1.12 Redirection Table Entry 9 (RTE9)—Offset 22h**

This register has the same bit definition as RTE0.

**24.1.13 Redirection Table Entry 10 (RTE10)—Offset 24h**

This register has the same bit definition as RTE0.

**24.1.14 Redirection Table Entry 11 (RTE11)—Offset 26h**

This register has the same bit definition as RTE0.

**24.1.15 Redirection Table Entry 12 (RTE12)—Offset 28h**

This register has the same bit definition as RTE0.

**24.1.16 Redirection Table Entry 13 (RTE13)—Offset 2Ah**

This register has the same bit definition as RTE0.

**24.1.17 Redirection Table Entry 14 (RTE14)—Offset 2Ch**

This register has the same bit definition as RTE0.

**24.1.18 Redirection Table Entry 15 (RTE15)—Offset 2Eh**

This register has the same bit definition as RTE0.

**24.1.19 Redirection Table Entry 16 (RTE16)—Offset 30h**

This register has the same bit definition as RTE0.

**24.1.20 Redirection Table Entry 17 (RTE17)—Offset 32h**


This register has the same bit definition as RTE0.

**24.1.21 Redirection Table Entry 18 (RTE18)—Offset 34h**

This register has the same bit definition as RTE0.

**24.1.22 Redirection Table Entry 19 (RTE19)—Offset 36h**

This register has the same bit definition as RTE0.

**24.1.23 Redirection Table Entry 20 (RTE20)—Offset 38h**

This register has the same bit definition as RTE0.

**24.1.24 Redirection Table Entry 21 (RTE21)—Offset 3Ah**

This register has the same bit definition as RTE0.

**24.1.25 Redirection Table Entry 22 (RTE22)—Offset 3Ch**

This register has the same bit definition as RTE0.

**24.1.26 Redirection Table Entry 23 (RTE23)—Offset 3Eh**

This register has the same bit definition as RTE0.

**24.1.27 Redirection Table Entry 24 (RTE24)—Offset 40h**

This register has the same bit definition as RTE0.

**24.1.28 Redirection Table Entry 25 (RTE25)—Offset 42h**

This register has the same bit definition as RTE0.

**24.1.29 Redirection Table Entry 26 (RTE26)—Offset 44h**

This register has the same bit definition as RTE0.

**24.1.30 Redirection Table Entry 27 (RTE27)—Offset 46h**

This register has the same bit definition as RTE0.

**24.1.31 Redirection Table Entry 28 (RTE28)—Offset 48h**

This register has the same bit definition as RTE0.

**24.1.32 Redirection Table Entry 29 (RTE29)—Offset 4Ah**

This register has the same bit definition as RTE0.

**24.1.33 Redirection Table Entry 30 (RTE30)—Offset 4Ch**

This register has the same bit definition as RTE0.

**24.1.34 Redirection Table Entry 31 (RTE31)—Offset 4Eh**

This register has the same bit definition as RTE0.

**24.1.35 Redirection Table Entry 32 (RTE32)—Offset 50h**

This register has the same bit definition as RTE0.





**24.1.36 Redirection Table Entry 33 (RTE33)—Offset 52h**

This register has the same bit definition as RTE0.

**24.1.37 Redirection Table Entry 34 (RTE34)—Offset 54h**

This register has the same bit definition as RTE0.

**24.1.38 Redirection Table Entry 35 (RTE35)—Offset 56h**

This register has the same bit definition as RTE0.

**24.1.39 Redirection Table Entry 36 (RTE36)—Offset 58h**

This register has the same bit definition as RTE0.

**24.1.40 Redirection Table Entry 37 (RTE37)—Offset 5Ah**

This register has the same bit definition as RTE0.

**24.1.41 Redirection Table Entry 38 (RTE38)—Offset 5Ch**

This register has the same bit definition as RTE0.

**24.1.42 Redirection Table Entry 39 (RTE39)—Offset 5Eh**

This register has the same bit definition as RTE0.

**24.1.43 Redirection Table Entry 40 (RTE40)—Offset 60h**

This register has the same bit definition as RTE0.

**24.1.44 Redirection Table Entry 41 (RTE41)—Offset 62h**

This register has the same bit definition as RTE0.

**24.1.45 Redirection Table Entry 42 (RTE42)—Offset 64h**

This register has the same bit definition as RTE0.

**24.1.46 Redirection Table Entry 43 (RTE43)—Offset 66h**


This register has the same bit definition as RTE0.

**24.1.47 Redirection Table Entry 44 (RTE44)—Offset 68h**

This register has the same bit definition as RTE0.

**24.1.48 Redirection Table Entry 45 (RTE45)—Offset 6Ah**

This register has the same bit definition as RTE0.

**24.1.49 Redirection Table Entry 46 (RTE46)—Offset 6Ch**

This register has the same bit definition as RTE0.

**24.1.50 Redirection Table Entry 47 (RTE47)—Offset 6Eh**

This register has the same bit definition as RTE0.

**24.1.51 Redirection Table Entry 48 (RTE48)—Offset 70h**

This register has the same bit definition as RTE0.

**24.1.52 Redirection Table Entry 49 (RTE49)—Offset 72h**

This register has the same bit definition as RTE0.

**24.1.53 Redirection Table Entry 50 (RTE50)—Offset 74h**

This register has the same bit definition as RTE0.

**24.1.54 Redirection Table Entry 51 (RTE51)—Offset 76h**

This register has the same bit definition as RTE0.

**24.1.55 Redirection Table Entry 52 (RTE52)—Offset 78h**

This register has the same bit definition as RTE0.

**24.1.56 Redirection Table Entry 53 (RTE53)—Offset 7Ah**

This register has the same bit definition as RTE0.

**24.1.57 Redirection Table Entry 54 (RTE54)—Offset 7Ch**

This register has the same bit definition as RTE0.

**24.1.58 Redirection Table Entry 55 (RTE55)—Offset 7Eh**

This register has the same bit definition as RTE0.

**24.1.59 Redirection Table Entry 56 (RTE56)—Offset 80h**

This register has the same bit definition as RTE0.

**24.1.60 Redirection Table Entry 57 (RTE57)—Offset 82h**

This register has the same bit definition as RTE0.

**24.1.61 Redirection Table Entry 58 (RTE58)—Offset 84h**

This register has the same bit definition as RTE0.



**24.1.62 Redirection Table Entry 59 (RTE59)—Offset 86h**

This register has the same bit definition as RTE0.

**24.1.63 Redirection Table Entry 60 (RTE60)—Offset 88h**

This register has the same bit definition as RTE0.

**24.1.64 Redirection Table Entry 61 (RTE61)—Offset 8Ah**

This register has the same bit definition as RTE0.

**24.1.65 Redirection Table Entry 62 (RTE62)—Offset 8Ch**

This register has the same bit definition as RTE0.

**24.1.66 Redirection Table Entry 63 (RTE63)—Offset 8Eh**

This register has the same bit definition as RTE0.

**24.1.67 Redirection Table Entry 64 (RTE64)—Offset 90h**

This register has the same bit definition as RTE0.

**24.1.68 Redirection Table Entry 65 (RTE65)—Offset 92h**

This register has the same bit definition as RTE0.

**24.1.69 Redirection Table Entry 66 (RTE66)—Offset 94h**

This register has the same bit definition as RTE0.

**24.1.70 Redirection Table Entry 67 (RTE67)—Offset 96h**

This register has the same bit definition as RTE0.

**24.1.71 Redirection Table Entry 68 (RTE68)—Offset 98h**

This register has the same bit definition as RTE0.

**24.1.72 Redirection Table Entry 69 (RTE69)—Offset 9Ah**


This register has the same bit definition as RTE0.

**24.1.73 Redirection Table Entry 70 (RTE70)—Offset 9Ch**

This register has the same bit definition as RTE0.

**24.1.74 Redirection Table Entry 71 (RTE71)—Offset 9Eh**

This register has the same bit definition as RTE0.

**24.1.75 Redirection Table Entry 72 (RTE72)—Offset A0h**

This register has the same bit definition as RTE0.

**24.1.76 Redirection Table Entry 73 (RTE73)—Offset A2h**

This register has the same bit definition as RTE0.

**24.1.77 Redirection Table Entry 74 (RTE74)—Offset A4h**

This register has the same bit definition as RTE0.

**24.1.78 Redirection Table Entry 75 (RTE75)—Offset A6h**

This register has the same bit definition as RTE0.

**24.1.79 Redirection Table Entry 76 (RTE76)—Offset A8h**

This register has the same bit definition as RTE0.

**24.1.80 Redirection Table Entry 77 (RTE77)—Offset AAh**

This register has the same bit definition as RTE0.

**24.1.81 Redirection Table Entry 78 (RTE78)—Offset ACh**

This register has the same bit definition as RTE0.

**24.1.82 Redirection Table Entry 79 (RTE79)—Offset AEh**

This register has the same bit definition as RTE0.

**24.1.83 Redirection Table Entry 80 (RTE80)—Offset B0h**

This register has the same bit definition as RTE0.

**24.1.84 Redirection Table Entry 81 (RTE81)—Offset B2h**

This register has the same bit definition as RTE0.

**24.1.85 Redirection Table Entry 82 (RTE82)—Offset B4h**

This register has the same bit definition as RTE0.

**24.1.86 Redirection Table Entry 83 (RTE83)—Offset B6h**

This register has the same bit definition as RTE0.

**24.1.87 Redirection Table Entry 84 (RTE84)—Offset B8h**

This register has the same bit definition as RTE0.



**24.1.88 Redirection Table Entry 85 (RTE85)—Offset BAh**

This register has the same bit definition as RTE0.

**24.1.89 Redirection Table Entry 86 (RTE86)—Offset BCh**

This register has the same bit definition as RTE0.

**24.1.90 Redirection Table Entry 87 (RTE87)—Offset BEh**

This register has the same bit definition as RTE0.

**24.1.91 Redirection Table Entry 88 (RTE88)—Offset C0h**

This register has the same bit definition as RTE0.

**24.1.92 Redirection Table Entry 89 (RTE89)—Offset C2h**

This register has the same bit definition as RTE0.

**24.1.93 Redirection Table Entry 90 (RTE90)—Offset C4h**

This register has the same bit definition as RTE0.

**24.1.94 Redirection Table Entry 91 (RTE91)—Offset C6h**

This register has the same bit definition as RTE0.

**24.1.95 Redirection Table Entry 92 (RTE92)—Offset C8h**

This register has the same bit definition as RTE0.

**24.1.96 Redirection Table Entry 93 (RTE93)—Offset CAh**

This register has the same bit definition as RTE0.

**24.1.97 Redirection Table Entry 94 (RTE94)—Offset CCh**

This register has the same bit definition as RTE0.

**24.1.98 Redirection Table Entry 95 (RTE95)—Offset CEh**

This register has the same bit definition as RTE0.

**24.1.99 Redirection Table Entry 96 (RTE96)—Offset D0h**

This register has the same bit definition as RTE0.

**24.1.100 Redirection Table Entry 97 (RTE97)—Offset D2h**

This register has the same bit definition as RTE0.



**24.1.101 Redirection Table Entry 98 (RTE98)—Offset D4h**

This register has the same bit definition as RTE0.

**24.1.102 Redirection Table Entry 99 (RTE99)—Offset D6h**

This register has the same bit definition as RTE0.

**24.1.103 Redirection Table Entry 100 (RTE100)—Offset D8h**

This register has the same bit definition as RTE0.

**24.1.104 Redirection Table Entry 101 (RTE101)—Offset DAh**

This register has the same bit definition as RTE0.

**24.1.105 Redirection Table Entry 102 (RTE102)—Offset DCh**

This register has the same bit definition as RTE0.

**24.1.106 Redirection Table Entry 103 (RTE103)—Offset DEh**

This register has the same bit definition as RTE0.

**24.1.107 Redirection Table Entry 104 (RTE104)—Offset E0h**

This register has the same bit definition as RTE0.

**24.1.108 Redirection Table Entry 105 (RTE105)—Offset E2h**

This register has the same bit definition as RTE0.

**24.1.109 Redirection Table Entry 106 (RTE106)—Offset E4h**

This register has the same bit definition as RTE0.

**24.1.110 Redirection Table Entry 107 (RTE107)—Offset E6h**

This register has the same bit definition as RTE0.

**24.1.111 Redirection Table Entry 108 (RTE108)—Offset E8h**

This register has the same bit definition as RTE0.

**24.1.112 Redirection Table Entry 109 (RTE109)—Offset EAh**

This register has the same bit definition as RTE0.

**24.1.113 Redirection Table Entry 110 (RTE110)—Offset ECh**

This register has the same bit definition as RTE0.



#### **24.1.114 Redirection Table Entry 111 (RTE111)—Offset EEh**

This register has the same bit definition as RTE0.

#### **24.1.115 Redirection Table Entry 112 (RTE112)—Offset F0h**

This register has the same bit definition as RTE0.

#### **24.1.116 Redirection Table Entry 113 (RTE113)—Offset F2h**

This register has the same bit definition as RTE0.

#### **24.1.117 Redirection Table Entry 114 (RTE114)—Offset F4h**

This register has the same bit definition as RTE0.

#### **24.1.118 Redirection Table Entry 115 (RTE115)—Offset F6h**

This register has the same bit definition as RTE0.

#### **24.1.119 Redirection Table Entry 116 (RTE116)—Offset F8h**

This register has the same bit definition as RTE0.

#### **24.1.120 Redirection Table Entry 117 (RTE117)—Offset FAh**

This register has the same bit definition as RTE0.

#### **24.1.121 Redirection Table Entry 118 (RTE118)—Offset FCh**

This register has the same bit definition as RTE0.

#### **24.1.122 Redirection Table Entry 119 (RTE119)—Offset FEh**

This register has the same bit definition as RTE0.

### **24.2 Advanced Programmable Interrupt Controller (APIC) Registers Summary**

The APIC is accessed using an indirect addressing scheme. Two registers are visible by software for manipulation of most of the APIC registers. These registers are mapped into memory space. The address bits 19:12 of the address range are programmable through bits 7:0 of OIC register (Chipset Configuration Register: Offset 31FEh). The registers are shown below.



**Table 24-2. Summary of Advanced Programmable Interrupt Controller (APIC) Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Index Register (IDX)—Offset 0h	0h
10h	13h	Data Register (DAT)—Offset 10h	0h
40h	43h	EOI Register (EOIR)—Offset 40h	0h

### 24.2.1 Index Register (IDX)—Offset 0h


The Index Register will select which APIC indirect register to be manipulated by software. Software will program this register to select the desired APIC internal register.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>APIC Index :</b> This is an 8 bit pointer into the I/O APIC register table.

### 24.2.2 Data Register (DAT)—Offset 10h


This 32-bit register specifies the data to be read or written to the register pointed to by the Index register. This register can be accessed only in DW quantities.

**Access Method**

**Type:** MEM Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>APIC Data:</b> This is a 32-bit register for the data to be read or written to the APIC indirect register pointed to by the Index register (Memory Address FEC0_0000h).

### 24.2.3 EOI Register (EOIR)—Offset 40h


When a write is issued to this register, the IOxAPIC will check the lower 8 bits written to this register, and compare it with the vector field for each entry in the I/O Redirection Table. When a match is found, RTE.RIRR for that entry will be cleared. If multiple entries have the same vector, each of those entries will have RTE.RIRR cleared. Only bits 7:0 are used. Bits 31:8 are ignored.

#### Access Method

**Type:** MEM Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:0	0h WO	<b>Redirection Entry Clear:</b> When a write is issued to this register, the I/O APIC will check this field and compare it with the vector field for each entry in the I/O Redirection Table. When a match is found, the Remote_IRR bit for that I/O Redirection Entry will be cleared.





# 25 Processor Interface

## 25.1 Processor Interface Memory Registers Summary

Table 25-1. Summary of Processor Interface Memory Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
61h	61h	NMI Status and Control (NMI_STS_CNT)—Offset 61h	0h
70h	70h	NMI Enable (and Real Time Clock Index) (NMI_EN)—Offset 70h	80h
92h	92h	Init Register (PORT92)—Offset 92h	0h
CF9h	CF9h	Reset Control Register (RST_CNT)—Offset CF9h	0h

### 25.1.1 NMI Status and Control (NMI\_STS\_CNT)—Offset 61h

**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h

7				4				0
0	0	0	0	0	0	0	0	0
SERR_NMI_STS	IOCHK_NMI_STS	TMR2_OUT_STS	RSVD	IOCHK_NMI_EN	PCI_SERR_EN	SPKR_DAT_EN	TIM_CNT2_EN	



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	<b>SERR# NMI Source Status (SERR_NMI_STS):</b> This bit is set by any of the sources of the internal SERR on the PCH backbone, this includes SERR assertions forwarded from the secondary PCI bus, error from a PCIe port, Do_SERR or standard PCIe error message from DMI, or internal Bus 0 functions that generate SERR#. Bit 2 must be cleared in this register in order for this bit to be set. This interrupt source is enabled by setting bit 2 to 0. To reset the interrupt, set bit 2 to 1 and then set it to 0. This bit is read-only. When writing to port 61h, this bit must be 0.
6	0h RO	<b>IOCHK# NMI Source Status (IOCHK_NMI_STS):</b> This bit is set if an ISA agent (via SERIRQ) asserts IOCHK# and bit 3 is cleared in this register. This interrupt source is enabled by setting bit 3 to 0. To reset the interrupt, set bit 3 to 1 and then set it to 0. This bit is read-only. When writing to port 61h, this bit must be a 0.
5	0h RO	<b>Timer Counter 2 OUT Status (TMR2_OUT_STS):</b> This bit reflects the current state of the 8254 counter 2 output. Counter 2 must be programmed following any PCI reset for this bit to have a determinate value. When writing to port 61h, this bit must be a 0.
4	0h RO	Reserved.
3	0h RW	<b>IOCHK# NMI Enable (IOCHK_NMI_EN):</b> When this bit is a 1, IOCHK# NMIs are disabled and cleared. When this bit is a 0, IOCHK# NMIs are enabled.
2	0h RW	<b>PCI SERR# Enable (PCI_SERR_EN):</b> When this bit is a 1, the SERR# NMIs are disabled and cleared. When this bit is a 0, SERR# NMIs are enabled.
1	0h RW	<b>Speaker Data Enable (SPKR_DAT_EN):</b> When this bit is a 0, the SPKR output is a 0. When this bit is a 1, the SPKR output is equivalent to the Counter 2 OUT signal value.
0	0h RW	<b>Timer Counter 2 Enable (TIM_CNT2_EN):</b> When this bit is a 0, Counter 2 counting is disabled. Counting is enabled when this bit is 1.

### 25.1.2 NMI Enable (and Real Time Clock Index) (NMI\_EN)—Offset 70h

This register is write-only for normal operation. In Alt-Access mode, this register can be read to find the NMI Enable status and the RTC index value. \*WO for normal operation, RW if Alternate access mode is enabled. Use RW because there is no equivalent register access attribute in RDL

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**



**Default:** 80h

7	0	0	0	0	0	0	0	0
1								0
NMI_EN								RTC_INDXX

Bit Range	Default and Access	Field Name (ID): Description
7	1h RW	<b>NMI_EN# (NMI_EN):</b> When this bit is a 1, all NMI sources are disabled. When this bit is a 0, NMI sources are enabled.
6:0	0h RW	<b>Real Time Clock Index (Address) (RTC_INDXX):</b> This data goes to the RTC to select which register or CMOS RAM address is being accessed.

### 25.1.3 Init Register (PORT92)—Offset 92h

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h

7	0	0	0	0	0	0	0	0
								0
RSVD							INIT_NOW	

Bit Range	Default and Access	Field Name (ID): Description
7:1	0h RO	Reserved.
0	0h RW	<b>INIT_NOW (INIT_NOW):</b> When this bit transitions from a 0 to a 1, the PCH will force INIT# active for 16 PCI clocks.

### 25.1.4 Reset Control Register (RST\_CNT)—Offset CF9h

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h



7				4				0
0	0	0	0	0	0	0	0	0
RSVD				FULL_RST	RST_CPU	SYS_RST	RSVD	

Bit Range	Default and Access	Field Name (ID): Description
7:4	0h RO	Reserved.
3	0h RW	<b>Full Reset (FULL_RST):</b> When this bit is set to 1 and bit 1 is set to 1 (indicating Hard Reset, not Soft Reset), and the RST_CPU bit (bit 2) is written from 0 to 1, the PCH will do a full reset, including driving SLP_S3#, SLP_S4# and SLP_S5# active (low) for at least 3 (and no more than 5) seconds. When this bit is set, it also causes the full power cycle (SLP_S3/4/5# assertion) in response to SYSRESET#, PWROK#, and Watchdog timer reset sources.
2	0h RW	<b>Reset CPU (RST_CPU):</b> This bit will cause either a hard or soft reset to the CPU depending on the state of the SYS_RST bit (bit 1 in this same register). The software will cause the reset by setting bit 2 from a 0 to a 1.
1	0h RW	<b>System Reset (SYS_RST):</b> This bit determines the type of reset caused via RST_CPU (bit 2 of this register). If SYS_RST is 0 when RST_CPU goes from 0 to 1, then the PCH will force INIT# active for 16 PCI clocks. If SYS_RST is 1 when RST_CPU goes from 0 to 1, then the PCH will force PCI reset active for about 1 ms, however the SLP_S3#, SLP_S4# and SLP_S5# signals assertion is dependent on the value of the FULL_RST (bit3 of this register).
0	0h RO	Reserved.

§ §



## 26 General Purpose I/O (GPIO)

### 26.1 GPIO Community 0 Registers Summary

Community 0 Registers are for GPP\_A and GPP\_B groups.

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

**Table 26-1. Summary of GPIO Community 0 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
8h	Bh	Family Base Address (FAMBAR)—Offset 8h	300h
Ch	Fh	Pad Base Address (PADBAR)—Offset Ch	400h
10h	13h	Miscellaneous Configuration (MISCCFG)—Offset 10h	43200h
20h	23h	Pad Ownership (PAD_OWN_GPP_A_0)—Offset 20h	0h
24h	27h	Pad Ownership (PAD_OWN_GPP_A_1)—Offset 24h	0h
28h	2Bh	Pad Ownership (PAD_OWN_GPP_A_2)—Offset 28h	0h
30h	33h	Pad Ownership (PAD_OWN_GPP_B_0)—Offset 30h	0h
34h	37h	Pad Ownership (PAD_OWN_GPP_B_1)—Offset 34h	0h
38h	3Bh	Pad Ownership (PAD_OWN_GPP_B_2)—Offset 38h	0h
A0h	A3h	Pad Configuration Lock (PADCFGLOCK_GPP_A)—Offset A0h	0h
A4h	A7h	Pad Configuration Lock (PADCFGLOCKTX_GPP_A)—Offset A4h	0h
A8h	ABh	Pad Configuration Lock (PADCFGLOCK_GPP_B)—Offset A8h	0h
ACh	AFh	Pad Configuration Lock (PADCFGLOCKTX_GPP_B)—Offset ACh	0h
D0h	D3h	Host Software Pad Ownership (HOSTSW_OWN_GPP_A)—Offset D0h	0h
D4h	D7h	Host Software Pad Ownership (HOSTSW_OWN_GPP_B)—Offset D4h	0h
100h	103h	GPI Interrupt Status (GPI_IS_GPP_A)—Offset 100h	0h
104h	107h	GPI Interrupt Status (GPI_IS_GPP_B)—Offset 104h	0h
120h	123h	GPI Interrupt Enable (GPI_IE_GPP_A)—Offset 120h	0h
124h	127h	GPI Interrupt Enable (GPI_IE_GPP_B)—Offset 124h	0h
140h	143h	GPI General Purpose Events Status (GPI_GPE_STS_GPP_A)—Offset 140h	0h
144h	147h	GPI General Purpose Events Status (GPI_GPE_STS_GPP_B)—Offset 144h	0h
160h	163h	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A)—Offset 160h	0h
164h	167h	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_B)—Offset 164h	0h
184h	187h	SMI Status (GPI_SMI_STS_GPP_B)—Offset 184h	0h
1A4h	1A7h	SMI Enable (GPI_SMI_EN_GPP_B)—Offset 1A4h	0h
1C4h	1C7h	NMI Status (GPI_NMI_STS_GPP_B)—Offset 1C4h	0h
1E4h	1E7h	NMI Enable (GPI_NMI_EN_GPP_B)—Offset 1E4h	0h
400h	403h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_0)—Offset 400h	4400xx00h See register for xx value



**Table 26-1. (Continued) Summary of GPIO Community 0 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
404h	407h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_0)—Offset 404h	18h
408h	40Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_1)—Offset 408h	4400xx00h See register for xx value
40Ch	40Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_1)—Offset 40Ch	See register
410h	413h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_2)—Offset 410h	4400xx00h See register for xx value
414h	417h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_2)—Offset 414h	See register
418h	41Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_3)—Offset 418h	4400xx00h See register for xx value
41Ch	41Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_3)—Offset 41Ch	See register
420h	423h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_4)—Offset 420h	4400xx00h See register for xx value
424h	427h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_4)—Offset 424h	See register
428h	42Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_5)—Offset 428h	4400xx00h See register for xx value
42Ch	42Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_5)—Offset 42Ch	See register
430h	433h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_6)—Offset 430h	4400xx00h See register for xx value
434h	437h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_6)—Offset 434h	See register
438h	43Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_7)—Offset 438h	4400xx00h See register for xx value
43Ch	43Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_7)—Offset 43Ch	See register
440h	443h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_8)—Offset 440h	4400xx00h See register for xx value
444h	447h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_8)—Offset 444h	See register
448h	44Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_9)—Offset 448h	4400xx00h See register for xx value
44Ch	44Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_9)—Offset 44Ch	See register
450h	453h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_10)—Offset 450h	4400xx00h See register for xx value
454h	457h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_10)—Offset 454h	See register
458h	45Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_11)—Offset 458h	4400xx00h See register for xx value
45Ch	45Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_11)—Offset 45Ch	See register
460h	463h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_12)—Offset 460h	4400xx00h See register for xx value
464h	467h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_12)—Offset 464h	See register




Table 26-1. (Continued) Summary of GPIO Community 0 Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
468h	46Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_13)—Offset 468h	4400xx00h See register for xx value
46Ch	46Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_13)—Offset 46Ch	See register
470h	473h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_14)—Offset 470h	4400xx00h See register for xx value
474h	477h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_14)—Offset 474h	See register
478h	47Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_15)—Offset 478h	4400xx00h See register for xx value
47Ch	47Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_15)—Offset 47Ch	See register
480h	483h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_16)—Offset 480h	4400xx00h See register for xx value
484h	487h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_16)—Offset 484h	See register
488h	48Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_17)—Offset 488h	4400xx00h See register for xx value
48Ch	48Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_17)—Offset 48Ch	See register
490h	493h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_18)—Offset 490h	4400xx00h See register for xx value
494h	497h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_18)—Offset 494h	See register
498h	49Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_19)—Offset 498h	4400xx00h See register for xx value
49Ch	49Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_19)—Offset 49Ch	See register
4A0h	4A3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_20)—Offset 4A0h	4400xx00h See register for xx value
4A4h	4A7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_20)—Offset 4A4h	See register
4A8h	4ABh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_21)—Offset 4A8h	4400xx00h See register for xx value
4ACh	4AFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_21)—Offset 4ACh	See register
4B0h	4B3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_22)—Offset 4B0h	4400xx00h See register for xx value
4B4h	4B7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_22)—Offset 4B4h	See register
4B8h	4BBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_A_23)—Offset 4B8h	4400xx00h See register for xx value
4BCh	4BFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_A_23)—Offset 4BCh	See register
4C0h	4C3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_0)—Offset 4C0h	4400xx00h See register for xx value
4C4h	4C7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_0)—Offset 4C4h	See register
4C8h	4CBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_1)—Offset 4C8h	4400xx00h See register for xx value





**Table 26-1. (Continued) Summary of GPIO Community 0 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
4CCh	4CFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_1)—Offset 4CCh	See register
4D0h	4D3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_2)—Offset 4D0h	4400xx00h See register for xx value
4D4h	4D7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_2)—Offset 4D4h	See register
4D8h	4DBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_3)—Offset 4D8h	4400xx00h See register for xx value
4DCh	4DFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_3)—Offset 4DCh	See register
4E0h	4E3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_4)—Offset 4E0h	4400xx00h See register for xx value
4E4h	4E7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_4)—Offset 4E4h	See register
4E8h	4EBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_5)—Offset 4E8h	4400xx00h See register for xx value
4ECh	4EFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_5)—Offset 4ECh	See register
4F0h	4F3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_6)—Offset 4F0h	4400xx00h See register for xx value
4F4h	4F7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_6)—Offset 4F4h	See register
4F8h	4FBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_7)—Offset 4F8h	4400xx00h See register for xx value
4FCh	4FFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_7)—Offset 4FCh	See register
500h	503h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_8)—Offset 500h	4400xx00h See register for xx value
504h	507h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_8)—Offset 504h	See register
508h	50Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_9)—Offset 508h	4400xx00h See register for xx value
50Ch	50Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_9)—Offset 50Ch	See register
510h	513h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_10)—Offset 510h	4400xx00h See register for xx value
514h	517h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_10)—Offset 514h	See register
518h	51Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_11)—Offset 518h	4400xx00h See register for xx value
51Ch	51Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_11)—Offset 51Ch	See register
520h	523h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_12)—Offset 520h	4400xx00h See register for xx value
524h	527h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_12)—Offset 524h	See register
528h	52Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_13)—Offset 528h	4400xx00h See register for xx value
52Ch	52Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_13)—Offset 52Ch	See register



**Table 26-1. (Continued) Summary of GPIO Community 0 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
530h	533h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_14)—Offset 530h	4400xx00h See register for xx value
534h	537h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_14)—Offset 534h	See register
538h	53Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_15)—Offset 538h	4400xx00h See register for xx value
53Ch	53Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_15)—Offset 53Ch	See register
540h	543h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_16)—Offset 540h	4400xx00h See register for xx value
544h	547h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_16)—Offset 544h	See register
548h	54Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_17)—Offset 548h	4400xx00h See register for xx value
54Ch	54Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_17)—Offset 54Ch	See register
550h	553h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_18)—Offset 550h	4400xx00h See register for xx value
554h	557h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_18)—Offset 554h	See register
558h	55Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_19)—Offset 558h	4400xx00h See register for xx value
55Ch	55Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_19)—Offset 55Ch	See register
560h	563h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_20)—Offset 560h	4400xx00h See register for xx value
564h	567h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_20)—Offset 564h	See register
568h	56Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_21)—Offset 568h	4400xx00h See register for xx value
56Ch	56Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_21)—Offset 56Ch	See register
570h	573h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_22)—Offset 570h	4400xx00h See register for xx value
574h	577h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_22)—Offset 574h	See register
578h	57Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_B_23)—Offset 578h	4400xx00h See register for xx value
57Ch	57Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_B_23)—Offset 57Ch	See register


### 26.1.1 Family Base Address (FAMBAR)—Offset 8h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 300h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	300h RO	<b>Family Base Address (FAMBAR):</b> This field provides the starting byte-align address of Family0 register sets. It is meant for software to discover from where the very first Family register (i.e. Family0 register) starts to compute the next Families address offsets.


### 26.1.2 Pad Base Address (PADBAR)—Offset Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 400h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	400h RO	<b>Pad Base Address (PADBAR):</b> This field provides the starting byte-align address of Pad0 register sets. It is meant for software to discover from where the very first Pad register (i.e. Pad0 register) starts to compute the next Pad address offsets.


### 26.1.3 Miscellaneous Configuration (MISCCFG)—Offset 10h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 43200h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	1	0
0	0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0

Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RO	Reserved.
19:16	4h RW	<p><b>GPIO Group to GPE_DW0 assignment encoding (GPE0_DW2):</b> This register assigns a specific GPIO Group to the ACPI GPE0[95:64]. The selected GPIO group will be mapped to lower bits of the GPE register</p> <p>0h = GPP_A[23:0] mapped to GPE[87:64]; GPE[95:88] not used.                      1h = GPP_B[23:0] mapped to GPE[87:64]; GPE[95:88] not used.                      2h = GPP_C[23:0] mapped to GPE[87:64]; GPE[95:88] not used.                      3h = GPP_D[23:0] mapped to GPE[87:64]; GPE[95:88] not used.                      4h = GPP_E[12:0] mapped to GPE[76:64]; GPE[95:77] not used.                      5h = GPP_F[23:0] mapped to GPE[87:64]; GPE[95:88] not used.                      6h = GPP_G[23:0] mapped to GPE[87:64]; GPE[95:88] not used.                      7h = GPP_H[23:0] mapped to GPE[87:64]; GPE[95:88] not used.                      8h = GPP_I[10:0] mapped to GPE[74:64]; GPE[95:75] not used.                      9h = GPD[11:0] mapped to GPE[75:64]; GPE[95:76] not used.</p>
15:12	3h RW	<p><b>GPIO Group to GPE_DW0 assignment encoding (GPE0_DW1):</b> This register assigns a specific GPIO Group to the ACPI GPE0[63:32]. The selected GPIO group will be mapped to lower bits of the GPE register</p> <p>0h = GPP_A[23:0] mapped to GPE[55:32]; GPE[63:56] not used.                      1h = GPP_B[23:0] mapped to GPE[55:32]; GPE[63:56] not used.                      2h = GPP_C[23:0] mapped to GPE[55:32]; GPE[63:56] not used.                      3h = GPP_D[23:0] mapped to GPE[55:32]; GPE[63:56] not used.                      4h = GPP_E[12:0] mapped to GPE[44:32]; GPE[63:45] not used.                      5h = GPP_F[23:0] mapped to GPE[55:32]; GPE[63:56] not used.                      6h = GPP_G[23:0] mapped to GPE[55:32]; GPE[63:56] not used.                      7h = GPP_H[23:0] mapped to GPE[55:32]; GPE[63:56] not used.                      8h = GPP_I[10:0] mapped to GPE[42:32]; GPE[63:43] not used.                      9h = GPD[11:0] mapped to GPE[43:32]; GPE[63:44] not used.</p>
11:8	2h RW	<p><b>GPIO Group to GPE_DW0 assignment encoding (GPE0_DW0):</b> This register assigns a specific GPIO Group to the ACPI GPE0[31:0]. The selected GPIO group will be mapped to lower bits of the GPE register</p> <p>0h = GPP_A[23:0] mapped to GPE[23:0]; GPE[31:24] not used.                      1h = GPP_B[23:0] mapped to GPE[23:0]; GPE[31:24] not used.                      2h = GPP_C[23:0] mapped to GPE[23:0]; GPE[31:24] not used.                      3h = GPP_D[23:0] mapped to GPE[23:0]; GPE[31:24] not used.                      4h = GPP_E[12:0] mapped to GPE[12:0]; GPE[31:13] not used.                      5h = GPP_F[23:0] mapped to GPE[23:0]; GPE[31:24] not used.                      6h = GPP_G[23:0] mapped to GPE[23:0]; GPE[31:24] not used.                      7h = GPP_H[23:0] mapped to GPE[23:0]; GPE[31:24] not used.                      8h = GPP_I[10:0] mapped to GPE[10:0]; GPE[31:11] not used.                      9h = GPD[11:0] mapped to GPE[11:0]; GPE[31:12] not used.</p>
7:4	0h RO	Reserved.
3	0h RW	<p><b>GPIO Driver IRQ Route (GPIO_DRIVER_IRQ_ROUTE):</b> Specifies the APIC IRQ globally for all pads within the current community (GPI_IS with corresponding GPI_IE enable).</p> <p>0 = IRQ14                      1 = IRQ15</p>



Bit Range	Default and Access	Field Name (ID): Description
2	0h RO	Reserved.
1	0h RW	<b>GPIO Dynamic Partition Clock Gating Enable (GPDPCGEN):</b> Specifies whether the GPIO Community should take part in partition clock gating 0 = Disable participation in dynamic partition clock gating 1 = Enable participation in dynamic partition clock gating
0	0h RW	<b>GPIO Dynamic Local Clock Gating Enable (GPDLCGEN):</b> Specifies whether the GPIO Community should perform local clock gating. 0 = Disable dynamic local clock gating 1 = Enable dynamic local clock gating


### 26.1.4 Pad Ownership (PAD\_OWN\_GPP\_A\_0)—Offset 20h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29:28	0h RO	<b>Pad Ownership (PAD_OWN_GPP_A_7):</b> Same description as bits [1:0], except that the bit field applies to GPP_A7.
27:26	0h RO	Reserved.
25:24	0h RO	<b>Pad Ownership (PAD_OWN_GPP_A_6):</b> Same description as bits [1:0], except that the bit field applies to GPP_A6.
23:22	0h RO	Reserved.
21:20	0h RO	<b>Pad Ownership (PAD_OWN_GPP_A_5):</b> Same description as bits [1:0], except that the bit field applies to GPP_A5.
19:18	0h RO	Reserved.
17:16	0h RO	<b>Pad Ownership (PAD_OWN_GPP_A_4):</b> Same description as bits [1:0], except that the bit field applies to GPP_A4.



Bit Range	Default and Access	Field Name (ID): Description
15:14	0h RO	Reserved.
13:12	0h RO	<b>Pad Ownership (PAD_OWN_GPP_A_3):</b> Same description as bits [1:0], except that the bit field applies to GPP_A3.
11:10	0h RO	Reserved.
9:8	0h RO	<b>Pad Ownership (PAD_OWN_GPP_A_2):</b> Same description as bits [1:0], except that the bit field applies to GPP_A2.
7:6	0h RO	Reserved.
5:4	0h RO	<b>Pad Ownership (PAD_OWN_GPP_A_1):</b> Same description as bits [1:0], except that the bit field applies to GPP_A1.
3:2	0h RO	Reserved.
1:0	0h RO	<b>Pad Ownership (PAD_OWN_GPP_A_0):</b> 00 = Host GPIO ACPI Mode or GPIO Driver Mode. Host software (ACPI or GPIO Driver) has ownership of the pad. In Host GPIO Driver Mode (refer to HOSTSW_OWN), GPIO input event update is limited to GPI_STS update only. Otherwise in Host ACPI Mode, updates are limited to GPI_GPE_STS, GPI_NMI_STS and/or GPI_SMI_STS. 01 = ME GPIO Mode. ME has ownership of the pad. 10 = ISH GPIO Mode. ME has ownership of the pad 11 = Reserved

### 26.1.5 Pad Ownership (PAD\_OWN\_GPP\_A\_1)—Offset 24h

Same description as PAD\_OWN\_GPP\_A\_0, except that this register is for GPP\_A[15:8]

### 26.1.6 Pad Ownership (PAD\_OWN\_GPP\_A\_2)—Offset 28h

Same description as PAD\_OWN\_GPP\_A\_0, except that this register is for GPP\_A[23:16]

### 26.1.7 Pad Ownership (PAD\_OWN\_GPP\_B\_0)—Offset 30h

Same description as PAD\_OWN\_GPP\_A\_0, except that this register is for GPP\_B[7:0]

### 26.1.8 Pad Ownership (PAD\_OWN\_GPP\_B\_1)—Offset 34h

Same description as PAD\_OWN\_GPP\_A\_0, except that this register is for GPP\_B[15:8]

### 26.1.9 Pad Ownership (PAD\_OWN\_GPP\_B\_2)—Offset 38h

Same description as PAD\_OWN\_GPP\_A\_0, except that this register is for GPP\_B[23:16]

### 26.1.10 Pad Configuration Lock (PADCFGLOCK\_GPP\_A)—Offset A0h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**



Default: 0h

3	2	2	2	1	1	8	4	0																	
1	8	4	0	6	2																				
0	0	0	0	0	0	0	0	0																	
0	0	0	0	0	0	0	0	0																	
RSVD		PADCFGLOCK_GPP_A_23	PADCFGLOCK_GPP_A_22	PADCFGLOCK_GPP_A_21	PADCFGLOCK_GPP_A_20	PADCFGLOCK_GPP_A_19	PADCFGLOCK_GPP_A_18	PADCFGLOCK_GPP_A_17	PADCFGLOCK_GPP_A_16	PADCFGLOCK_GPP_A_15	PADCFGLOCK_GPP_A_14	PADCFGLOCK_GPP_A_13	PADCFGLOCK_GPP_A_12	PADCFGLOCK_GPP_A_11	PADCFGLOCK_GPP_A_10	PADCFGLOCK_GPP_A_9	PADCFGLOCK_GPP_A_8	PADCFGLOCK_GPP_A_7	PADCFGLOCK_GPP_A_6	PADCFGLOCK_GPP_A_5	PADCFGLOCK_GPP_A_4	PADCFGLOCK_GPP_A_3	PADCFGLOCK_GPP_A_2	PADCFGLOCK_GPP_A_1	PADCFGLOCK_GPP_A_0

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_23):</b> Applied to GPP_A23. Same description as PADCFGLOCK_GPP_A_0
22	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_22):</b> Applied to GPP_A22. Same description as PADCFGLOCK_GPP_A_0
21	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_21):</b> Applied to GPP_A21. Same description as PADCFGLOCK_GPP_A_0
20	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_20):</b> Applied to GPP_A20. Same description as PADCFGLOCK_GPP_A_0
19	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_19):</b> Applied to GPP_A19. Same description as PADCFGLOCK_GPP_A_0
18	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_18):</b> Applied to GPP_A18. Same description as PADCFGLOCK_GPP_A_0
17	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_17):</b> Applied to GPP_A17. Same description as PADCFGLOCK_GPP_A_0
16	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_16):</b> Applied to GPP_A16. Same description as PADCFGLOCK_GPP_A_0
15	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_15):</b> Applied to GPP_A15. Same description as PADCFGLOCK_GPP_A_0
14	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_14):</b> Applied to GPP_A14. Same description as PADCFGLOCK_GPP_A_0
13	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_13):</b> Applied to GPP_A13. Same description as PADCFGLOCK_GPP_A_0
12	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_12):</b> Applied to GPP_A12. Same description as PADCFGLOCK_GPP_A_0
11	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_11):</b> Applied to GPP_A11. Same description as PADCFGLOCK_GPP_A_0
10	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_10):</b> Applied to GPP_A10. Same description as PADCFGLOCK_GPP_A_0
9	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_9):</b> Applied to GPP_A9. Same description as PADCFGLOCK_GPP_A_0



Bit Range	Default and Access	Field Name (ID): Description
8	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_8):</b> Applied to GPP_A8. Same description as PADCFGLOCK_GPP_A_0
7	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_7):</b> Applied to GPP_A7. Same description as PADCFGLOCK_GPP_A_0
6	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_6):</b> Applied to GPP_A6. Same description as PADCFGLOCK_GPP_A_0
5	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_5):</b> Applied to GPP_A5. Same description as PADCFGLOCK_GPP_A_0
4	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_4):</b> Applied to GPP_A4. Same description as PADCFGLOCK_GPP_A_0
3	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_3):</b> Applied to GPP_A3. Same description as PADCFGLOCK_GPP_A_0
2	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_2):</b> Applied to GPP_A2. Same description as PADCFGLOCK_GPP_A_0
1	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_1):</b> Applied to GPP_A1. Same description as PADCFGLOCK_GPP_A_0
0	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_A_0):</b> Pad Configuration Lock locks specific register fields in the GPP specific registers from being configured. The registers affected become Read-Only and software writes to these registers have no effect. 0 = Unlock 1 = Lock the following register fields as read-only (RO): - Pad Configuration registers (exclude GPIOTXState) - GPI_NMI_EN Register (if implemented) - GPI_SMI_EN Register (if implemented) - GPI_GPE_EN Register (if implemented) When PadCfgLock is written from a '1' to a '0' (unlock), a synchronous SMI# is generated if enabled. This ensures that only SMM code can change the above GPIO registers after the lockdown.

### 26.1.11 Pad Configuration Lock (PADCFGLOCKTX\_GPP\_A)—Offset A4h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
	RSVD							
			PADCFGLOCKTX_GPP_A_23					
			PADCFGLOCKTX_GPP_A_22					
			PADCFGLOCKTX_GPP_A_21					
			PADCFGLOCKTX_GPP_A_20					
			PADCFGLOCKTX_GPP_A_19					
			PADCFGLOCKTX_GPP_A_18					
			PADCFGLOCKTX_GPP_A_17					
			PADCFGLOCKTX_GPP_A_16					
			PADCFGLOCKTX_GPP_A_15					
			PADCFGLOCKTX_GPP_A_14					
			PADCFGLOCKTX_GPP_A_13					
			PADCFGLOCKTX_GPP_A_12					
			PADCFGLOCKTX_GPP_A_11					
			PADCFGLOCKTX_GPP_A_10					
			PADCFGLOCKTX_GPP_A_9					
			PADCFGLOCKTX_GPP_A_8					
			PADCFGLOCKTX_GPP_A_7					
			PADCFGLOCKTX_GPP_A_6					
			PADCFGLOCKTX_GPP_A_5					
			PADCFGLOCKTX_GPP_A_4					
			PADCFGLOCKTX_GPP_A_3					
			PADCFGLOCKTX_GPP_A_2					
			PADCFGLOCKTX_GPP_A_1					
			PADCFGLOCKTX_GPP_A_0					





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_23):</b> Applied to GPP_A23. Same description as PADCFGLOCKTX_GPP_A_0
22	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_22):</b> Applied to GPP_A22. Same description as PADCFGLOCKTX_GPP_A_0
21	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_21):</b> Applied to GPP_A21. Same description as PADCFGLOCKTX_GPP_A_0
20	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_20):</b> Applied to GPP_A20. Same description as PADCFGLOCKTX_GPP_A_0
19	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_19):</b> Applied to GPP_A19. Same description as PADCFGLOCKTX_GPP_A_0
18	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_18):</b> Applied to GPP_A18. Same description as PADCFGLOCKTX_GPP_A_0
17	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_17):</b> Applied to GPP_A17. Same description as PADCFGLOCKTX_GPP_A_0
16	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_16):</b> Applied to GPP_A16. Same description as PADCFGLOCKTX_GPP_A_0
15	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_15):</b> Applied to GPP_A15. Same description as PADCFGLOCKTX_GPP_A_0
14	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_14):</b> Applied to GPP_A14. Same description as PADCFGLOCKTX_GPP_A_0
13	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_13):</b> Applied to GPP_A13. Same description as PADCFGLOCKTX_GPP_A_0
12	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_12):</b> Applied to GPP_A12. Same description as PADCFGLOCKTX_GPP_A_0
11	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_11):</b> Applied to GPP_A11. Same description as PADCFGLOCKTX_GPP_A_0
10	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_10):</b> Applied to GPP_A10. Same description as PADCFGLOCKTX_GPP_A_0
9	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_9):</b> Applied to GPP_A9. Same description as PADCFGLOCKTX_GPP_A_0
8	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_8):</b> Applied to GPP_A8. Same description as PADCFGLOCKTX_GPP_A_0
7	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_7):</b> Applied to GPP_A7. Same description as PADCFGLOCKTX_GPP_A_0
6	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_6):</b> Applied to GPP_A6. Same description as PADCFGLOCKTX_GPP_A_0
5	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_5):</b> Applied to GPP_A5. Same description as PADCFGLOCKTX_GPP_A_0
4	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_4):</b> Applied to GPP_A4. Same description as PADCFGLOCKTX_GPP_A_0
3	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_A_3):</b> Applied to GPP_A3. Same description as PADCFGLOCKTX_GPP_A_0





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_23)</b> : Applied to GPP_A23. Same description as bit 0.
22	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_22)</b> : Applied to GPP_A22. Same description as bit 0.
21	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_21)</b> : Applied to GPP_A21. Same description as bit 0.
20	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_20)</b> : Applied to GPP_A20. Same description as bit 0.
19	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_19)</b> : Applied to GPP_A19. Same description as bit 0.
18	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_18)</b> : Applied to GPP_A18. Same description as bit 0.
17	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_17)</b> : Applied to GPP_A17. Same description as bit 0.
16	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_16)</b> : Applied to GPP_A16. Same description as bit 0.
15	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_15)</b> : Applied to GPP_A15. Same description as bit 0.
14	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_14)</b> : Applied to GPP_A14. Same description as bit 0.
13	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_13)</b> : Applied to GPP_A13. Same description as bit 0.
12	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_12)</b> : Applied to GPP_A12. Same description as bit 0.
11	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_11)</b> : Applied to GPP_A11. Same description as bit 0.
10	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_10)</b> : Applied to GPP_A10. Same description as bit 0.
9	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_9)</b> : Applied to GPP_A9. Same description as bit 0.
8	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_8)</b> : Applied to GPP_A8. Same description as bit 0.
7	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_7)</b> : Applied to GPP_A7. Same description as bit 0.
6	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_6)</b> : Applied to GPP_A6. Same description as bit 0.
5	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_5)</b> : Applied to GPP_A5. Same description as bit 0.
4	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_4)</b> : Applied to GPP_A4. Same description as bit 0.
3	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_3)</b> : Applied to GPP_A3. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_2)</b> : Applied to GPP_A2. Same description as bit 0.
1	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_1)</b> : Applied to GPP_A1. Same description as bit 0.
0	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_A_0)</b> : This register determines the appropriate host status bit update when a pad is under host ownership. 0 = ACPI Mode. GPIO input event updates are limited to GPI_GPE_STS, GPI_NMI_STS and/or GPI_SMI_STS. GPI_STS update is masked. 1 = GPIO Driver Mode. GPIO input event updates are limited to GPI_STS. GPI_GPE_STS, GPI_NMI_STS and/or GPI_SMI_STS updates are masked.

### 26.1.15 Host Software Pad Ownership (HOSTSW\_OWN\_GPP\_B)—Offset D4h

Same description as HOSTSW\_OWN\_GPP\_A register, except that this register applies to GPP\_B[23:0].

### 26.1.16 GPI Interrupt Status (GPI\_IS\_GPP\_A)—Offset 100h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
RSVD		GPI_INT_STS_GPP_A_23	GPI_INT_STS_GPP_A_22	GPI_INT_STS_GPP_A_21	GPI_INT_STS_GPP_A_20	GPI_INT_STS_GPP_A_19	GPI_INT_STS_GPP_A_18	GPI_INT_STS_GPP_A_17
		GPI_INT_STS_GPP_A_16	GPI_INT_STS_GPP_A_15	GPI_INT_STS_GPP_A_14	GPI_INT_STS_GPP_A_13	GPI_INT_STS_GPP_A_12	GPI_INT_STS_GPP_A_11	GPI_INT_STS_GPP_A_10
		GPI_INT_STS_GPP_A_9	GPI_INT_STS_GPP_A_8	GPI_INT_STS_GPP_A_7	GPI_INT_STS_GPP_A_6	GPI_INT_STS_GPP_A_5	GPI_INT_STS_GPP_A_4	GPI_INT_STS_GPP_A_3
		GPI_INT_STS_GPP_A_2	GPI_INT_STS_GPP_A_1	GPI_INT_STS_GPP_A_0				

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_23)</b> : Applied to GPP_A23. Same description as bit 0.
22	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_22)</b> : Applied to GPP_A22. Same description as bit 0.
21	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_21)</b> : Applied to GPP_A21. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
20	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_20):</b> Applied to GPP_A20. Same description as bit 0.
19	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_19):</b> Applied to GPP_A19. Same description as bit 0.
18	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_18):</b> Applied to GPP_A18. Same description as bit 0.
17	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_17):</b> Applied to GPP_A17. Same description as bit 0.
16	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_16):</b> Applied to GPP_A16. Same description as bit 0.
15	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_15):</b> Applied to GPP_A15. Same description as bit 0.
14	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_14):</b> Applied to GPP_A14. Same description as bit 0.
13	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_13):</b> Applied to GPP_A13. Same description as bit 0.
12	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_12):</b> Applied to GPP_A12. Same description as bit 0.
11	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_11):</b> Applied to GPP_A11. Same description as bit 0.
10	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_10):</b> Applied to GPP_A10. Same description as bit 0.
9	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_9):</b> Applied to GPP_A9. Same description as bit 0.
8	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_8):</b> Applied to GPP_A8. Same description as bit 0.
7	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_7):</b> Applied to GPP_A7. Same description as bit 0.
6	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_6):</b> Applied to GPP_A6. Same description as bit 0.
5	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_5):</b> Applied to GPP_A5. Same description as bit 0.
4	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_4):</b> Applied to GPP_A4. Same description as bit 0.
3	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_3):</b> Applied to GPP_A3. Same description as bit 0.
2	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_2):</b> Applied to GPP_A2. Same description as bit 0.
1	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_A_1):</b> Applied to GPP_A1. Same description as bit 0.
0	0h RW1C	<p><b>GPI Interrupt Status (GPI_INT_STS_GPP_A_0):</b> GPI Interrupt Status (GPI_INT_STS)</p> <p>This bit is set to '1' by hardware when either an edge or a level event is detected (See RxEdCfg RxInv) on pad and all the following conditions are true:</p> <ul style="list-style-type: none"> <li>- The corresponding pad is used in GPIO input mode</li> <li>- HOSTSW_OWN = 1 (i.e. Host GPIO Driver Mode).</li> </ul> <p>Writing a value of 1 will clear the bit while writing a value of 0 has no effect.</p> <p>0 = No interrupt 1 = Interrupt asserts</p> <p>The state of GPI_INT_EN[x] does not prevent the setting of GPI_INT_STS[x].</p>



## 26.1.17 GPI Interrupt Status (GPI\_IS\_GPP\_B)—Offset 104h

Same description as GPI\_IS\_GPP\_A register, except that this register applies to GPP\_B[23:0].

## 26.1.18 GPI Interrupt Enable (GPI\_IE\_GPP\_A)—Offset 120h

### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0																	
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0																	
RSVD		GPI_INT_EN_GPP_A_23	GPI_INT_EN_GPP_A_22	GPI_INT_EN_GPP_A_21	GPI_INT_EN_GPP_A_20	GPI_INT_EN_GPP_A_19	GPI_INT_EN_GPP_A_18	GPI_INT_EN_GPP_A_17	GPI_INT_EN_GPP_A_16	GPI_INT_EN_GPP_A_15	GPI_INT_EN_GPP_A_14	GPI_INT_EN_GPP_A_13	GPI_INT_EN_GPP_A_12	GPI_INT_EN_GPP_A_11	GPI_INT_EN_GPP_A_10	GPI_INT_EN_GPP_A_9	GPI_INT_EN_GPP_A_8	GPI_INT_EN_GPP_A_7	GPI_INT_EN_GPP_A_6	GPI_INT_EN_GPP_A_5	GPI_INT_EN_GPP_A_4	GPI_INT_EN_GPP_A_3	GPI_INT_EN_GPP_A_2	GPI_INT_EN_GPP_A_1	GPI_INT_EN_GPP_A_0

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_23):</b> Applied to GPP_A23. Same description as bit 0.
22	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_22):</b> Applied to GPP_A22. Same description as bit 0.
21	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_21):</b> Applied to GPP_A21. Same description as bit 0.
20	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_20):</b> Applied to GPP_A20. Same description as bit 0.
19	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_19):</b> Applied to GPP_A19. Same description as bit 0.
18	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_18):</b> Applied to GPP_A18. Same description as bit 0.
17	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_17):</b> Applied to GPP_A17. Same description as bit 0.
16	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_16):</b> Applied to GPP_A16. Same description as bit 0.
15	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_15):</b> Applied to GPP_A15. Same description as bit 0.
14	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_14):</b> Applied to GPP_A14. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
13	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_13):</b> Applied to GPP_A13. Same description as bit 0.
12	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_12):</b> Applied to GPP_A12. Same description as bit 0.
11	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_11):</b> Applied to GPP_A11. Same description as bit 0.
10	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_10):</b> Applied to GPP_A10. Same description as bit 0.
9	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_9):</b> Applied to GPP_A9. Same description as bit 0.
8	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_8):</b> Applied to GPP_A8. Same description as bit 0.
7	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_7):</b> Applied to GPP_A7. Same description as bit 0.
6	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_6):</b> Applied to GPP_A6. Same description as bit 0.
5	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_5):</b> Applied to GPP_A5. Same description as bit 0.
4	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_4):</b> Applied to GPP_A3. Same description as bit 0.
3	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_3):</b> Applied to GPP_A3. Same description as bit 0.
2	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_2):</b> Applied to GPP_A2. Same description as bit 0.
1	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_1):</b> Applied to GPP_A1. Same description as bit 0.
0	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_A_0):</b> This bit is used to enable/disable the generation of APIC interrupt when the corresponding GPI_INT_STS bit is set. 0 = disable interrupt generation 1 = enable interrupt generation

### 26.1.19 GPI Interrupt Enable (GPI\_IE\_GPP\_B)—Offset 124h

Same description as GPI\_IE\_GPP\_A register, except that this register is for GPP\_B[23:0].


### 26.1.20 GPI General Purpose Events Status (GPI\_GPE\_STS\_GPP\_A)—Offset 140h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



3	2	2	2	2	1	1	8	4	0																	
1	8	4	0	0	6	2	0	0	0																	
0	0	0	0	0	0	0	0	0	0																	
RSVD		GPI_GPE_STS_GPP_A_23		GPI_GPE_STS_GPP_A_22	GPI_GPE_STS_GPP_A_21	GPI_GPE_STS_GPP_A_20	GPI_GPE_STS_GPP_A_19	GPI_GPE_STS_GPP_A_18	GPI_GPE_STS_GPP_A_17	GPI_GPE_STS_GPP_A_16	GPI_GPE_STS_GPP_A_15	GPI_GPE_STS_GPP_A_14	GPI_GPE_STS_GPP_A_13	GPI_GPE_STS_GPP_A_12	GPI_GPE_STS_GPP_A_11	GPI_GPE_STS_GPP_A_10	GPI_GPE_STS_GPP_A_9	GPI_GPE_STS_GPP_A_8	GPI_GPE_STS_GPP_A_7	GPI_GPE_STS_GPP_A_6	GPI_GPE_STS_GPP_A_5	GPI_GPE_STS_GPP_A_4	GPI_GPE_STS_GPP_A_3	GPI_GPE_STS_GPP_A_2	GPI_GPE_STS_GPP_A_1	GPI_GPE_STS_GPP_A_0

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_23):</b> Applied to GPP_A23. Same description as bit 0.
22	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_22):</b> Applied to GPP_A22. Same description as bit 0.
21	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_21):</b> Applied to GPP_A21. Same description as bit 0.
20	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_20):</b> Applied to GPP_A20. Same description as bit 0.
19	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_19):</b> Applied to GPP_A19. Same description as bit 0.
18	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_18):</b> Applied to GPP_A18. Same description as bit 0.
17	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_17):</b> Applied to GPP_A17. Same description as bit 0.
16	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_16):</b> Applied to GPP_A16. Same description as bit 0.
15	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_15):</b> Applied to GPP_A15. Same description as bit 0.
14	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_14):</b> Applied to GPP_A14. Same description as bit 0.
13	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_13):</b> Applied to GPP_A13. Same description as bit 0.
12	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_12):</b> Applied to GPP_A12. Same description as bit 0.
11	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_11):</b> Applied to GPP_A11. Same description as bit 0.
10	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_10):</b> Applied to GPP_A10. Same description as bit 0.
9	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_9):</b> Applied to GPP_A9. Same description as bit 0.
8	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_8):</b> Applied to GPP_A8. Same description as bit 0.





Bit Range	Default and Access	Field Name (ID): Description
7	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_7):</b> Applied to GPP_A7. Same description as bit 0.
6	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_6):</b> Applied to GPP_A6. Same description as bit 0.
5	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_5):</b> Applied to GPP_A5. Same description as bit 0.
4	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_4):</b> Applied to GPP_A4. Same description as bit 0.
3	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_3):</b> Applied to GPP_A3. Same description as bit 0.
2	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_2):</b> Applied to GPP_A2. Same description as bit 0.
1	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_1):</b> Applied to GPP_A1. Same description as bit 0.
0	0h RW1C	<p><b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_A_0):</b> These bits are set any time the corresponding GPIO pad is set up as an input, under host ownership and the corresponding GPIO signal is high (or low if the corresponding RXINV bit is set).</p> <p>If the corresponding enable bit is set in the GPI_GPE_EN register, then when the GPI_GPE_STS bit is set:</p> <ul style="list-style-type: none"> <li>- If the system is in an S3-S5 state, the event will also wake the system.</li> <li>- If the system is in an S0 state (or upon waking back to an S0 state), an SCI will be caused, depending on the GPIRoutSCI bit for the corresponding pad. These bits are sticky bits and are cleared by writing a 1 back to this bit position.</li> </ul> <p>The state of GPI_GPE_EN does not prevent the setting of GPI_GPE_STS.</p>

### 26.1.21 GPI General Purpose Events Status (GPI\_GPE\_STS\_GPP\_B)—Offset 144h

Same description as PI\_GPE\_STS\_GPP\_A register, except that this is for GPP\_B[23:0].

### 26.1.22 GPI General Purpose Events Enable (GPI\_GPE\_EN\_GPP\_A)—Offset 160h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



3	2	2	2	1	1	8	4	0																			
1	8	4	0	6	2	8	4	0																			
0	0	0	0	0	0	0	0	0																			
RSVD				GPI_GPE_EN_GPP_A_23	GPI_GPE_EN_GPP_A_22	GPI_GPE_EN_GPP_A_21	GPI_GPE_EN_GPP_A_20	GPI_GPE_EN_GPP_A_19	GPI_GPE_EN_GPP_A_18	GPI_GPE_EN_GPP_A_17	GPI_GPE_EN_GPP_A_16	GPI_GPE_EN_GPP_A_15	GPI_GPE_EN_GPP_A_14	GPI_GPE_EN_GPP_A_13	GPI_GPE_EN_GPP_A_12	GPI_GPE_EN_GPP_A_11	GPI_GPE_EN_GPP_A_10	GPI_GPE_EN_GPP_A_9	GPI_GPE_EN_GPP_A_8	GPI_GPE_EN_GPP_A_7	GPI_GPE_EN_GPP_A_6	GPI_GPE_EN_GPP_A_5	GPI_GPE_EN_GPP_A_4	GPI_GPE_EN_GPP_A_3	GPI_GPE_EN_GPP_A_2	GPI_GPE_EN_GPP_A_1	GPI_GPE_EN_GPP_A_0

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_23):</b> Applied to GPP_A23. Same description as bit 0.
22	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_22):</b> Applied to GPP_A22. Same description as bit 0.
21	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_21):</b> Applied to GPP_A21. Same description as bit 0.
20	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_20):</b> Applied to GPP_A20. Same description as bit 0.
19	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_19):</b> Applied to GPP_A19. Same description as bit 0.
18	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_18):</b> Applied to GPP_A18. Same description as bit 0.
17	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_17):</b> Applied to GPP_A17. Same description as bit 0.
16	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_16):</b> Applied to GPP_A16. Same description as bit 0.
15	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_15):</b> Applied to GPP_A15. Same description as bit 0.
14	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_14):</b> Applied to GPP_A14. Same description as bit 0.
13	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_13):</b> Applied to GPP_A13. Same description as bit 0.
12	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_12):</b> Applied to GPP_A12. Same description as bit 0.
11	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_11):</b> Applied to GPP_A11. Same description as bit 0.
10	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_10):</b> Applied to GPP_A10. Same description as bit 0.
9	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_9):</b> Applied to GPP_A9. Same description as bit 0.
8	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_8):</b> Applied to GPP_A8. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
7	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_7):</b> Applied to GPP_A7. Same description as bit 0.
6	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_6):</b> Applied to GPP_A6. Same description as bit 0.
5	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_5):</b> Applied to GPP_A5. Same description as bit 0.
4	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_4):</b> Applied to GPP_A4. Same description as bit 0.
3	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_3):</b> Applied to GPP_A3. Same description as bit 0.
2	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_2):</b> Applied to GPP_A2. Same description as bit 0.
1	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_1):</b> Applied to GPP_A1. Same description as bit 0.
0	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_A_0):</b> This bit is used to enable/disable the generation of GPE to cause SCI and/or wake when the corresponding GPI_GPE_STS bit is set. 0 = disable GPE generation 1 = enable GPE generation Note: The pad must also be routed for GPE functionality in order for GPE to be generated, i.e. the corresponding GPIRoutSCI must be set to '1'.

### 26.1.23 GPI General Purpose Events Enable (GPI\_GPE\_EN\_GPP\_B)—Offset 164h

Same description as PI\_GPI\_GPE\_EN\_GPP\_A register, except that this is for GPP\_B[23:0].

### 26.1.24 SMI Status (GPI\_SMI\_STS\_GPP\_B)—Offset 184h


Register bits in this register are implemented for GPP\_B signals that have SMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_B_23)</b> : Same description as bit 14.
22:21	0h RO	Reserved.
20	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_B_20)</b> : Same description as bit 14.
19:15	0h RO	Reserved.
14	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_B_14)</b> : This bit is set to 1 by hardware when a level event (See RxEdCfg,RxInv) is detected, and all the following conditions are true: - The corresponding pad is used in GPIO input mode - The corresponding PAD_OWEN[2:0] is '000' (i.e. ACPI GPIO Mode). If the following conditions are true, then an SMI will be generated if the GPI_SMI_STS bit is set: 1. The corresponding bit in the GPI_SMI_EN register is set 2. The corresponding pad's GPIROUTSMI is set Writing a value of 1 will clear the bit while writing a value of 0 has no effect. 0 = There is no SMI event 1 = There is an SMI event The state of GPI_SMI_EN does not prevent the setting of GPI_SMI_STS. Defaults for these bits are dependent on the state of the GPI pads.
13:0	0h RO	Reserved.

### 26.1.25 SMI Enable (GPI\_SMI\_EN\_GPP\_B)—Offset 1A4h


Register bits in this register are implemented for GPP\_B signals that have SMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_B_23)</b> : Same description as bit 14.
22:21	0h RO	Reserved.
20	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_B_20)</b> : Same description as bit 14.
19:15	0h RO	Reserved.
14	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_B_14)</b> : This bit is used to enable/disable the generation of SMI when the corresponding GPI_SMI_STS bit is set. The pad must also be routed for SMI functionality in order for SMI to be generated, i.e. the corresponding GPIROUTSMI must be set to 1. 0 = disable SMI generation 1 = enable SMI generation Note: Each of the bit is lock-able dependent on the associated Pad Configuration register PadCfgLock setting. E.g. if the PadCfgLock of pad0 is 1, bit0 of this bit is locked down to read-only.
13:0	0h RO	Reserved.

### 26.1.26 NMI Status (GPI\_NMI\_STS\_GPP\_B)—Offset 1C4h


Register bits in this register are implemented for GPP\_B signals that have NMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_B_23):</b> Same description as bit 14.
22:21	0h RO	Reserved.
20	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_B_20):</b> Same description as bit 14.
19:15	0h RO	Reserved.
14	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_B_14):</b> This bit is set to 1 by hardware when an edge event is detected (See RxEdCfg, RxInv) on pad and all the following conditions are true: - The corresponding pad is used in GPIO input mode (PMode) - The corresponding GPIO_NMI_Rout is set to 1, i.e. programmed to route as NMI - The corresponding GPIOOwn[2:0] is '000' (i.e. ACPI GPIO Mode). - The corresponding GPI_NMI_EN is set Writing a value of 1 will clear the bit while writing a value of 0 has no effect. 0 = There is no NMI event 1 = There is an NMI event
13:0	0h RO	Reserved.

### 26.1.27 NMI Enable (GPI\_NMI\_EN\_GPP\_B)—Offset 1E4h

Register bits in this register are implemented for GPP\_B signals that have NMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD		GPI_NMI_EN_GPP_B_23	RSVD	GPI_NMI_EN_GPP_B_20	RSVD	GPI_NMI_EN_GPP_B_14	RSVD	

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_B_23):</b> Same description as bit 14.
22:21	0h RO	Reserved.
20	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_B_20):</b> Same description as bit 14.
19:15	0h RO	Reserved.
14	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_B_14):</b> This bit is used to enable/disable the generation of NMI when the corresponding GPI_NMI_STS bit is set and its GPIROUTNMI is set. 0 = disable NMI generation 1 = enable NMI generation Each bit is lock-able dependent on the associated Pad Configuration register PadCfgLock setting. E.g. if the PadCfgLock of pad0 is '1', bit0 of this bit is locked down to read-only.
13:0	0h RO	Reserved.

### 26.1.28 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_0)— Offset 400h

This register applies to GPP\_A0.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**


**Default:** 4400xx00h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	1	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
PADRSTCFG	RXPADSTSEL	RXRAW1	RSVD	RXEVCFG	RSVD	RXINV	RSVD	GPIROUTIOXAPIC
								GPIROUTSCI
								GPIROUTSMI
								GPIROUTNMI
								RSVD
								PMODE2
								PMODE1
								PMODE0
								GPIORXDIS
								GPIOTXDIS
								RSVD
								GPIORXSTATE
								GPIOTXSTATE

Bit Range	Default and Access	Field Name (ID): Description
31:30	1h RW	<b>Pad Reset Config (PADRSTCFG):</b> This register controls which reset is used to reset GPIO pad register fields in PAD_CFG_DW0 and PAD_CFG_DW1 registers. This register can be used for Sx isolation of the associated signal if needed. 00 = RSMRST# 01 = Host deep reset. This reset occurs when any of the following occur: Host reset (with or without power cycle) is initiated, Global reset is initiated, or Deep Sx entry. This reset does NOT occur as part of S3/S4/S5 entry. 10 = PLTRST# 11 = Reserved
29	0h RW	<b>RX Pad State Select (RXPADSTSEL):</b> Determines from which node the RX pad state for native function should be taken from. This field only affects the pad state value being fanned out to native function(s) and is not meaningful if the pad is in GPIO mode (i.e. Pad Mode = 0). 0 = Raw RX pad state directly from RX buffer 1 = Internal RX pad state (subject to RXINV and PreGfRXSel settings)
28	0h RW	<b>RX Raw Override to '1' (RXRAW1):</b> This bit determines if the selected pad state is being overridden to '1'. This field is only applicable when the RX buffer is configured as an input in either GPIO Mode or native function mode. The override takes place at the internal pad state directly from buffer and before the RXINV. 0 = No Override 1 = RX drive 1 internally
27	0h RO	Reserved.
26:25	2h RW	<b>RX Level/Edge Configuration (RXEVCFG):</b> Determines if the internal RX pad state (synchronized, filtered vs non-filtered version as determined by PreGfRXSel, and is further subject to RXInv) should be passed on to the next logic stage as is, as a pulse, or level signal. This field does not affect the received pad state (to GPIORXState or native functions) but how the interrupt or wake triggering events should be delivered to the GPIO Community Controller . 0h = Level 1h = Edge 2h = Drive '0' 3h = Reserved (implement as setting 0h)
24	0h RO	Reserved.
23	0h RW	<b>RX Invert (RXINV):</b> This bit determines if the selected pad state should go through the polarity inversion stage. This field is only applicable when the RX buffer is configured as an input in either GPIO Mode or native function mode. The polarity inversion takes place at the mux node of raw vs filtered or non-filtered RX pad state, as determined by PreGfRXsel and RXPadStSel This bit does not affect GPIORXState. During host ownership GPIO Mode, when this bit is set to '1', then the RX pad state is inverted as it is sent to the GPIO-to-IOxAPIC, GPE/SCI, SMI, NMI logic or GPI_IS[n] that is using it. This is used to allow active-low and active-high inputs to cause IRQ, SMI#, SCI or NMI. 0 = No inversion 1 = Inversion
22:21	0h RO	Reserved.





Bit Range	Default and Access	Field Name (ID): Description
20	0h RW	<b>GPIO Input Route IOxAPIC (GPIROUTIOXAPIC):</b> Determines if the pad can be routed to cause peripheral IRQ when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause peripheral IRQ 1 = Routing can cause peripheral IRQ Note: This bit does not affect any interrupt status bit within GPIO, but is used as the last qualifier for the peripheral IRQ indication to the intended recipient(s).
19	0h RW	<b>GPIO Input Route SCI (GPIROUTSCI):</b> Determines if the pad can be routed to cause SCI when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause SCI. 1 = Routing can cause SCI Note: This bit does not affect any interrupt status bit within GPIO, but is used as the last qualifier for the GPE indication to the intended recipient(s).
18	0h RW	<b>GPIO Input Route SMI (GPIROUTSMI):</b> Determines if the pad can be routed to cause SMI when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause SMI. 1 = Routing can cause SMI. Note: This bit does not affect any interrupt status bit within GPIO, but is used as the last qualifier for the SMI indication to the intended recipient(s). This bit only applies to a GPIO that has SMI capability. Otherwise, the bit is RO.
17	0h RW	<b>GPIO Input Route NMI (GPIROUTNMI):</b> Determines if the pad can be routed to cause NMI when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause NMI. 1 = Routing can cause NMI. Note: This bit also affects GPI_NMI_STS. If '0', GPI_NMI_STS is always clear. If '1', GPI_NMI_STS could be set (depending on GPIOOwn setting) when there is an event. Whether a NMI indication is generated and sent to the intended recipient(s) is also depending on the corresponding GPI_NMI_EN bit. This bit only applies to a GPIO that has NMI capability. Otherwise, the bit is RO.
16:13	0h RO	Reserved.
12	-- RW	<b>Pad Mode bit 2 (PMODE2):</b> See Pad Mode Bit 0 description.
11	-- RW	<b>Pad Mode bit 1 (PMODE1):</b> See Pad Mode Bit 0 description.
10	-- RW	<b>Pad Mode bit 0 (PMODE0):</b> This bit is used in conjunction with Pad Mode bit 1 and 2. This three-bit field determines whether the Pad is controlled by GPIO controller logic or one of the native functions muxed onto the Pad. 0h = GPIO control the Pad. 1h = native function 1, if applicable, controls the Pad 2h = native function 2, if applicable, controls the Pad 3h = native function 3, if applicable, controls the Pad 4h = enable GPIO blink/PWM capability if applicable (note that not all GPIOs have blink/PWM capability) Dedicated (unmuxed) GPIO shall report RO of all 0's in this register field If GPIO vs. native mode is configured via soft strap, this bit has no effect. Default value is determined by the default functionality of the pad.
9	1h RW	<b>GPIO RX Disable (GPIORXDIS):</b> 0 = Enable the input buffer (active low enable) of the pad. 1 = Disable the input buffer of the pad. Notes: When the input buffer is disabled, the internal pad state is always driven to '0'.
8	1h RW	<b>GPIO TX Disable (GPIOTXDIS):</b> 0 = Enable the output buffer (active low enable) of the pad. 1 = Disable the output buffer of the pad; i.e. Hi-Z
7:2	0h RO	Reserved.
1	0h RO	<b>GPIO RX State (GPIORXSTATE):</b> This is the current internal RX pad state after Glitch Filter logic stage and is not affected by PMode and RXINV settings.
0	0h RW	<b>GPIO TX State (GPIOTXSTATE):</b> 0 = Drive a level '0' to the TX output pad. 1 = Drive a level '1' to the TX output pad



### 26.1.29 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_0)—Offset 404h

This register applies to GPP\_A0.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 18h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	1 0 0 0
RSVD				TERM		RSVD	INTSEL	

Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RO	Reserved.
13:10	0h RW	<p><b>Termination (TERM):</b> The Pad Termination state defines the different weak pull-up and pull-down settings that are supported by the buffer. The settings for [13:10] correspond to:                      0000: none                      0010: 5k PD                      0100: 20k PD                      1010: 5k PU                      1100: 20k PU                      1111: Native controller selected by Pad Mode controls the Termination. This setting needs to be set only for GPP_A1 / LAD0, GPP_A2 / LAD1, GPP_A3 / LAD2, GPP_A4 / LAD3, GPP_D5 / I2S0_SFRM, GPP_D6 / I2S0_TXD, GPP_D7 / I2S0_RXD, GPP_D8 / I2S0_CLK, GPD1 / ACPRESENT, and GPD2 / LAN_WAKE#, when the signals are used as native function. Otherwise, the setting is reserved.</p> <p>NOTES:                      1. All other bit encodings are reserved.                      2. If a reserved value is programmed, pad may malfunction.                      3. The setting of this field is applicable in all Pad Mode including GPIO. As each Pad Mode may require different termination and isolation, care must be taken in SW in the transition with appropriate register programming. The actual transition sequence requirement may vary on case by case basis depending on the native functions involved. For example, before changing the pad from output to input direction, PU/PD settings should be programmed first to ensure the input does not float momentarily.</p>
9:8	0h RO	Reserved.
7:0	18h RO	<p><b>Interrupt Select (INTSEL):</b> The Interrupt Select defines which interrupt line driven from the GPIO Controller toggles when an interrupt is detected on this pad.                      0 = Interrupt Line 0                      1 = Interrupt Line 1                      ...                      Up to the max IOxAPIC IRQ supported</p>

### 26.1.30 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_1)—Offset 408h

This register applies to GPP\_A1 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.



### **26.1.31 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_1)— Offset 40Ch**

This register applies to GPP\_A1 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.

Exception:

INTSEL bit field default: 19h

TERM bit field default:

1111b in LPC mode. Note that TERM bit field must be set to 1111b when the signal is used as native function.

1100b in eSPI mode

### **26.1.32 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_2)— Offset 410h**

This register applies to GPP\_A2 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### **26.1.33 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_2)— Offset 414h**

This register applies to GPP\_A2 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.

Exception:

INTSEL bit field default: 1Ah

TERM bit field default:

1111b in LPC mode. Note that TERM bit field must be set to 1111b when the signal is used as native function.

1100b in eSPI mode

### **26.1.34 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_3)— Offset 418h**

This register applies to GPP\_A3 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### **26.1.35 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_3)— Offset 41Ch**

This register applies to GPP\_A3 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.

Exception:

INTSEL bit field default: 1Bh

TERM bit field default:

1111b in LPC mode. Note that TERM bit field must be set to 1111b when the signal is used as native function.

1100b in eSPI mode



### 26.1.36 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_4)— Offset 420h

This register applies to GPP\_A4 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### 26.1.37 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_4)— Offset 424h

This register applies to GPP\_A4 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.

Exception:

INTSEL bit field default: 1Ch

TERM bit field default:

1111b in LPC mode. Note that TERM bit field must be set to 1111b when the signal is used as native function.

1100b in eSPI mode

### 26.1.38 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_5)— Offset 428h

This register applies to GPP\_A5 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### 26.1.39 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_5)— Offset 42Ch

This register applies to GPP\_A5 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.

Exception:

INTSEL bit field default: 1Dh

TERM bit field default:

0000b in LPC mode

1100b in eSPI mode


### 26.1.40 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_6)— Offset 430h

This register applies to GPP\_A6 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### 26.1.41 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_6)— Offset 434h

This register applies to GPP\_A6 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.

Exception: The default value of the INTSEL bit field in this register is : 1Eh



**26.1.42 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_7)—  
Offset 438h**

This register applies to GPP\_A7 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.43 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_7)—  
Offset 43Ch**

This register applies to GPP\_A7 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.  
Exception: The default value of the INTSEL bit field in this register is : 1Fh

**26.1.44 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_8)—  
Offset 440h**

This register applies to GPP\_A8 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.45 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_8)—  
Offset 444h**

This register applies to GPP\_A8 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.  
Exception: The default value of the INTSEL bit field in this register is : 20h

**26.1.46 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_9)—  
Offset 448h**


This register applies to GPP\_A9 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.47 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_9)—  
Offset 44Ch**

This register applies to GPP\_A9 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.  
Exception:  
INTSEL bit field default: 21h  
TERM bit field default: 0100b

**26.1.48 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_10)—  
Offset 450h**

This register applies to GPP\_A10 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.



#### **26.1.49 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_10)— Offset 454h**

This register applies to GPP\_A10 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.

Exception:

INTSEL bit field default: 22h

TERM bit field default:

0100b in LPC mode

0000h in eSPI mode

#### **26.1.50 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_11)— Offset 458h**

This register applies to GPP\_A11 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

#### **26.1.51 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_11)— Offset 45Ch**

This register applies to GPP\_A11 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.

Exception:

INTSEL bit field default: 23h

TERM bit field default:

1100b in LPC mode

0000b in eSPI mode

#### **26.1.52 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_12)— Offset 460h**

This register applies to GPP\_A12 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

#### **26.1.53 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_12)— Offset 464h**

This register applies to GPP\_A12 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.

Exception: The default value of the INTSEL bit field in this register is : 24h

#### **26.1.54 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_13)— Offset 468h**

This register applies to GPP\_A13 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.



### **26.1.55 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_13)— Offset 46Ch**

This register applies to GPP\_A13 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.  
Exception: The default value of the INTSEL bit field in this register is : 25h

### **26.1.56 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_14)— Offset 470h**

This register applies to GPP\_A14 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### **26.1.57 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_14)— Offset 474h**

This register applies to GPP\_A14 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.  
Exception: The default value of the INTSEL bit field in this register is : 26h

### **26.1.58 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_15)— Offset 478h**

This register applies to GPP\_A15 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### **26.1.59 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_15)— Offset 47Ch**

This register applies to GPP\_A15 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.  
Exception:  
INTSEL bit field default: 27h  
TERM bit field default:  
1100b in LPC mode  
0000b in eSPI mode

### **26.1.60 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_16)— Offset 480h**

This register applies to GPP\_A16 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### **26.1.61 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_16)— Offset 484h**

This register applies to GPP\_A16 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.  
Exception: The default value of the INTSEL bit field in this register is : 28h

**26.1.62 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_17)—  
Offset 488h**

This register applies to GPP\_A17 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.63 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_17)—  
Offset 48Ch**

This register applies to GPP\_A17 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.  
Exception: The default value of the INTSEL bit field in this register is : 29h

**26.1.64 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_18)—  
Offset 490h**

This register applies to GPP\_A18 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.65 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_18)—  
Offset 494h**

This register applies to GPP\_A18 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.  
Exception: The default value of the INTSEL bit field in this register is : 2Ah

**26.1.66 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_19)—  
Offset 498h**

This register applies to GPP\_A19 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.67 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_19)—  
Offset 49Ch**

This register applies to GPP\_A19 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.  
Exception: The default value of the INTSEL bit field in this register is : 2Bh

**26.1.68 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_20)—  
Offset 4A0h**

This register applies to GPP\_A20 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.69 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_20)—  
Offset 4A4h**

This register applies to GPP\_A20 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.  
Exception: The default value of the INTSEL bit field in this register is : 2Ch





**26.1.70 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_21)—  
Offset 4A8h**

This register applies to GPP\_A21 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.71 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_21)—  
Offset 4ACh**

This register applies to GPP\_A21 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.  
Exception: The default value of the INTSEL bit field in this register is : 2Dh

**26.1.72 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_22)—  
Offset 4B0h**

This register applies to GPP\_A22 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.73 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_22)—  
Offset 4B4h**

This register applies to GPP\_A22 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.  
Exception: The default value of the INTSEL bit field in this register is : 2Eh

**26.1.74 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_A\_23)—  
Offset 4B8h**

This register applies to GPP\_A23 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.75 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_A\_23)—  
Offset 4BCh**

This register applies to GPP\_A23 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.  
Exception: The default value of the INTSEL bit field in this register is : 2Fh

**26.1.76 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_0)—  
Offset 4C0h**

This register applies to GPP\_B0 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.77 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_0)—  
Offset 4C4h**

This register applies to GPP\_B0 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.  
Exception: The default value of the INTSEL bit field in this register is : 8'h30

**26.1.78 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_1)–  
Offset 4C8h**

This register applies to GPP\_B1 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.79 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_1)–  
Offset 4CCh**

This register applies to GPP\_B1 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 31h

**26.1.80 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_2)–  
Offset 4D0h**

This register applies to GPP\_B2 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.81 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_2)–  
Offset 4D4h**

This register applies to GPP\_B2 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 32h

**26.1.82 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_3)–  
Offset 4D8h**

This register applies to GPP\_B3 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.83 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_3)–  
Offset 4DCh**

This register applies to GPP\_B3 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 33h

**26.1.84 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_4)–  
Offset 4E0h**

This register applies to GPP\_B4 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.85 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_4)–  
Offset 4E4h**

This register applies to GPP\_B4 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 34h



**26.1.86 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_5)—  
Offset 4E8h**

This register applies to GPP\_B5 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.87 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_5)—  
Offset 4ECh**

This register applies to GPP\_B5 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 35h

**26.1.88 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_6)—  
Offset 4F0h**

This register applies to GPP\_B6 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.89 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_6)—  
Offset 4F4h**

This register applies to GPP\_B6 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 36h

**26.1.90 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_7)—  
Offset 4F8h**

This register applies to GPP\_B7 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.91 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_7)—  
Offset 4FCh**

This register applies to GPP\_B7 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 37h

**26.1.92 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_8)—  
Offset 500h**

This register applies to GPP\_B8 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.93 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_8)—  
Offset 504h**

This register applies to GPP\_B8 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 38h

**26.1.94 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_9)—  
Offset 508h**

This register applies to GPP\_B9 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.95 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_9)—  
Offset 50Ch**

This register applies to GPP\_B9 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 39h

**26.1.96 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_10)—  
Offset 510h**

This register applies to GPP\_B10 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.97 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_10)—  
Offset 514h**

This register applies to GPP\_B10 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 3Ah

**26.1.98 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_11)—  
Offset 518h**

This register applies to GPP\_B11 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.99 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_11)—  
Offset 51Ch**

This register applies to GPP\_B11 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 3Bh

**26.1.100 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_12)—  
Offset 520h**

This register applies to GPP\_B12 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

**26.1.101 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_12)—  
Offset 524h**

This register applies to GPP\_B12 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 3Ch



### **26.1.102 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_13)— Offset 528h**

This register applies to GPP\_B13 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### **26.1.103 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_13)— Offset 52Ch**

This register applies to GPP\_B13 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 3Dh

### **26.1.104 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_14)— Offset 530h**

This register applies to GPP\_B14 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### **26.1.105 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_14)— Offset 534h**

This register applies to GPP\_B14 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0.

Exception:

INTSEL bit field default: 3Eh

TERM bit field default: 0100b

### **26.1.106 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_15)— Offset 538h**

This register applies to GPP\_B15 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### **26.1.107 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_15)— Offset 53Ch**

This register applies to GPP\_B15 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 3Fh

### **26.1.108 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_16)— Offset 540h**

This register applies to GPP\_B16 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.



### **26.1.109 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_16)— Offset 544h**

This register applies to GPP\_B16 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 40h

### **26.1.110 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_17)— Offset 548h**

This register applies to GPP\_B17 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### **26.1.111 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_17)— Offset 54Ch**

This register applies to GPP\_B17 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 41h

### **26.1.112 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_18)— Offset 550h**

This register applies to GPP\_B18 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### **26.1.113 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_18)— Offset 554h**

This register applies to GPP\_B18 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 42h

### **26.1.114 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_19)— Offset 558h**

This register applies to GPP\_B19 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### **26.1.115 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_19)— Offset 55Ch**

This register applies to GPP\_B19 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 43h

### **26.1.116 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_20)— Offset 560h**

This register applies to GPP\_B20 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.



### **26.1.117 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_20)— Offset 564h**

This register applies to GPP\_B20 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 44h

### **26.1.118 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_21)— Offset 568h**

This register applies to GPP\_B21 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### **26.1.119 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_21)— Offset 56Ch**

This register applies to GPP\_B21 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 45h

### **26.1.120 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_22)— Offset 570h**

This register applies to GPP\_B22 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### **26.1.121 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_22)— Offset 574h**

This register applies to GPP\_B22 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 46h

### **26.1.122 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_B\_23)— Offset 578h**

This register applies to GPP\_B23 and has the same description as PAD\_CFG\_DW0\_GPP\_A\_0.

### **26.1.123 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_B\_23)— Offset 57Ch**

This register applies to GPP\_B23 and has the same description as PAD\_CFG\_DW1\_GPP\_A\_0. Exception: The default value of the INTSEL bit field in this register is : 47h

## **26.2 GPIO Community 1 Registers Summary**

Community 1 Registers are for GPP\_C, GPP\_D, GPP\_E, GPP\_F, GPP\_G, and GPP\_H groups



These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

**Table 26-2. Summary of GPIO Community 1 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
8h	Bh	Family Base Address (FAMBAR)—Offset 8h	300h
Ch	Fh	Pad Base Address (PADBAR)—Offset Ch	400h
10h	13h	Miscellaneous Configuration (MISCCFG)—Offset 10h	43200h
20h	23h	Pad Ownership (PAD_OWN_GPP_C_0)—Offset 20h	0h
24h	27h	Pad Ownership (PAD_OWN_GPP_C_1)—Offset 24h	0h
28h	2Bh	Pad Ownership (PAD_OWN_GPP_C_2)—Offset 28h	0h
2Ch	2Fh	Pad Ownership (PAD_OWN_GPP_D_0)—Offset 2Ch	0h
30h	33h	Pad Ownership (PAD_OWN_GPP_D_1)—Offset 30h	0h
34h	37h	Pad Ownership (PAD_OWN_GPP_D_2)—Offset 34h	0h
38h	3Bh	Pad Ownership (PAD_OWN_GPP_E_0)—Offset 38h	0h
3Ch	3Fh	Pad Ownership (PAD_OWN_GPP_E_1)—Offset 3Ch	0h
40h	43h	Pad Ownership (PAD_OWN_GPP_F_0)—Offset 40h	0h
44h	47h	Pad Ownership (PAD_OWN_GPP_F_1)—Offset 44h	0h
48h	4Bh	Pad Ownership (PAD_OWN_GPP_F_2)—Offset 48h	0h
4Ch	4Fh	Pad Ownership (PAD_OWN_GPP_G_0)—Offset 4Ch	0h
50h	53h	Pad Ownership (PAD_OWN_GPP_G_1)—Offset 50h	0h
54h	57h	Pad Ownership (PAD_OWN_GPP_G_2)—Offset 54h	0h
58h	5Bh	Pad Ownership (PAD_OWN_GPP_H_0)—Offset 58h	0h
5Ch	5Fh	Pad Ownership (PAD_OWN_GPP_H_1)—Offset 5Ch	0h
60h	63h	Pad Ownership (PAD_OWN_GPP_H_2)—Offset 60h	0h
90h	93h	Pad Configuration Lock (PADCFGLOCK_GPP_C_0)—Offset 90h	0h
94h	97h	Pad Configuration Lock (PADCFGLOCKTX_GPP_C_0)—Offset 94h	0h
98h	9Bh	Pad Configuration Lock (PADCFGLOCK_GPP_D_0)—Offset 98h	0h
9Ch	9Fh	Pad Configuration Lock (PADCFGLOCKTX_GPP_D_0)—Offset 9Ch	0h
A0h	A3h	Pad Configuration Lock (PADCFGLOCK_GPP_E_0)—Offset A0h	0h
A4h	A7h	Pad Configuration Lock (PADCFGLOCKTX_GPP_E_0)—Offset A4h	0h
A8h	ABh	Pad Configuration Lock (PADCFGLOCK_GPP_F_0)—Offset A8h	0h
ACh	AFh	Pad Configuration Lock (PADCFGLOCKTX_GPP_F_0)—Offset ACh	0h
B0h	B3h	Pad Configuration Lock (PADCFGLOCK_GPP_G_0)—Offset B0h	0h
B4h	B7h	Pad Configuration Lock (PADCFGLOCKTX_GPP_G_0)—Offset B4h	0h
B8h	BBh	Pad Configuration Lock (PADCFGLOCK_GPP_H_0)—Offset B8h	0h
BCh	BFh	Pad Configuration Lock (PADCFGLOCKTX_GPP_H_0)—Offset BCh	0h
D0h	D3h	Host Software Pad Ownership (HOSTSW_OWN_GPP_C_0)—Offset D0h	0h
D4h	D7h	Host Software Pad Ownership (HOSTSW_OWN_GPP_D_0)—Offset D4h	0h
D8h	DBh	Host Software Pad Ownership (HOSTSW_OWN_GPP_E_0)—Offset D8h	0h
DCh	DFh	Host Software Pad Ownership (HOSTSW_OWN_GPP_F_0)—Offset DCh	0h






Table 26-2. (Continued) Summary of GPIO Community 1 Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
E0h	E3h	Host Software Pad Ownership (HOSTSW_OWN_GPP_G_0)—Offset E0h	0h
E4h	E7h	Host Software Pad Ownership (HOSTSW_OWN_GPP_H_0)—Offset E4h	0h
100h	103h	GPI Interrupt Status (GPI_IS_GPP_C_0)—Offset 100h	0h
104h	107h	GPI Interrupt Status (GPI_IS_GPP_D_0)—Offset 104h	0h
108h	10Bh	GPI Interrupt Status (GPI_IS_GPP_E_0)—Offset 108h	0h
10Ch	10Fh	GPI Interrupt Status (GPI_IS_GPP_F_0)—Offset 10Ch	0h
110h	113h	GPI Interrupt Status (GPI_IS_GPP_G_0)—Offset 110h	0h
114h	117h	GPI Interrupt Status (GPI_IS_GPP_H_0)—Offset 114h	0h
120h	123h	GPI Interrupt Enable (GPI_IE_GPP_C_0)—Offset 120h	0h
124h	127h	GPI Interrupt Enable (GPI_IE_GPP_D_0)—Offset 124h	0h
128h	12Bh	GPI Interrupt Enable (GPI_IE_GPP_E_0)—Offset 128h	0h
12Ch	12Fh	GPI Interrupt Enable (GPI_IE_GPP_F_0)—Offset 12Ch	0h
130h	133h	GPI Interrupt Enable (GPI_IE_GPP_G_0)—Offset 130h	0h
134h	137h	GPI Interrupt Enable (GPI_IE_GPP_H_0)—Offset 134h	0h
140h	143h	GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_0)—Offset 140h	0h
144h	147h	GPI General Purpose Events Status (GPI_GPE_STS_GPP_D_0)—Offset 144h	0h
148h	14Bh	GPI General Purpose Events Status (GPI_GPE_STS_GPP_E_0)—Offset 148h	0h
14Ch	14Fh	GPI General Purpose Events Status (GPI_GPE_STS_GPP_F_0)—Offset 14Ch	0h
150h	153h	GPI General Purpose Events Status (GPI_GPE_STS_GPP_G_0)—Offset 150h	0h
154h	157h	GPI General Purpose Events Status (GPI_GPE_STS_GPP_H_0)—Offset 154h	0h
160h	163h	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_0)—Offset 160h	0h
164h	167h	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_D_0)—Offset 164h	0h
168h	16Bh	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_E_0)—Offset 168h	0h
16Ch	16Fh	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_F_0)—Offset 16Ch	0h
170h	173h	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_G_0)—Offset 170h	0h
174h	177h	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_H_0)—Offset 174h	0h
180h	183h	SMI Status (GPI_SMI_STS_GPP_C_0)—Offset 180h	0h
184h	187h	SMI Status (GPI_SMI_STS_GPP_D_0)—Offset 184h	0h
188h	18Bh	SMI Status (GPI_SMI_STS_GPP_E_0)—Offset 188h	0h
1A0h	1A3h	SMI Enable (GPI_SMI_EN_GPP_C_0)—Offset 1A0h	0h
1A4h	1A7h	SMI Enable (GPI_SMI_EN_GPP_D_0)—Offset 1A4h	0h
1A8h	1ABh	SMI Enable (GPI_SMI_EN_GPP_E_0)—Offset 1A8h	0h
1C0h	1C3h	NMI Status (GPI_NMI_STS_GPP_C_0)—Offset 1C0h	0h



**Table 26-2. (Continued) Summary of GPIO Community 1 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
1C4h	1C7h	NMI Status (GPI_NMI_STS_GPP_D_0)—Offset 1C4h	0h
1C8h	1CBh	NMI Status (GPI_NMI_STS_GPP_E_0)—Offset 1C8h	0h
1E0h	1E3h	NMI Enable (GPI_NMI_EN_GPP_C_0)—Offset 1E0h	0h
1E4h	1E7h	NMI Enable (GPI_NMI_EN_GPP_D_0)—Offset 1E4h	0h
1E8h	1EBh	NMI Enable (GPI_NMI_EN_GPP_E_0)—Offset 1E8h	0h
204h	207h	PWM Control (PWMC)—Offset 204h	0h
20Ch	20Fh	GPIO Serial Blink Enable (GP_SER_BLINK)—Offset 20Ch	0h
210h	213h	GPIO Serial Blink Command/Status (GP_SER_CMDSTS)—Offset 210h	0h
214h	217h	GPIO Serial Blink Data (GP_SER_DATA)—Offset 214h	0h
21Ch	21Fh	GSX Controller Capabilities (GSX_CAP)—Offset 21Ch	0h
220h	223h	GSX Channel-0 Capabilities DW0 (GSX_C0CAP_DW0)—Offset 220h	0h
224h	227h	GSX Channel-0 Capabilities DW1 (GSX_C0CAP_DW1)—Offset 224h	12000h
228h	22Bh	GSX Channel-0 GP Input Level DW0 (GSX_C0GPILVL_DW0)—Offset 228h	0h
22Ch	22Fh	GSX Channel-0 GP Input Level DW1 (GSX_C0GPILVL_DW1)—Offset 22Ch	0h
230h	233h	GSX Channel-0 GP Output Level DW0 (GSX_C0GPOLVL_DW0)—Offset 230h	0h
234h	237h	GSX Channel-0 GP Output Level DW1 (GSX_C0GPOLVL_DW1)—Offset 234h	0h
238h	23Bh	GSX Channel-0 Command (GSX_C0CMD)—Offset 238h	0h
23Ch	23Fh	GSX Channel-0 Test Mode (GSX_C0TM)—Offset 23Ch	0h
400h	403h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_0)—Offset 400h	4400xx00h See register for xx value
404h	407h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_0)—Offset 404h	48h
408h	40Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_1)—Offset 408h	4400xx00h See register for xx value
40Ch	40Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_1)—Offset 40Ch	See register
410h	413h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_2)—Offset 410h	4400xx00h See register for xx value
414h	417h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_2)—Offset 414h	See register
418h	41Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_3)—Offset 418h	4400xx00h See register for xx value
41Ch	41Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_3)—Offset 41Ch	See register
420h	423h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_4)—Offset 420h	4400xx00h See register for xx value
424h	427h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_4)—Offset 424h	See register
428h	42Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_5)—Offset 428h	4400xx00h See register for xx value
42Ch	42Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_5)—Offset 42Ch	See register




**Table 26-2. (Continued) Summary of GPIO Community 1 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
430h	433h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_6)—Offset 430h	4400xx00h See register for xx value
434h	437h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_6)—Offset 434h	See register
438h	43Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_7)—Offset 438h	4400xx00h See register for xx value
43Ch	43Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_7)—Offset 43Ch	See register
440h	443h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_8)—Offset 440h	4400xx00h See register for xx value
444h	447h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_8)—Offset 444h	See register
448h	44Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_9)—Offset 448h	4400xx00h See register for xx value
44Ch	44Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_9)—Offset 44Ch	See register
450h	453h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_10)—Offset 450h	4400xx00h See register for xx value
454h	457h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_10)—Offset 454h	See register
458h	45Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_11)—Offset 458h	4400xx00h See register for xx value
45Ch	45Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_11)—Offset 45Ch	See register
460h	463h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_12)—Offset 460h	4400xx00h See register for xx value
464h	467h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_12)—Offset 464h	See register
468h	46Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_13)—Offset 468h	4400xx00h See register for xx value
46Ch	46Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_13)—Offset 46Ch	See register
470h	473h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_14)—Offset 470h	4400xx00h See register for xx value
474h	477h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_14)—Offset 474h	See register
478h	47Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_15)—Offset 478h	4400xx00h See register for xx value
47Ch	47Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_15)—Offset 47Ch	See register
480h	483h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_16)—Offset 480h	4400xx00h See register for xx value
484h	487h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_16)—Offset 484h	See register
488h	48Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_17)—Offset 488h	4400xx00h See register for xx value
48Ch	48Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_17)—Offset 48Ch	See register
490h	493h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_18)—Offset 490h	4400xx00h See register for xx value



**Table 26-2. (Continued) Summary of GPIO Community 1 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
494h	497h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_18)—Offset 494h	See register
498h	49Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_19)—Offset 498h	4400xx00h See register for xx value
49Ch	49Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_19)—Offset 49Ch	See register
4A0h	4A3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_20)—Offset 4A0h	4400xx00h See register for xx value
4A4h	4A7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_20)—Offset 4A4h	See register
4A8h	4ABh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_21)—Offset 4A8h	4400xx00h See register for xx value
4ACh	4AFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_21)—Offset 4ACh	See register
4B0h	4B3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_22)—Offset 4B0h	4400xx00h See register for xx value
4B4h	4B7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_22)—Offset 4B4h	See register
4B8h	4BBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_C_23)—Offset 4B8h	4400xx00h See register for xx value
4BCh	4BFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_C_23)—Offset 4BCh	See register
4C0h	4C3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_0)—Offset 4C0h	4400xx00h See register for xx value
4C4h	4C7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_0)—Offset 4C4h	See register
4C8h	4CBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_1)—Offset 4C8h	4400xx00h See register for xx value
4CCh	4CFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_1)—Offset 4CCh	See register
4D0h	4D3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_2)—Offset 4D0h	4400xx00h See register for xx value
4D4h	4D7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_2)—Offset 4D4h	See register
4D8h	4DBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_3)—Offset 4D8h	4400xx00h See register for xx value
4DCh	4DFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_3)—Offset 4DCh	See register
4E0h	4E3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_4)—Offset 4E0h	4400xx00h See register for xx value
4E4h	4E7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_4)—Offset 4E4h	See register
4E8h	4EBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_5)—Offset 4E8h	4400xx00h See register for xx value
4ECh	4EFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_5)—Offset 4ECh	See register
4F0h	4F3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_6)—Offset 4F0h	4400xx00h See register for xx value
4F4h	4F7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_6)—Offset 4F4h	See register



**Table 26-2. (Continued) Summary of GPIO Community 1 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
4F8h	4FBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_7)—Offset 4F8h	4400xx00h See register for xx value
4FCh	4FFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_7)—Offset 4FCh	See register
500h	503h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_8)—Offset 500h	4400xx00h See register for xx value
504h	507h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_8)—Offset 504h	See register
508h	50Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_9)—Offset 508h	4400xx00h See register for xx value
50Ch	50Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_9)—Offset 50Ch	See register
510h	513h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_10)—Offset 510h	4400xx00h See register for xx value
514h	517h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_10)—Offset 514h	See register
518h	51Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_11)—Offset 518h	4400xx00h See register for xx value
51Ch	51Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_11)—Offset 51Ch	See register
520h	523h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_12)—Offset 520h	4400xx00h See register for xx value
524h	527h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_12)—Offset 524h	See register
528h	52Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_13)—Offset 528h	4400xx00h See register for xx value
52Ch	52Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_13)—Offset 52Ch	See register
530h	533h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_14)—Offset 530h	4400xx00h See register for xx value
534h	537h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_14)—Offset 534h	See register
538h	53Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_15)—Offset 538h	4400xx00h See register for xx value
53Ch	53Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_15)—Offset 53Ch	See register
540h	543h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_16)—Offset 540h	4400xx00h See register for xx value
544h	547h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_16)—Offset 544h	See register
548h	54Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_17)—Offset 548h	4400xx00h See register for xx value
54Ch	54Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_17)—Offset 54Ch	See register
550h	553h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_18)—Offset 550h	4400xx00h See register for xx value
554h	557h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_18)—Offset 554h	See register
558h	55Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_19)—Offset 558h	4400xx00h See register for xx value



**Table 26-2. (Continued) Summary of GPIO Community 1 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
55Ch	55Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_19)—Offset 55Ch	See register
560h	563h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_20)—Offset 560h	4400xx00h See register for xx value
564h	567h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_20)—Offset 564h	See register
568h	56Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_21)—Offset 568h	4400xx00h See register for xx value
56Ch	56Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_21)—Offset 56Ch	See register
570h	573h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_22)—Offset 570h	4400xx00h See register for xx value
574h	577h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_22)—Offset 574h	See register
578h	57Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_D_23)—Offset 578h	4400xx00h See register for xx value
57Ch	57Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_D_23)—Offset 57Ch	See register
580h	583h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_0)—Offset 580h	4400xx00h See register for xx value
584h	587h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_0)—Offset 584h	See register
588h	58Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_1)—Offset 588h	4400xx00h See register for xx value
58Ch	58Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_1)—Offset 58Ch	See register
590h	593h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_2)—Offset 590h	4400xx00h See register for xx value
594h	597h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_2)—Offset 594h	See register
598h	59Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_3)—Offset 598h	4400xx00h See register for xx value
59Ch	59Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_3)—Offset 59Ch	See register
5A0h	5A3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_4)—Offset 5A0h	4400xx00h See register for xx value
5A4h	5A7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_4)—Offset 5A4h	See register
5A8h	5ABh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_5)—Offset 5A8h	4400xx00h See register for xx value
5ACh	5AFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_5)—Offset 5ACh	See register
5B0h	5B3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_6)—Offset 5B0h	4400xx00h See register for xx value
5B4h	5B7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_6)—Offset 5B4h	See register
5B8h	5BBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_7)—Offset 5B8h	4400xx00h See register for xx value
5BCh	5BFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_7)—Offset 5BCh	See register



Table 26-2. (Continued) Summary of GPIO Community 1 Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
5C0h	5C3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_8)—Offset 5C0h	4400xx00h See register for xx value
5C4h	5C7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_8)—Offset 5C4h	See register
5C8h	5CBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_9)—Offset 5C8h	4400xx00h See register for xx value
5CCh	5CFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_9)—Offset 5CCh	See register
5D0h	5D3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_10)—Offset 5D0h	4400xx00h See register for xx value
5D4h	5D7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_10)—Offset 5D4h	See register
5D8h	5DBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_11)—Offset 5D8h	4400xx00h See register for xx value
5DCh	5DFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_11)—Offset 5DCh	See register
5E0h	5E3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_E_12)—Offset 5E0h	4400xx00h See register for xx value
5E4h	5E7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_E_12)—Offset 5E4h	See register
5E8h	5EBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_0)—Offset 5E8h	4400xx00h See register for xx value
5ECh	5EFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_0)—Offset 5ECh	See register
5F0h	5F3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_1)—Offset 5F0h	4400xx00h See register for xx value
5F4h	5F7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_1)—Offset 5F4h	See register
5F8h	5FBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_2)—Offset 5F8h	4400xx00h See register for xx value
5FCh	5FFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_2)—Offset 5FCh	See register
600h	603h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_3)—Offset 600h	4400xx00h See register for xx value
604h	607h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_3)—Offset 604h	See register
608h	60Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_4)—Offset 608h	4400xx00h See register for xx value
60Ch	60Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_4)—Offset 60Ch	See register
610h	613h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_5)—Offset 610h	4400xx00h See register for xx value
614h	617h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_5)—Offset 614h	See register
618h	61Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_6)—Offset 618h	4400xx00h See register for xx value
61Ch	61Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_6)—Offset 61Ch	See register
620h	623h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_7)—Offset 620h	4400xx00h See register for xx value



**Table 26-2. (Continued) Summary of GPIO Community 1 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
624h	627h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_7)—Offset 624h	See register
628h	62Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_8)—Offset 628h	4400xx00h See register for xx value
62Ch	62Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_8)—Offset 62Ch	See register
630h	633h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_9)—Offset 630h	4400xx00h See register for xx value
634h	637h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_9)—Offset 634h	See register
638h	63Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_10)—Offset 638h	4400xx00h See register for xx value
63Ch	63Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_10)—Offset 63Ch	See register
640h	643h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_11)—Offset 640h	4400xx00h See register for xx value
644h	647h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_11)—Offset 644h	See register
648h	64Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_12)—Offset 648h	4400xx00h See register for xx value
64Ch	64Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_12)—Offset 64Ch	See register
650h	653h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_13)—Offset 650h	4400xx00h See register for xx value
654h	657h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_13)—Offset 654h	See register
658h	65Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_14)—Offset 658h	4400xx00h See register for xx value
65Ch	65Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_14)—Offset 65Ch	See register
660h	663h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_15)—Offset 660h	4400xx00h See register for xx value
664h	667h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_15)—Offset 664h	See register
668h	66Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_16)—Offset 668h	4400xx00h See register for xx value
66Ch	66Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_16)—Offset 66Ch	See register
670h	673h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_17)—Offset 670h	4400xx00h See register for xx value
674h	677h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_17)—Offset 674h	See register
678h	67Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_18)—Offset 678h	4400xx00h See register for xx value
67Ch	67Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_18)—Offset 67Ch	See register
680h	683h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_19)—Offset 680h	4400xx00h See register for xx value
684h	687h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_19)—Offset 684h	See register





**Table 26-2. (Continued) Summary of GPIO Community 1 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
688h	68Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_20)—Offset 688h	4400xx00h See register for xx value
68Ch	68Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_20)—Offset 68Ch	See register
690h	693h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_21)—Offset 690h	4400xx00h See register for xx value
694h	697h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_21)—Offset 694h	See register
698h	69Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_22)—Offset 698h	4400xx00h See register for xx value
69Ch	69Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_22)—Offset 69Ch	See register
6A0h	6A3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_F_23)—Offset 6A0h	4400xx00h See register for xx value
6A4h	6A7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_F_23)—Offset 6A4h	See register
6A8h	6ABh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_0)—Offset 6A8h	4400xx00h See register for xx value
6ACh	6AFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_0)—Offset 6ACh	See register
6B0h	6B3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_1)—Offset 6B0h	4400xx00h See register for xx value
6B4h	6B7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_1)—Offset 6B4h	See register
6B8h	6BBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_2)—Offset 6B8h	4400xx00h See register for xx value
6BCh	6BFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_2)—Offset 6BCh	See register
6C0h	6C3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_3)—Offset 6C0h	4400xx00h See register for xx value
6C4h	6C7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_3)—Offset 6C4h	See register
6C8h	6CBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_4)—Offset 6C8h	4400xx00h See register for xx value
6CCh	6CFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_4)—Offset 6CCh	See register
6D0h	6D3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_5)—Offset 6D0h	4400xx00h See register for xx value
6D4h	6D7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_5)—Offset 6D4h	See register
6D8h	6DBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_6)—Offset 6D8h	4400xx00h See register for xx value
6DCh	6DFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_6)—Offset 6DCh	See register
6E0h	6E3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_7)—Offset 6E0h	4400xx00h See register for xx value
6E4h	6E7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_7)—Offset 6E4h	See register
6E8h	6EBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_8)—Offset 6E8h	4400xx00h See register for xx value



**Table 26-2. (Continued) Summary of GPIO Community 1 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
6ECh	6EFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_8)—Offset 6ECh	See register
6F0h	6F3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_9)—Offset 6F0h	4400xx00h See register for xx value
6F4h	6F7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_9)—Offset 6F4h	See register
6F8h	6FBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_10)—Offset 6F8h	4400xx00h See register for xx value
6FCh	6FFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_10)—Offset 6FCh	See register
700h	703h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_11)—Offset 700h	4400xx00h See register for xx value
704h	707h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_11)—Offset 704h	See register
708h	70Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_12)—Offset 708h	4400xx00h See register for xx value
70Ch	70Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_12)—Offset 70Ch	See register
710h	713h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_13)—Offset 710h	4400xx00h See register for xx value
714h	717h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_13)—Offset 714h	See register
718h	71Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_14)—Offset 718h	4400xx00h See register for xx value
71Ch	71Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_14)—Offset 71Ch	See register
720h	723h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_15)—Offset 720h	4400xx00h See register for xx value
724h	727h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_15)—Offset 724h	See register
728h	72Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_16)—Offset 728h	4400xx00h See register for xx value
72Ch	72Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_16)—Offset 72Ch	See register
730h	733h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_17)—Offset 730h	4400xx00h See register for xx value
734h	737h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_17)—Offset 734h	See register
738h	73Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_18)—Offset 738h	4400xx00h See register for xx value
73Ch	73Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_18)—Offset 73Ch	See register
740h	743h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_19)—Offset 740h	4400xx00h See register for xx value
744h	747h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_19)—Offset 744h	See register
748h	74Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_20)—Offset 748h	4400xx00h See register for xx value
74Ch	74Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_20)—Offset 74Ch	See register



**Table 26-2. (Continued) Summary of GPIO Community 1 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
750h	753h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_21)—Offset 750h	4400xx00h See register for xx value
754h	757h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_21)—Offset 754h	See register
758h	75Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_22)—Offset 758h	4400xx00h See register for xx value
75Ch	75Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_22)—Offset 75Ch	See register
760h	763h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_G_23)—Offset 760h	4400xx00h See register for xx value
764h	767h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_G_23)—Offset 764h	See register
768h	76Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_0)—Offset 768h	4400xx00h See register for xx value
76Ch	76Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_0)—Offset 76Ch	See register
770h	773h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_1)—Offset 770h	4400xx00h See register for xx value
774h	777h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_1)—Offset 774h	See register
778h	77Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_2)—Offset 778h	4400xx00h See register for xx value
77Ch	77Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_2)—Offset 77Ch	See register
780h	783h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_3)—Offset 780h	4400xx00h See register for xx value
784h	787h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_3)—Offset 784h	See register
788h	78Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_4)—Offset 788h	4400xx00h See register for xx value
78Ch	78Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_4)—Offset 78Ch	See register
790h	793h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_5)—Offset 790h	4400xx00h See register for xx value
794h	797h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_5)—Offset 794h	See register
798h	79Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_6)—Offset 798h	4400xx00h See register for xx value
79Ch	79Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_6)—Offset 79Ch	See register
7A0h	7A3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_7)—Offset 7A0h	4400xx00h See register for xx value
7A4h	7A7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_7)—Offset 7A4h	See register
7A8h	7ABh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_8)—Offset 7A8h	4400xx00h See register for xx value
7ACh	7AFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_8)—Offset 7ACh	See register
7B0h	7B3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_9)—Offset 7B0h	4400xx00h See register for xx value



**Table 26-2. (Continued) Summary of GPIO Community 1 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
7B4h	7B7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_9)—Offset 7B4h	See register
7B8h	7BBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_10)—Offset 7B8h	4400xx00h See register for xx value
7BCh	7BFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_10)—Offset 7BCh	See register
7C0h	7C3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_11)—Offset 7C0h	4400xx00h See register for xx value
7C4h	7C7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_11)—Offset 7C4h	See register
7C8h	7CBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_12)—Offset 7C8h	4400xx00h See register for xx value
7CCh	7CFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_12)—Offset 7CCh	See register
7D0h	7D3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_13)—Offset 7D0h	4400xx00h See register for xx value
7D4h	7D7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_13)—Offset 7D4h	See register
7D8h	7DBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_14)—Offset 7D8h	4400xx00h See register for xx value
7DCh	7DFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_14)—Offset 7DCh	See register
7E0h	7E3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_15)—Offset 7E0h	4400xx00h See register for xx value
7E4h	7E7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_15)—Offset 7E4h	See register
7E8h	7EBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_16)—Offset 7E8h	4400xx00h See register for xx value
7ECh	7EFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_16)—Offset 7ECh	See register
7F0h	7F3h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_17)—Offset 7F0h	4400xx00h See register for xx value
7F4h	7F7h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_17)—Offset 7F4h	See register
7F8h	7FBh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_18)—Offset 7F8h	4400xx00h See register for xx value
7FCh	7FFh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_18)—Offset 7FCh	See register
800h	803h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_19)—Offset 800h	4400xx00h See register for xx value
804h	807h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_19)—Offset 804h	See register
808h	80Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_20)—Offset 808h	4400xx00h See register for xx value
80Ch	80Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_20)—Offset 80Ch	See register
810h	813h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_21)—Offset 810h	4400xx00h See register for xx value
814h	817h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_21)—Offset 814h	See register



Table 26-2. (Continued) Summary of GPIO Community 1 Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
818h	81Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_22)—Offset 818h	4400xx00h See register for xx value
81Ch	81Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_22)—Offset 81Ch	See register
820h	823h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_H_23)—Offset 820h	4400xx00h See register for xx value
824h	827h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_H_23)—Offset 824h	See register


### 26.2.1 Family Base Address (FAMBAR)—Offset 8h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 300h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	300h RO	<b>Family Base Address (FAMBAR):</b> This field provides the starting byte-align address of Family0 register sets. It is meant for software to discover from where the very first Family register (i.e. Family0 register) starts to compute the next Families address offsets.

### 26.2.2 Pad Base Address (PADBAR)—Offset Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 400h



3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 1 0 0	0 0 0 0	0 0 0 0	0
RSVD					PADBAR			

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	400h RO	<b>Pad Base Address (PADBAR):</b> This field provides the starting byte-align address of Pad0 register sets. It is meant for software to discover from where the very first Pad register (i.e. Pad0 register) starts to compute the next Pad address offsets.

### 26.2.3 Miscellaneous Configuration (MISCCFG)—Offset 10h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 43200h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0		
0 0 0 0	0 0 0 0	0 0 0 0	0 1 0 0	0 0 1 1	0 0 1 0	0 0 0 0	0 0 0 0	0		
RSVD			GPEO_DW2	GPEO_DW1	GPEO_DW0	RSVD	GPTO_DRIVER_IRQ_ROUTE	GSXSLCGEN	GPDPCGEN	GPDLCGEN



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RO	Reserved.
19:16	4h RW	<b>GPIO Group to GPE_DW0 assignment encoding (GPE0_DW2):</b> This register assigns a specific GPIO Group to the ACPI GPE0[95:64]. The selected GPIO group will be mapped to lower bits of the GPE register 0h = GPP_A[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 1h = GPP_B[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 2h = GPP_C[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 3h = GPP_D[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 4h = GPP_E[12:0] mapped to GPE[76:64]; GPE[95:77] not used. 5h = GPP_F[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 6h = GPP_G[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 7h = GPP_H[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 8h = GPP_I[10:0] mapped to GPE[74:64]; GPE[95:75] not used. 9h = GPD[11:0] mapped to GPE[75:64]; GPE[95:76] not used.
15:12	3h RW	<b>GPIO Group to GPE_DW0 assignment encoding (GPE0_DW1):</b> This register assigns a specific GPIO Group to the ACPI GPE0[63:32]. The selected GPIO group will be mapped to lower bits of the GPE register 0h = GPP_A[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 1h = GPP_B[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 2h = GPP_C[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 3h = GPP_D[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 4h = GPP_E[12:0] mapped to GPE[44:32]; GPE[63:45] not used. 5h = GPP_F[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 6h = GPP_G[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 7h = GPP_H[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 8h = GPP_I[10:0] mapped to GPE[42:32]; GPE[63:43] not used. 9h = GPD[11:0] mapped to GPE[43:32]; GPE[63:44] not used.
11:8	2h RW	<b>GPIO Group to GPE_DW0 assignment encoding (GPE0_DW0):</b> This register assigns a specific GPIO Group to the ACPI GPE0[31:0]. The selected GPIO group will be mapped to lower bits of the GPE register 0h = GPP_A[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 1h = GPP_B[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 2h = GPP_C[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 3h = GPP_D[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 4h = GPP_E[12:0] mapped to GPE[12:0]; GPE[31:13] not used. 5h = GPP_F[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 6h = GPP_G[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 7h = GPP_H[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 8h = GPP_I[10:0] mapped to GPE[10:0]; GPE[31:11] not used. 9h = GPD[11:0] mapped to GPE[11:0]; GPE[31:12] not used.
7:4	0h RO	Reserved.
3	0h RW	<b>GPIO Driver IRQ Route (GPIO_DRIVER_IRQ_ROUTE):</b> GPIO Driver IRQ_ROUTE[1:0]: Specifies the APIC IRQ globally for all pads within the current community (GPI_IS with corresponding GPI_IE enable). 0 = IRQ14 1 = IRQ15
2	0h RW	<b>GSX Static Local Clock Gating (GSXSLCGEN):</b> GSX Static Local Clock Gating (GSXSLCGEN) Specify whether the GSX controller should be statically clock gated for power saving if it is not enabled (even though the capability is available). 0 = Disable dynamic local clock gating 1 = Enable dynamic local clock gating
1	0h RW	<b>GPIO Dynamic Partition Clock Gating Enable (GPDPCGEN):</b> Specifies whether the GPIO Community should take part in partition clock gating 0 = Disable participation in dynamic partition clock gating 1 = Enable participation in dynamic partition clock gating
0	0h RW	<b>GPIO Dynamic Local Clock Gating Enable (GPDLCGEN):</b> Specifies whether the GPIO Community should perform local clock gating. 0 = Disable dynamic local clock gating 1 = Enable dynamic local clock gating.

## 26.2.4 Pad Ownership (PAD\_OWN\_GPP\_C\_0)—Offset 20h

### Access Method



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0							
1	8	4	0	6	2										
0	0	0	0	0	0	0	0	0							
0	0	0	0	0	0	0	0	0							
RSVD	PAD_OWN_GPP_C_7	RSVD	PAD_OWN_GPP_C_6	RSVD	PAD_OWN_GPP_C_5	RSVD	PAD_OWN_GPP_C_4	RSVD	PAD_OWN_GPP_C_3	RSVD	PAD_OWN_GPP_C_2	RSVD	PAD_OWN_GPP_C_1	RSVD	PAD_OWN_GPP_C_0

Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29:28	0h RO	<b>Pad Ownership (PAD_OWN_GPP_C_7):</b> Same description as bit 0, except that the bit field applies to GPP_C7.
27:26	0h RO	Reserved.
25:24	0h RO	<b>Pad Ownership (PAD_OWN_GPP_C_6):</b> Same description as bit 0, except that the bit field applies to GPP_C6.
23:22	0h RO	Reserved.
21:20	0h RO	<b>Pad Ownership (PAD_OWN_GPP_C_5):</b> Same description as bit 0, except that the bit field applies to GPP_C5.
19:18	0h RO	Reserved.
17:16	0h RO	<b>Pad Ownership (PAD_OWN_GPP_C_4):</b> Same description as bit 0, except that the bit field applies to GPP_C4.
15:14	0h RO	Reserved.
13:12	0h RO	<b>Pad Ownership (PAD_OWN_GPP_C_3):</b> Same description as bit 0, except that the bit field applies to GPP_C3.
11:10	0h RO	Reserved.
9:8	0h RO	<b>Pad Ownership (PAD_OWN_GPP_C_2):</b> Same description as bit 0, except that the bit field applies to GPP_C2.
7:6	0h RO	Reserved.





Bit Range	Default and Access	Field Name (ID): Description
5:4	0h RO	<b>Pad Ownership (PAD_OWN_GPP_C_1):</b> Same description as bit 0, except that the bit field applies to GPP_C1.
3:2	0h RO	Reserved.
1:0	0h RO	<b>Pad Ownership (PAD_OWN_GPP_C_0):</b> 00 = Host GPIO ACPI Mode or GPIO Driver Mode. Host software (ACPI or GPIO Driver) has ownership of the pad. In Host GPIO Driver Mode (refer to HOSTSW_OWN), GPIO input event update is limited to GPI_STS update only. Otherwise in Host ACPI Mode, updates are limited to GPI_GPE_STS, GPI_NMI_STS and/or GPI_SMI_STS. 01 = ME GPIO Mode. ME has ownership of the pad. 10 = ISH GPIO Mode. ME has ownership of the pad 11 = Reserved

### 26.2.5 Pad Ownership (PAD\_OWN\_GPP\_C\_1)—Offset 24h

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_C[15:8]

### 26.2.6 Pad Ownership (PAD\_OWN\_GPP\_C\_2)—Offset 28h

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_C[23:16]

### 26.2.7 Pad Ownership (PAD\_OWN\_GPP\_D\_0)—Offset 2Ch

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_D[7:0]

### 26.2.8 Pad Ownership (PAD\_OWN\_GPP\_D\_1)—Offset 30h

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_D[15:8]

### 26.2.9 Pad Ownership (PAD\_OWN\_GPP\_D\_2)—Offset 34h

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_D[23:16]

### 26.2.10 Pad Ownership (PAD\_OWN\_GPP\_E\_0)—Offset 38h

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_E[7:0]

### 26.2.11 Pad Ownership (PAD\_OWN\_GPP\_E\_1)—Offset 3Ch

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_E[12:8]

### 26.2.12 Pad Ownership (PAD\_OWN\_GPP\_F\_0)—Offset 40h

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_F[7:0]

### 26.2.13 Pad Ownership (PAD\_OWN\_GPP\_F\_1)—Offset 44h

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_F[15:8]



### 26.2.14 Pad Ownership (PAD\_OWN\_GPP\_F\_2)—Offset 48h

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_F[23:16]

### 26.2.15 Pad Ownership (PAD\_OWN\_GPP\_G\_0)—Offset 4Ch

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_G[7:0]

### 26.2.16 Pad Ownership (PAD\_OWN\_GPP\_G\_1)—Offset 50h

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_G[15:8]

### 26.2.17 Pad Ownership (PAD\_OWN\_GPP\_G\_2)—Offset 54h

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_G[23:16]

### 26.2.18 Pad Ownership (PAD\_OWN\_GPP\_H\_0)—Offset 58h

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_H[7:0]

### 26.2.19 Pad Ownership (PAD\_OWN\_GPP\_H\_1)—Offset 5Ch

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_H[15:8]

### 26.2.20 Pad Ownership (PAD\_OWN\_GPP\_H\_2)—Offset 60h

Same description as PAD\_OWN\_GPP\_C\_0, except that this register is for GPP\_H[23:16]

### 26.2.21 Pad Configuration Lock (PADCFGLOCK\_GPP\_C\_0)—Offset 90h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
	RSVD							
			PADCFGLOCK_GPP_C_23					
			PADCFGLOCK_GPP_C_22					
			PADCFGLOCK_GPP_C_21					
			PADCFGLOCK_GPP_C_20					
			PADCFGLOCK_GPP_C_19					
			PADCFGLOCK_GPP_C_18					
			PADCFGLOCK_GPP_C_17					
			PADCFGLOCK_GPP_C_16					
			PADCFGLOCK_GPP_C_15					
			PADCFGLOCK_GPP_C_14					
			PADCFGLOCK_GPP_C_13					
			PADCFGLOCK_GPP_C_12					
			PADCFGLOCK_GPP_C_11					
			PADCFGLOCK_GPP_C_10					
			PADCFGLOCK_GPP_C_9					
			PADCFGLOCK_GPP_C_8					
			PADCFGLOCK_GPP_C_7					
			PADCFGLOCK_GPP_C_6					
			PADCFGLOCK_GPP_C_5					
			PADCFGLOCK_GPP_C_4					
			PADCFGLOCK_GPP_C_3					
			PADCFGLOCK_GPP_C_2					
			PADCFGLOCK_GPP_C_1					
			PADCFGLOCK_GPP_C_0					



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_23):</b> Applied to GPP_C23. Same description as bit 0.
22	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_22):</b> Applied to GPP_C22. Same description as bit 0.
21	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_21):</b> Applied to GPP_C21. Same description as bit 0.
20	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_20):</b> Applied to GPP_C20. Same description as bit 0.
19	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_19):</b> Applied to GPP_C19. Same description as bit 0.
18	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_18):</b> Applied to GPP_C18. Same description as bit 0.
17	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_17):</b> Applied to GPP_C17. Same description as bit 0.
16	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_16):</b> Applied to GPP_C16. Same description as bit 0.
15	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_15):</b> Applied to GPP_C15. Same description as bit 0.
14	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_14):</b> Applied to GPP_C14. Same description as bit 0.
13	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_13):</b> Applied to GPP_C13. Same description as bit 0.
12	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_12):</b> Applied to GPP_C12. Same description as bit 0.
11	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_11):</b> Applied to GPP_C11. Same description as bit 0.
10	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_10):</b> Applied to GPP_C10. Same description as bit 0.
9	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_9):</b> Applied to GPP_C9. Same description as bit 0.
8	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_8):</b> Applied to GPP_C8. Same description as bit 0.
7	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_7):</b> Applied to GPP_C7. Same description as bit 0.
6	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_6):</b> Applied to GPP_C6. Same description as bit 0.
5	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_5):</b> Applied to GPP_C5. Same description as bit 0.
4	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_4):</b> Applied to GPP_C4. Same description as bit 0.
3	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_3):</b> Applied to GPP_C3. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_2):</b> Applied to GPP_C2. Same description as bit 0.
1	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_C_1):</b> Applied to GPP_C1. Same description as bit 0.
0	0h RW	<p><b>Pad Config Lock (PADCFGLOCK_GPP_C_0):</b> Pad Configuration Lock locks specific register fields in the GPP specific registers from being configured. The registers affected become Read-Only and software writes to these registers have no effect.</p> <p>0 = Unlock</p> <p>1 = Lock the following register fields as read-only (RO):</p> <ul style="list-style-type: none"> <li>- Pad Configuration registers (exclude GPIOTXState)</li> <li>- GPI_NMI_EN Register (if implemented)</li> <li>- GPI_SMI_EN Register (if implemented)</li> <li>- GPI_GPE_EN Register (if implemented)</li> </ul> <p>When PadCfgLock bit is written from a '1' to a '0' (unlock), a synchronous SMI# is generated if enabled. This ensures that only SMM code can change the above GPIO registers after the lockdown.</p>

## 26.2.22 Pad Configuration Lock (PADCFGLOCKTX\_GPP\_C\_0)—Offset 94h

### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2	8	4	0
0	0	0	0	0	0	0	0	0
	RSVD							
		PADCFGLOCKTX_GPP_C_23	PADCFGLOCKTX_GPP_C_22	PADCFGLOCKTX_GPP_C_21	PADCFGLOCKTX_GPP_C_20	PADCFGLOCKTX_GPP_C_19	PADCFGLOCKTX_GPP_C_18	PADCFGLOCKTX_GPP_C_17
		PADCFGLOCKTX_GPP_C_16	PADCFGLOCKTX_GPP_C_15	PADCFGLOCKTX_GPP_C_14	PADCFGLOCKTX_GPP_C_13	PADCFGLOCKTX_GPP_C_12	PADCFGLOCKTX_GPP_C_11	PADCFGLOCKTX_GPP_C_10
		PADCFGLOCKTX_GPP_C_9	PADCFGLOCKTX_GPP_C_8	PADCFGLOCKTX_GPP_C_7	PADCFGLOCKTX_GPP_C_6	PADCFGLOCKTX_GPP_C_5	PADCFGLOCKTX_GPP_C_4	PADCFGLOCKTX_GPP_C_3
		PADCFGLOCKTX_GPP_C_2	PADCFGLOCKTX_GPP_C_1	PADCFGLOCKTX_GPP_C_0				

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_23):</b> Applied to GPP_C23. Same description as bit 0.
22	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_22):</b> Applied to GPP_C22. Same description as bit 0.
21	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_21):</b> Applied to GPP_C21. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
20	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_20):</b> Applied to GPP_C20. Same description as bit 0.
19	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_19):</b> Applied to GPP_C19. Same description as bit 0.
18	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_18):</b> Applied to GPP_C18. Same description as bit 0.
17	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_17):</b> Applied to GPP_C17. Same description as bit 0.
16	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_16):</b> Applied to GPP_C16. Same description as bit 0.
15	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_15):</b> Applied to GPP_C15. Same description as bit 0.
14	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_14):</b> Applied to GPP_C14. Same description as bit 0.
13	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_13):</b> Applied to GPP_C13. Same description as bit 0.
12	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_12):</b> Applied to GPP_C12. Same description as bit 0.
11	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_11):</b> Applied to GPP_C11. Same description as bit 0.
10	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_10):</b> Applied to GPP_C10. Same description as bit 0.
9	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_9):</b> Applied to GPP_C9. Same description as bit 0.
8	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_8):</b> Applied to GPP_C8. Same description as bit 0.
7	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_7):</b> Applied to GPP_C7. Same description as bit 0.
6	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_6):</b> Applied to GPP_C6. Same description as bit 0.
5	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_5):</b> Applied to GPP_C5. Same description as bit 0.
4	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_4):</b> Applied to GPP_C4. Same description as bit 0.
3	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_3):</b> Applied to GPP_C1. Same description as bit 0.
2	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_2):</b> Applied to GPP_C1. Same description as bit 0.
1	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_1):</b> Applied to GPP_C1. Same description as bit 0.
0	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_C_0):</b> PadCfgLockTx locks the GPIOTxState bit from being configured. The GPIOTxState register becomes Read-Only and software writes to the register have no effect. 0 = Unlock 1 = Locks the Pad Configuration GPIOTxState field as read-only (RO) When PadCfgLockTx is written from a '1' to a '0' (unlock), a synchronous SMI# is generated if enabled. This ensures that only SMM code can change the above GPIO registers after the lockdown.

**26.2.23 Pad Configuration Lock (PADCFGLOCK\_GPP\_D\_0)—Offset 98h**

Same description as PADCFGLOCK\_GPP\_C\_0 register, except this register applies to GPP\_D group only.

**26.2.24 Pad Configuration Lock (PADCFGLOCKTX\_GPP\_D\_0)—Offset 9Ch**

Same description as PADCFGLOCKTX\_GPP\_C\_0 register, except this register applies to GPP\_D group only.

**26.2.25 Pad Configuration Lock (PADCFGLOCK\_GPP\_E\_0)—Offset A0h**

Same description as PADCFGLOCK\_GPP\_C\_0 register, except this register applies to GPP\_E group only.

**26.2.26 Pad Configuration Lock (PADCFGLOCKTX\_GPP\_E\_0)—Offset A4h**

Same description as PADCFGLOCKTX\_GPP\_C\_0 register, except this register applies to GPP\_E group only.

**26.2.27 Pad Configuration Lock (PADCFGLOCK\_GPP\_F\_0)—Offset A8h**

Same description as PADCFGLOCK\_GPP\_C\_0 register, except this register applies to GPP\_F group only.

**26.2.28 Pad Configuration Lock (PADCFGLOCKTX\_GPP\_F\_0)—Offset ACh**

Same description as PADCFGLOCKTX\_GPP\_C\_0 register, except this register applies to GPP\_F group only.

**26.2.29 Pad Configuration Lock (PADCFGLOCK\_GPP\_G\_0)—Offset B0h**

Same description as PADCFGLOCK\_GPP\_C\_0 register, except this register applies to GPP\_G group only.

**26.2.30 Pad Configuration Lock (PADCFGLOCKTX\_GPP\_G\_0)—Offset B4h**

Same description as PADCFGLOCKTX\_GPP\_C\_0 register, except this register applies to GPP\_G group only.



### 26.2.31 Pad Configuration Lock (PADCFGLOCK\_GPP\_H\_0)—Offset B8h

Same description as PADCFGLOCK\_GPP\_C\_0 register, except this register applies to GPP\_H group only.

### 26.2.32 Pad Configuration Lock (PADCFGLOCKTX\_GPP\_H\_0)—Offset BCh

Same description as PADCFGLOCKTX\_GPP\_C\_0 register, except this register applies to GPP\_H group only.

### 26.2.33 Host Software Pad Ownership (HOSTSW\_OWN\_GPP\_C\_0)—Offset D0h

#### Access Method


**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
	RSVD							
		HOSTSW_OWN_GPP_C_23	HOSTSW_OWN_GPP_C_22	HOSTSW_OWN_GPP_C_21	HOSTSW_OWN_GPP_C_20	HOSTSW_OWN_GPP_C_19	HOSTSW_OWN_GPP_C_18	HOSTSW_OWN_GPP_C_17
		HOSTSW_OWN_GPP_C_16	HOSTSW_OWN_GPP_C_15	HOSTSW_OWN_GPP_C_14	HOSTSW_OWN_GPP_C_13	HOSTSW_OWN_GPP_C_12	HOSTSW_OWN_GPP_C_11	HOSTSW_OWN_GPP_C_10
		HOSTSW_OWN_GPP_C_9	HOSTSW_OWN_GPP_C_8	HOSTSW_OWN_GPP_C_7	HOSTSW_OWN_GPP_C_6	HOSTSW_OWN_GPP_C_5	HOSTSW_OWN_GPP_C_4	HOSTSW_OWN_GPP_C_3
		HOSTSW_OWN_GPP_C_2	HOSTSW_OWN_GPP_C_1	HOSTSW_OWN_GPP_C_0				

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_23):</b> Applied to GPP_C23. Same description as bit 0.
22	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_22):</b> Applied to GPP_C22. Same description as bit 0.
21	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_21):</b> Applied to GPP_C21. Same description as bit 0.
20	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_20):</b> Applied to GPP_C20. Same description as bit 0.
19	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_19):</b> Applied to GPP_C19. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
18	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_18):</b> Applied to GPP_C8. Same description as bit 0.
17	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_17):</b> Applied to GPP_C17. Same description as bit 0.
16	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_16):</b> Applied to GPP_C16. Same description as bit 0.
15	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_15):</b> Applied to GPP_C15. Same description as bit 0.
14	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_14):</b> Applied to GPP_C14. Same description as bit 0.
13	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_13):</b> Applied to GPP_C13. Same description as bit 0.
12	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_12):</b> Applied to GPP_C12. Same description as bit 0.
11	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_11):</b> Applied to GPP_C11. Same description as bit 0.
10	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_10):</b> Applied to GPP_C10. Same description as bit 0.
9	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_9):</b> Applied to GPP_C9. Same description as bit 0.
8	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_8):</b> Applied to GPP_C8. Same description as bit 0.
7	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_7):</b> Applied to GPP_C7. Same description as bit 0.
6	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_6):</b> Applied to GPP_C6. Same description as bit 0.
5	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_5):</b> Applied to GPP_C5. Same description as bit 0.
4	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_4):</b> Applied to GPP_C4. Same description as bit 0.
3	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_3):</b> Applied to GPP_C3. Same description as bit 0.
2	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_2):</b> Applied to GPP_C2. Same description as bit 0.
1	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_1):</b> Applied to GPP_C1. Same description as bit 0.
0	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_C_0):</b> This register determines the appropriate host status bit update when a pad is under host ownership. 0 = ACPI Mode. GPIO input event updates are limited to GPI_GPE_STS, GPI_NMI_STS and/or GPI_SMI_STS. GPI_STS update is masked. 1 = GPIO Driver Mode. GPIO input event updates are limited to GPI_STS. GPI_GPE_STS, GPI_NMI_STS and/or GPI_SMI_STS updates are masked.

### 26.2.34 Host Software Pad Ownership (HOSTSW\_OWN\_GPP\_D\_0)—Offset D4h

Same description as HOSTSW\_OWN\_GPP\_C\_0 register, except that this register applies to GPP\_D group only.







Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_23):</b> Applied to GPP_C23. Same description as bit 0.
22	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_22):</b> Applied to GPP_C22. Same description as bit 0.
21	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_21):</b> Applied to GPP_C21. Same description as bit 0.
20	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_20):</b> Applied to GPP_C20. Same description as bit 0.
19	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_19):</b> Applied to GPP_C19. Same description as bit 0.
18	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_18):</b> Applied to GPP_C18. Same description as bit 0.
17	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_17):</b> Applied to GPP_C17. Same description as bit 0.
16	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_16):</b> Applied to GPP_C16. Same description as bit 0.
15	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_15):</b> Applied to GPP_C15. Same description as bit 0.
14	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_14):</b> Applied to GPP_C14. Same description as bit 0.
13	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_13):</b> Applied to GPP_C13. Same description as bit 0.
12	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_12):</b> Applied to GPP_C12. Same description as bit 0.
11	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_11):</b> Applied to GPP_C11. Same description as bit 0.
10	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_10):</b> Applied to GPP_C10. Same description as bit 0.
9	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_9):</b> Applied to GPP_C9. Same description as bit 0.
8	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_8):</b> Applied to GPP_C8. Same description as bit 0.
7	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_7):</b> Applied to GPP_C7. Same description as bit 0.
6	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_6):</b> Applied to GPP_C6. Same description as bit 0.
5	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_5):</b> Applied to GPP_C5. Same description as bit 0.
4	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_4):</b> Applied to GPP_C4. Same description as bit 0.
3	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_3):</b> Applied to GPP_C3. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_2):</b> Applied to GPP_C2. Same description as bit 0.
1	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_1):</b> Applied to GPP_C1. Same description as bit 0.
0	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_C_0):</b> This bit is set to '1' by hardware when either an edge or a level event is detected (See RxEdCfg RxInv) on pad and all the following conditions are true: - The corresponding pad is used in GPIO input mode - HOSTSW_OWN = 1 (i.e. Host GPIO Driver Mode). Writing a value of 1 will clear the bit while writing a value of 0 has no effect. 0 = No interrupt 1 = Interrupt asserts The state of GPI_INT_EN[x] does not prevent the setting of GPI_INT_STS[x].

### 26.2.40 GPI Interrupt Status (GPI\_IS\_GPP\_D\_0)—Offset 104h

Same description as GPI\_IS\_GPP\_C\_0 register, except that this register applies to GPP\_D group only.

### 26.2.41 GPI Interrupt Status (GPI\_IS\_GPP\_E\_0)—Offset 108h

Same description as GPI\_IS\_GPP\_C\_0 register, except that this register applies to GPP\_E group only.

### 26.2.42 GPI Interrupt Status (GPI\_IS\_GPP\_F\_0)—Offset 10Ch

Same description as GPI\_IS\_GPP\_C\_0 register, except that this register applies to GPP\_F group only.

### 26.2.43 GPI Interrupt Status (GPI\_IS\_GPP\_G\_0)—Offset 110h

Same description as GPI\_IS\_GPP\_C\_0 register, except that this register applies to GPP\_G group only.

### 26.2.44 GPI Interrupt Status (GPI\_IS\_GPP\_H\_0)—Offset 114h

Same description as GPI\_IS\_GPP\_C\_0 register, except that this register applies to GPP\_H group only.


### 26.2.45 GPI Interrupt Enable (GPI\_IE\_GPP\_C\_0)—Offset 120h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
		RSVD						
			GPI_INT_EN_GPP_C_23	GPI_INT_EN_GPP_C_22	GPI_INT_EN_GPP_C_21	GPI_INT_EN_GPP_C_20	GPI_INT_EN_GPP_C_19	GPI_INT_EN_GPP_C_18
			GPI_INT_EN_GPP_C_17	GPI_INT_EN_GPP_C_16	GPI_INT_EN_GPP_C_15	GPI_INT_EN_GPP_C_14	GPI_INT_EN_GPP_C_13	GPI_INT_EN_GPP_C_12
			GPI_INT_EN_GPP_C_11	GPI_INT_EN_GPP_C_10	GPI_INT_EN_GPP_C_9	GPI_INT_EN_GPP_C_8	GPI_INT_EN_GPP_C_7	GPI_INT_EN_GPP_C_6
			GPI_INT_EN_GPP_C_5	GPI_INT_EN_GPP_C_4	GPI_INT_EN_GPP_C_3	GPI_INT_EN_GPP_C_2	GPI_INT_EN_GPP_C_1	GPI_INT_EN_GPP_C_0

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_23):</b> Applied to GPP_C23. Same description as bit 0.
22	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_22):</b> Applied to GPP_C22. Same description as bit 0.
21	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_21):</b> Applied to GPP_C21. Same description as bit 0.
20	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_20):</b> Applied to GPP_C20. Same description as bit 0.
19	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_19):</b> Applied to GPP_C19. Same description as bit 0.
18	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_18):</b> Applied to GPP_C18. Same description as bit 0.
17	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_17):</b> Applied to GPP_C17. Same description as bit 0.
16	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_16):</b> Applied to GPP_C16. Same description as bit 0.
15	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_15):</b> Applied to GPP_C15. Same description as bit 0.
14	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_14):</b> Applied to GPP_C14. Same description as bit 0.
13	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_13):</b> Applied to GPP_C13. Same description as bit 0.
12	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_12):</b> Applied to GPP_C12. Same description as bit 0.
11	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_11):</b> Applied to GPP_C11. Same description as bit 0.
10	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_10):</b> Applied to GPP_C10. Same description as bit 0.
9	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_9):</b> Applied to GPP_C9. Same description as bit 0.
8	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_8):</b> Applied to GPP_C8. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
7	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_7):</b> Applied to GPP_C7. Same description as bit 0.
6	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_6):</b> Applied to GPP_C6. Same description as bit 0.
5	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_5):</b> Applied to GPP_C5. Same description as bit 0.
4	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_4):</b> Applied to GPP_C4. Same description as bit 0.
3	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_3):</b> Applied to GPP_C3. Same description as bit 0.
2	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_2):</b> Applied to GPP_C2. Same description as bit 0.
1	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_1):</b> Applied to GPP_C1. Same description as bit 0.
0	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_C_0):</b> This bit is used to enable/disable the generation of APIC interrupt when the corresponding GPI_INT_STS bit is set. 0 = disable interrupt generation 1 = enable interrupt generation Refer to GPI_IRQ_ROUTE for host GPIO Driver Mode interrupt routing.

#### 26.2.46 GPI Interrupt Enable (GPI\_IE\_GPP\_D\_0)—Offset 124h

Same description as GPI\_IE\_GPP\_C\_0 register, except that this register is for GPP\_D group only.

#### 26.2.47 GPI Interrupt Enable (GPI\_IE\_GPP\_E\_0)—Offset 128h

Same description as GPI\_IE\_GPP\_C\_0 register, except that this register is for GPP\_E group only.

#### 26.2.48 GPI Interrupt Enable (GPI\_IE\_GPP\_F\_0)—Offset 12Ch

Same description as GPI\_IE\_GPP\_C\_0 register, except that this register is for GPP\_F group only.

#### 26.2.49 GPI Interrupt Enable (GPI\_IE\_GPP\_G\_0)—Offset 130h

Same description as GPI\_IE\_GPP\_C\_0 register, except that this register is for GPP\_G group only.

#### 26.2.50 GPI Interrupt Enable (GPI\_IE\_GPP\_H\_0)—Offset 134h

Same description as GPI\_IE\_GPP\_C\_0 register, except that this register is for GPP\_H group only.

#### 26.2.51 GPI General Purpose Events Status (GPI\_GPE\_STS\_GPP\_C\_0)—Offset 140h

##### Access Method



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0	0	0	0	0	0	0	0	0
RSVD			GPI_GPE_STS_GPP_C_23	GPI_GPE_STS_GPP_C_22	GPI_GPE_STS_GPP_C_21	GPI_GPE_STS_GPP_C_20	GPI_GPE_STS_GPP_C_19	GPI_GPE_STS_GPP_C_18
			GPI_GPE_STS_GPP_C_17	GPI_GPE_STS_GPP_C_16	GPI_GPE_STS_GPP_C_15	GPI_GPE_STS_GPP_C_14	GPI_GPE_STS_GPP_C_13	GPI_GPE_STS_GPP_C_12
			GPI_GPE_STS_GPP_C_11	GPI_GPE_STS_GPP_C_10	GPI_GPE_STS_GPP_C_9	GPI_GPE_STS_GPP_C_8	GPI_GPE_STS_GPP_C_7	GPI_GPE_STS_GPP_C_6
			GPI_GPE_STS_GPP_C_5	GPI_GPE_STS_GPP_C_4	GPI_GPE_STS_GPP_C_3	GPI_GPE_STS_GPP_C_2	GPI_GPE_STS_GPP_C_1	GPI_GPE_STS_GPP_C_0

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_23):</b> Applied to GPP_C23. Same description as bit 0.
22	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_22):</b> Applied to GPP_C22. Same description as bit 0.
21	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_21):</b> Applied to GPP_C21. Same description as bit 0.
20	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_20):</b> Applied to GPP_C20. Same description as bit 0.
19	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_19):</b> Applied to GPP_C19. Same description as bit 0.
18	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_18):</b> Applied to GPP_C18. Same description as bit 0.
17	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_17):</b> Applied to GPP_C17. Same description as bit 0.
16	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_16):</b> Applied to GPP_C16. Same description as bit 0.
15	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_15):</b> Applied to GPP_C15. Same description as bit 0.
14	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_14):</b> Applied to GPP_C14. Same description as bit 0.
13	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_13):</b> Applied to GPP_C13. Same description as bit 0.
12	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_12):</b> Applied to GPP_C12. Same description as bit 0.
11	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_11):</b> Applied to GPP_C11. Same description as bit 0.
10	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_10):</b> Applied to GPP_C10. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
9	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_9):</b> Applied to GPP_C9. Same description as bit 0.
8	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_8):</b> Applied to GPP_C8. Same description as bit 0.
7	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_7):</b> Applied to GPP_C7. Same description as bit 0.
6	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_6):</b> Applied to GPP_C6. Same description as bit 0.
5	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_5):</b> Applied to GPP_C5. Same description as bit 0.
4	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_4):</b> Applied to GPP_C4. Same description as bit 0.
3	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_3):</b> Applied to GPP_C3. Same description as bit 0.
2	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_2):</b> Applied to GPP_C2. Same description as bit 0.
1	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_1):</b> Applied to GPP_C1. Same description as bit 0.
0	0h RW1C	<p><b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_C_0):</b> These bits are set any time the corresponding GPIO pad is set up as an input, under host ownership and the corresponding GPIO signal is high(or low if the corresponding RXINV bit is set).</p> <p>If the corresponding enable bit is set in the GPI_GPE_EN register, then when the GPI_GPE_STS bit is set:</p> <ul style="list-style-type: none"> <li>- If the system is in an S3-S5 state, the event will also wake the system.</li> <li>- If the system is in an S0 state (or upon waking back to an S0 state), an SCI will be caused, depending on the GPIRoutSCI bit for the corresponding pad. These bits are sticky bits and are cleared by writing a 1 back to this bit position.</li> </ul> <p>The state of GPI_GPE_EN does not prevent the setting of GPI_GPE_STS.</p>

### 26.2.52 GPI General Purpose Events Status (GPI\_GPE\_STS\_GPP\_D\_0)—Offset 144h

Same description as GPI\_GPE\_STS\_GPP\_C\_0 register, except that this register is for GPP\_D group only.

### 26.2.53 GPI General Purpose Events Status (GPI\_GPE\_STS\_GPP\_E\_0)—Offset 148h

Same description as GPI\_GPE\_STS\_GPP\_C\_0 register, except that this register is for GPP\_E group only.

### 26.2.54 GPI General Purpose Events Status (GPI\_GPE\_STS\_GPP\_F\_0)—Offset 14Ch

Same description as GPI\_GPE\_STS\_GPP\_C\_0 register, except that this register is for GPP\_F group only.



### 26.2.55 GPI General Purpose Events Status (GPI\_GPE\_STS\_GPP\_G\_0)—Offset 150h

Same description as GPI\_GPE\_STS\_GPP\_C\_0 register, except that this register is for GPP\_G group only.

### 26.2.56 GPI General Purpose Events Status (GPI\_GPE\_STS\_GPP\_H\_0)—Offset 154h

Same description as GPI\_GPE\_STS\_GPP\_C\_0 register, except that this register is for GPP\_H group only.

### 26.2.57 GPI General Purpose Events Enable (GPI\_GPE\_EN\_GPP\_C\_0)—Offset 160h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0																		
1	8	4	0	6	2																					
0	0	0	0	0	0	0	0	0																		
	RSVD		GPI_GPE_EN_GPP_C_23	GPI_GPE_EN_GPP_C_22	GPI_GPE_EN_GPP_C_21	GPI_GPE_EN_GPP_C_20	GPI_GPE_EN_GPP_C_19	GPI_GPE_EN_GPP_C_18	GPI_GPE_EN_GPP_C_17	GPI_GPE_EN_GPP_C_16	GPI_GPE_EN_GPP_C_15	GPI_GPE_EN_GPP_C_14	GPI_GPE_EN_GPP_C_13	GPI_GPE_EN_GPP_C_12	GPI_GPE_EN_GPP_C_11	GPI_GPE_EN_GPP_C_10	GPI_GPE_EN_GPP_C_9	GPI_GPE_EN_GPP_C_8	GPI_GPE_EN_GPP_C_7	GPI_GPE_EN_GPP_C_6	GPI_GPE_EN_GPP_C_5	GPI_GPE_EN_GPP_C_4	GPI_GPE_EN_GPP_C_3	GPI_GPE_EN_GPP_C_2	GPI_GPE_EN_GPP_C_1	GPI_GPE_EN_GPP_C_0

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_23):</b> Applied to GPP_C23. Same description as bit 0.
22	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_22):</b> Applied to GPP_C22. Same description as bit 0.
21	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_21):</b> Applied to GPP_C21. Same description as bit 0.
20	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_20):</b> Applied to GPP_C20. Same description as bit 0.
19	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_19):</b> Applied to GPP_C19. Same description as bit 0.
18	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_18):</b> Applied to GPP_C18. Same description as bit 0.





Bit Range	Default and Access	Field Name (ID): Description
17	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_17):</b> Applied to GPP_C17. Same description as bit 0.
16	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_16):</b> Applied to GPP_C16. Same description as bit 0.
15	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_15):</b> Applied to GPP_C15. Same description as bit 0.
14	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_14):</b> Applied to GPP_C14. Same description as bit 0.
13	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_13):</b> Applied to GPP_C13. Same description as bit 0.
12	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_12):</b> Applied to GPP_C12. Same description as bit 0.
11	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_11):</b> Applied to GPP_C11. Same description as bit 0.
10	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_10):</b> Applied to GPP_C10. Same description as bit 0.
9	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_9):</b> Applied to GPP_C9. Same description as bit 0.
8	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_8):</b> Applied to GPP_C8. Same description as bit 0.
7	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_7):</b> Applied to GPP_C7. Same description as bit 0.
6	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_6):</b> Applied to GPP_C6. Same description as bit 0.
5	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_5):</b> Applied to GPP_C5. Same description as bit 0.
4	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_4):</b> Applied to GPP_C4. Same description as bit 0.
3	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_3):</b> Applied to GPP_C3. Same description as bit 0.
2	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_2):</b> Applied to GPP_C2. Same description as bit 0.
1	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_1):</b> Applied to GPP_C1. Same description as bit 0.
0	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_C_0):</b> This bit is used to enable/disable the generation of GPE to cause SCI and/or wake when the corresponding GPI_GPE_STS bit is set. 0 = disable GPE generation 1 = enable GPE generation Note: The pad must also be routed for GPE functionality in order for GPE to be generated, i.e. the corresponding GPIRouteSCI must be set to '1'.

### 26.2.58 GPI General Purpose Events Enable (GPI\_GPE\_EN\_GPP\_D\_0)—Offset 164h

Same description as GPI\_GPE\_EN\_GPP\_C\_0 register, except that this register is for GPP\_D group only.



**26.2.59 GPI General Purpose Events Enable (GPI\_GPE\_EN\_GPP\_E\_0)—Offset 168h**

Same description as GPI\_GPE\_EN\_GPP\_C\_0 register, except that this register is for GPP\_E group only.

**26.2.60 GPI General Purpose Events Enable (GPI\_GPE\_EN\_GPP\_F\_0)—Offset 16Ch**

Same description as GPI\_GPE\_EN\_GPP\_C\_0 register, except that this register is for GPP\_F group only.

**26.2.61 GPI General Purpose Events Enable (GPI\_GPE\_EN\_GPP\_G\_0)—Offset 170h**

Same description as GPI\_GPE\_EN\_GPP\_C\_0 register, except that this register is for GPP\_G group only.

**26.2.62 GPI General Purpose Events Enable (GPI\_GPE\_EN\_GPP\_H\_0)—Offset 174h**

Same description as GPI\_GPE\_EN\_GPP\_C\_0 register, except that this register is for GPP\_H group only.

**26.2.63 SMI Status (GPI\_SMI\_STS\_GPP\_C\_0)—Offset 180h**

Register bits in this register are implemented for GPP\_C signals that have SMI capability only. Other bits are reserved and RO.

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD		GPI_SMI_STS_GPP_C_23 GPI_SMI_STS_GPP_C_22	RSVD					



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_C_23):</b> Same description as bit 22.
22	0h RW1C	<p><b>GPI SMI Status (GPI_SMI_STS_GPP_C_22):</b> This bit is set to 1 by hardware when a level event (See RxEdCfg,RxInv) is detected, and all the following conditions are true:</p> <ul style="list-style-type: none"> <li>- The corresponding pad is used in GPIO input mode</li> <li>- The corresponding PAD_OWN[2:0] is '000' (i.e. ACPI GPIO Mode).</li> </ul> <p>If the following conditions are true, then an SMI will be generated if the GPI_SMI_STS bit is set:</p> <ol style="list-style-type: none"> <li>1. The corresponding bit in the GPI_SMI_EN register is set</li> <li>2. The corresponding pad's GPIROUTSMI is set</li> </ol> <p>Writing a value of 1 will clear the bit while writing a value of 0 has no effect.</p> <p>0 = There is no SMI event 1 = There is an SMI event</p> <p>The state of GPI_SMI_EN does not prevent the setting of GPI_SMI_STS. Defaults for these bits are dependent on the state of the GPI pads.</p>
21:0	0h RO	Reserved.

### 26.2.64 SMI Status (GPI\_SMI\_STS\_GPP\_D\_0)—Offset 184h

Register bits in this register are implemented for GPP\_D signals that have SMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	0	0	0	0	0	0	0	0
RSVD							GPI_SMI_STS_GPP_D_4	GPI_SMI_STS_GPP_D_3	GPI_SMI_STS_GPP_D_2	GPI_SMI_STS_GPP_D_1	GPI_SMI_STS_GPP_D_0



Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_D_4):</b> Same description as bit 0.
3	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_D_3):</b> Same description as bit 0.
2	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_D_2):</b> Same description as bit 0.
1	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_D_1):</b> Same description as bit 0.
0	0h RW1C	<p><b>GPI SMI Status (GPI_SMI_STS_GPP_D_0):</b> This bit is set to 1 by hardware when a level event (See RxEdCfg,RxInv) is detected, and all the following conditions are true:</p> <ul style="list-style-type: none"> <li>- The corresponding pad is used in GPIO input mode</li> <li>- The corresponding PAD_OWN[2:0] is '000' (i.e. ACPI GPIO Mode).</li> </ul> <p>If the following conditions are true, then an SMI will be generated if the GPI_SMI_STS bit is set:</p> <ol style="list-style-type: none"> <li>1. The corresponding bit in the GPI_SMI_EN register is set</li> <li>2. The corresponding pad's GPIROUTSMI is set</li> </ol> <p>Writing a value of 1 will clear the bit while writing a value of 0 has no effect.</p> <p>0 = There is no SMI event 1 = There is an SMI event</p> <p>The state of GPI_SMI_EN does not prevent the setting of GPI_SMI_STS. Defaults for these bits are dependent on the state of the GPI pads.</p>

### 26.2.65 SMI Status (GPI\_SMI\_STS\_GPP\_E\_0)—Offset 188h

Register bits in this register are implemented for GPP\_E signals that have SMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
			RSVD					
						GPI_SMI_STS_GPP_E_8		
						GPI_SMI_STS_GPP_E_7		
						GPI_SMI_STS_GPP_E_6		
						GPI_SMI_STS_GPP_E_5		
						GPI_SMI_STS_GPP_E_4		
						GPI_SMI_STS_GPP_E_3		
						GPI_SMI_STS_GPP_E_2		
						GPI_SMI_STS_GPP_E_1		
						GPI_SMI_STS_GPP_E_0		



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_E_8):</b> Same description as bit 0.
7	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_E_7):</b> Same description as bit 0.
6	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_E_6):</b> Same description as bit 0.
5	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_E_5):</b> Same description as bit 0.
4	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_E_4):</b> Same description as bit 0.
3	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_E_3):</b> Same description as bit 0.
2	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_E_2):</b> Same description as bit 0.
1	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_E_1):</b> Same description as bit 0.
0	0h RW1C	<p><b>GPI SMI Status (GPI_SMI_STS_GPP_E_0):</b> This bit is set to 1 by hardware when a level event (See RxEdCfg,RxInv) is detected, and all the following conditions are true:</p> <ul style="list-style-type: none"> <li>- The corresponding pad is used in GPIO input mode</li> <li>- The corresponding PAD_OWN[2:0] is '000' (i.e. ACPI GPIO Mode).</li> </ul> <p>If the following conditions are true, then an SMI will be generated if the GPI_SMI_STS bit is set:</p> <ol style="list-style-type: none"> <li>1. The corresponding bit in the GPI_SMI_EN register is set</li> <li>2. The corresponding pad's GPIROUTSMI is set</li> </ol> <p>Writing a value of 1 will clear the bit while writing a value of 0 has no effect.</p> <p>0 = There is no SMI event 1 = There is an SMI event</p> <p>The state of GPI_SMI_EN does not prevent the setting of GPI_SMI_STS. Defaults for these bits are dependent on the state of the GPI pads.</p>

### 26.2.66 SMI Enable (GPI\_SMI\_EN\_GPP\_C\_0)—Offset 1A0h

Register bits in this register are implemented for GPP\_C signals that have SMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
RSVD		GPI_SMI_EN_GPP_C_23		GPI_SMI_EN_GPP_C_22		RSVD		

Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_C_23):</b> Same description as bit 22.
22	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_C_22):</b> This bit is used to enable/disable the generation of SMI when the corresponding GPI_SMI_STS bit is set. The pad must also be routed for SMI functionality in order for SMI to be generated, i.e. the corresponding GPIROUTSMI must be set to 1. 0 = disable SMI generation 1 = enable SMI generation Note: Each of the bit is lock-able dependent on the associated Pad Configuration register PadCfgLock setting. E.g. if the PadCfgLock of pad0 is 1, bit0 of this bit is locked down to read-only.
21:0	0h RO	Reserved.

### 26.2.67 SMI Enable (GPI\_SMI\_EN\_GPP\_D\_0)—Offset 1A4h

Register bits in this register are implemented for GPP\_D signals that have SMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	0	0	0	0	0			
RSVD							GPI_SMI_EN_GPP_D_4	GPI_SMI_EN_GPP_D_3	GPI_SMI_EN_GPP_D_2	GPI_SMI_EN_GPP_D_1	GPI_SMI_EN_GPP_D_0



Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_D_4):</b> Same description as bit 0.
3	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_D_3):</b> Same description as bit 0.
2	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_D_2):</b> Same description as bit 0.
1	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_D_1):</b> Same description as bit 0.
0	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_D_0):</b> This bit is used to enable/disable the generation of SMI when the corresponding GPI_SMI_STS bit is set. The pad must also be routed for SMI functionality in order for SMI to be generated, i.e. the corresponding GPIROUTSMI must be set to 1. 0 = disable SMI generation 1 = enable SMI generation Note: Each of the bit is lock-able dependent on the associated Pad Configuration register PadCfgLock setting. E.g. if the PadCfgLock of pad0 is 1, bit0 of this bit is locked down to read-only.

### 26.2.68 SMI Enable (GPI\_SMI\_EN\_GPP\_E\_0)—Offset 1A8h

Register bits in this register are implemented for GPP\_E signals that have SMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0						
1	8	4	0	6	2									
0	0	0	0	0	0	0	0	0						
			RSVD			GPI_SMI_EN_GPP_E_8	GPI_SMI_EN_GPP_E_7	GPI_SMI_EN_GPP_E_6	GPI_SMI_EN_GPP_E_5	GPI_SMI_EN_GPP_E_4	GPI_SMI_EN_GPP_E_3	GPI_SMI_EN_GPP_E_2	GPI_SMI_EN_GPP_E_1	GPI_SMI_EN_GPP_E_0



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_E_8):</b> Same description as bit 0.
7	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_E_7):</b> Same description as bit 0.
6	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_E_6):</b> Same description as bit 0.
5	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_E_5):</b> Same description as bit 0.
4	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_E_4):</b> Same description as bit 0.
3	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_E_3):</b> Same description as bit 0.
2	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_E_2):</b> Same description as bit 0.
1	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_E_1):</b> Same description as bit 0.
0	0h RW	<p><b>GPI SMI Enable (GPI_SMI_EN_GPP_E_0):</b> This bit is used to enable/disable the generation of SMI when the corresponding GPI_SMI_STS bit is set. The pad must also be routed for SMI functionality in order for SMI to be generated, i.e. the corresponding GPIROUTSMI must be set to 1.</p> <p>0 = disable SMI generation 1 = enable SMI generation</p> <p>Note: Each of the bit is lock-able dependent on the associated Pad Configuration register PadCfgLock setting. E.g. if the PadCfgLock of pad0 is 1, bit0 of this bit is locked down to read-only.</p>

### 26.2.69 NMI Status (GPI\_NMI\_STS\_GPP\_C\_0)—Offset 1C0h

Register bits in this register are implemented for GPP\_C signals that have NMI capability only. Other bits are reserved and RO.


#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_C_23)</b> : Same description as bit 22.
22	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_C_22)</b> : This bit is set to 1 by hardware when an edge event is detected (See RxEdCfg, RxInv) on pad and all the following conditions are true: - The corresponding pad is used in GPIO input mode (PMode) - The corresponding GPIONMIOut is set to 1, i.e. programmed to route as NMI - The corresponding GPIOOwn[2:0] is '000' (i.e. ACPI GPIO Mode). - The corresponding GPI_NMI_EN is set Writing a value of 1 will clear the bit while writing a value of 0 has no effect. 0 = There is no NMI event 1 = There is an NMI event
21:0	0h RO	Reserved.

### 26.2.70 NMI Status (GPI\_NMI\_STS\_GPP\_D\_0)—Offset 1C4h


Register bits in this register are implemented for GPP\_D signals that have NMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_D_4):</b> Same description as bit 0.
3	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_D_3):</b> Same description as bit 0.
2	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_D_2):</b> Same description as bit 0.
1	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_D_1):</b> Same description as bit 0.
0	0h RW1C	<p><b>GPI NMI Status (GPI_NMI_STS_GPP_D_0):</b> This bit is set to 1 by hardware when an edge event is detected (See RxEdCfg, RxInv) on pad and all the following conditions are true:</p> <ul style="list-style-type: none"> <li>- The corresponding pad is used in GPIO input mode (PMode)</li> <li>- The corresponding GPIONMIRout is set to 1, i.e. programmed to route as NMI</li> <li>- The corresponding GPIOOwn[2:0] is '000' (i.e. ACPI GPIO Mode).</li> <li>- The corresponding GPI_NMI_EN is set</li> </ul> <p>Writing a value of 1 will clear the bit while writing a value of 0 has no effect.                      0 = There is no NMI event                      1 = There is an NMI event</p>

### 26.2.71 NMI Status (GPI\_NMI\_STS\_GPP\_E\_0)—Offset 1C8h


Register bits in this register are implemented for GPP\_E signals that have NMI capability only. Other bits are reserved and RO.

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_E_8):</b> Same description as bit 0.
7	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_E_7):</b> Same description as bit 0.
6	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_E_6):</b> Same description as bit 0.
5	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_E_5):</b> Same description as bit 0.
4	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_E_4):</b> Same description as bit 0.
3	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_E_3):</b> Same description as bit 0.
2	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_E_2):</b> Same description as bit 0.
1	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_E_1):</b> Same description as bit 0.
0	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_E_0):</b> This bit is set to 1 by hardware when an edge event is detected (See RxEdCfg, RxInv) on pad and all the following conditions are true: <ul style="list-style-type: none"> <li>- The corresponding pad is used in GPIO input mode (PMode)</li> <li>- The corresponding GPIONMIROUT is set to 1, i.e. programmed to route as NMI</li> <li>- The corresponding GPIOOwn[2:0] is '000' (i.e. ACPI GPIO Mode).</li> <li>- The corresponding GPI_NMI_EN is set</li> </ul> Writing a value of 1 will clear the bit while writing a value of 0 has no effect. 0 = There is no NMI event 1 = There is an NMI event

### 26.2.72 NMI Enable (GPI\_NMI\_EN\_GPP\_C\_0)—Offset 1E0h

Register bits in this register are implemented for GPP\_C signals that have NMI capability only. Other bits are reserved and RO.


#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**



Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_C_23):</b> Same description as bit 22.
22	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_C_22):</b> This bit is used to enable/disable the generation of NMI when the corresponding GPI_NMI_STS bit is set and its GPIROUTNMI is set. 0 = disable NMI generation 1 = enable NMI generation Each bit is lock-able dependent on the associated Pad Configuration register PadCfgLock setting. E.g. if the PadCfgLock of pad0 is '1', bit0 of this bit is locked down to read-only.
21:0	0h RO	Reserved.

### 26.2.73 NMI Enable (GPI\_NMI\_EN\_GPP\_D\_0)—Offset 1E4h


Register bits in this register are implemented for GPP\_D signals that have NMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_D_4):</b> Same description as bit 0.
3	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_D_3):</b> Same description as bit 0.
2	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_D_2):</b> Same description as bit 0.
1	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_D_1):</b> Same description as bit 0.
0	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_D_0):</b> This bit is used to enable/disable the generation of NMI when the corresponding GPI_NMI_STS bit is set and its GPIROUTNMI is set. 0 = disable NMI generation 1 = enable NMI generation Each bit is lock-able dependent on the associated Pad Configuration register PadCfgLock setting. E.g. if the PadCfgLock of pad0 is '1', bit0 of this bit is locked down to read-only.

### 26.2.74 NMI Enable (GPI\_NMI\_EN\_GPP\_E\_0)—Offset 1E8h


Register bits in this register are implemented for GPP\_E signals that have NMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_E_8):</b> Same description as bit 0.
7	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_E_7):</b> Same description as bit 0.
6	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_E_6):</b> Same description as bit 0.
5	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_E_5):</b> Same description as bit 0.
4	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_E_4):</b> Same description as bit 0.
3	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_E_3):</b> Same description as bit 0.
2	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_E_2):</b> Same description as bit 0.
1	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_E_1):</b> Same description as bit 0.
0	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_E_0):</b> NMI enable This bit is used to enable/disable the generation of NMI when the corresponding GPI_NMI_STS bit is set and its GPIROUTNMI is set. 0 = disable NMI generation 1 = enable NMI generation Each bit is lock-able dependent on the associated Pad Configuration register PadCfgLock setting. E.g. if the PadCfgLock of pad0 is '1', bit0 of this bit is locked down to read-only.

### 26.2.75 PWM Control (PWMC)—Offset 204h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0	0			
EN		SWUP		BASEUNIT						ONTIMEDIV	

Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>Enable (EN):</b> 0 = Disable PWM Output 1 = Enable PWM Output
30	0h RW	<b>Software Update (SWUP):</b> Indication that there is an update to PWM settings pending. SW sets this bit to 1 when updating the PWM_base_unit or PWM_on_time_divisor fields. The PWM module will apply the new settings at the end of the current cycle and reset this bit. 0 = No updates pending 1 = Update pending
29:8	0h RW	<b>Base Unit (BASEUNIT):</b> Unsigned 8 integer bits, 14 fraction bits. Used to determine PWM output frequency. The PWM base frequency for SPT is 32.768 KHz.
7:0	0h RW	<b>On Time Divisor (ONTIMEDIV):</b> On Time Divisor (OnTimeDiv) PWM duty cycle = PWM_on-time_divisor/256.

### 26.2.76 GPIO Serial Blink Enable (GP\_SER\_BLINK)—Offset 20Ch

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD							GP_SER_BLINK	



Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4:0	0h RW	<p><b>GP SER BLINK (GP_SER_BLINK):</b> The setting of this bit has no effect if the corresponding GPIO is programmed as an input, if the corresponding GPIO has the PWM enabled, or if Serial Blink capability does not exist. This bit should be set to a 1 before output buffer is enabled. When set to a '0', the corresponding GPIO will function normally. This bit should be set to a 1 while the corresponding PMode bit is set to 0h (GPIO Mode). Setting the PMode bit to other value (non-GPIO Mode) after the GP_SER_BLINK bit ensures PCH will not drive a 1 on the pin as an output. When this corresponding bit is set to a 1 and the pin is configured to output mode, the serial blink capability is enabled and the programmed message is serialized out through an open-drain buffer configuration. The value of the corresponding GPIOTxState bit remains unchanged and does not impact the serial blink capability in any way. Writes to this register have no effect when the corresponding pin is configured in native mode and the read value returned is undefined.</p> <p>Bit0 = GPP_D0 Bit1 = GPP_D1 Bit2 = GPP_D2 Bit3 = GPP_D3 Bit4 = GPP_D4</p>


### 26.2.77 GPIO Serial Blink Command/Status (GP\_SER\_CMDSTS)—Offset 210h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:22	0h RW	<p><b>Data Length Select (DLS):</b> This read/write field determines the number of bytes to serialize on GPIO</p> <p>00: Serialize bits 7:0 of GP_GB_DATA (1 byte) 01: Serialize bits 15:0 of GP_GB_DATA (2 bytes) 10: Undefined - Software must not write this value 11: Serialize bits 31:0 of GP_GB_DATA (4 bytes)</p> <p>Software should not modify the value in this register unless the Busy bit</p>
21:16	0h RW	<p><b>Data Rate Select (DRS):</b> Data Rate Select (DRS): This read/write field selects the number of 333.34ns (4 clock periods 12MHz clock) time intervals to count between Manchester data transitions. The default of 8h results in a 2666.67 ns minimum time between transitions. A value of 0h in this register produces undefined behavior. Software should not modify the value in this register unless the Busy bit is clear.</p>
15:9	0h RO	Reserved.





Bit Range	Default and Access	Field Name (ID): Description
8	0h RO	<b>Busy (BUSY):</b> Busy: This read-only status bit is the hardware indication that a serialization is in progress. Hardware sets this bit to 1 based on the Go bit being set. Hardware clears this bit when the Go bit is cleared by the hardware.
7:1	0h RO	<b>Reserved (RSVD_2)</b>
0	0h RW	<b>Go (GO):</b> Go: This bit is set to 1 by software to start the serialization process. Hardware clears the bit after the serialized data is sent. Writes of 0 to this register have no effect. Software should not write this bit to 1 unless the Busy status bit is cleared.


### 26.2.78 GPIO Serial Blink Data (GP\_SER\_DATA)—Offset 214h

#### Access Method

Type: MSG Register  
(Size: 32 bits)

Device:  
Function:

Default: 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>GP Serial Blink Data (GP_GB_DATA):</b> GP_GB_DATA This read-write register contains the data serialized out. The number of bits shifted out is selected through the DLS field in the GP_GB_CMDSTS register. This register should not be modified by software when the Busy bit is set.


### 26.2.79 GSX Controller Capabilities (GSX\_CAP)—Offset 21Ch

#### Access Method

Type: MSG Register  
(Size: 32 bits)

Device:  
Function:

Default: 0h





Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3:0	0h RO	<b>Number of Channels (NC):</b> Number of Channels (NC): This is a zero-based number. Each channel is capable of input and output GPIO.


### 26.2.80 GSX Channel-0 Capabilities DW0 (GSX\_COCAP\_DW0)—Offset 220h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9:5	0h RWO	<b>Number of Output Expanders (NOUT):</b> Number of Output Expanders (NOUT) BIOS programs this field to indicate number of output expander components which corresponds to multiple of CxGPO in byte granularity. This field is 1-based ('00001' means 1 output expander which produces 8 bits of CxGPO). If this channel does not have output, this register shall be written with value of '00000'.
4:0	0h RWO	<b>Number of Input Expanders (NIN):</b> Number of Input Expanders (NIN) BIOS programs this field to indicate number of input expander components which corresponds to multiple of CxGPI. This field is 1-based ('00001' means 1 input expander which produces 8 bits of CxGPI). If this channel does not have input, this register shall be written with value of '00000'. Typically, the combine total value of supported NOUT+NIN &lt;= 8.

### 26.2.81 GSX Channel-0 Capabilities DW1 (GSX\_COCAP\_DW1)—Offset 224h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 12000h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD			SCLKR			SCLKR_D		

Bit Range	Default and Access	Field Name (ID): Description
31:26	0h RO	Reserved.
25:12	12h RO/V	<b>SCLK Rate(SCLKR) (SCLKR):</b> SCLK Rate(SCLKR) Toggle rate of GSXSCLK. SCLKR and SCLKRD are BCD encoded. The SCLKR represent MHz rate as a whole number, and SCLKR_D represent the decimal number. Example: GSXSCLK toggle rate of 16KHz would be represented as SCLKR=000h and SCLKR_D=016h. GSXSCLK typically is 15.625 12MHz or less to support long routing to multiple expanders, i.e. SCLKR=012h015h and SCLKR_D=000h625h. In the case, when ALTSCLK is '1', SCLKR and SCLKR_D shall reflect 3MHz
11:0	0h RO/V	<b>SCLK Rate Decimal (SCLKR_D):</b> SCLK Rate Decimal (SCLKR_D): Refer to SCLKR description.

### 26.2.82 GSX Channel-0 GP Input Level DW0 (GSX\_COGPILVL\_DW0)—Offset 228h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
GPILVL_DW0								

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>GPI Level DW0[31:0] (GPILVL_DW0):</b> GPI Level DW0[31:0] (GPILVL_DW0) BIOS or software read returns the value of the CxGPI received over the GSX channel. GPILVL_DW0[y] corresponds to CxGPI[y] where y falls within [31:0] range. CGPILVL_DW0[0] contains the first bit being serially shifted in during an atomic input serialization process. Hardware serialization process shifts in each bit of CxGPI value in ascending order from [bit 0] to [((NIN*8)-1)'s MSB bit]. This register is updated by hardware on bit by bit basis. During the input serialization process, when a bit is serially shifted in based on SCLK toggle rate, the corresponding register bit is updated by hardware.




### 26.2.83 GSX Channel-0 GP Input Level DW1 (GSX\_C0GPILVL\_DW1)—Offset 22Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO	<b>GPI Level DW1[31:0] (GPILVL_DW1):</b> GPI Level DW1[31:0] (GPILVL_DW1) Refer to CxGPILVL_DW0 register description. GPILVL_DW1[y] corresponds to CxGPI[y] where y is within [63:32] range.


### 26.2.84 GSX Channel-0 GP Output Level DW0 (GSX\_C0GPOLVL\_DW0)—Offset 230h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>GPO Level DW0[31:0] (GPOLVL_DW0):</b> GPO Level[31:0] (GPOLVL_DW0) BIOS or software writes to this field to program the value of each output bit that will be sent in the serialization process. GPOLVL_DW0[y] corresponds to CxGPO[y] where y is within CxGPO[31:0] range. GPOLVL_DW0[0] is the last bit in this register to be shifted out serially. Hardware serialization process shifts out each bit of CxGPOLVL_DW1 & CxGPOLVL_DW0 in descending order from [(NOUT*8)-1]'s MSB bit] to [bit 0]. Depending on CxCAP.NOUT, unused byte(s) of CxGPOLVL_DW1 and/or CxGPOLVL_DW0 is not serialized out.


### 26.2.85 GSX Channel-0 GP Output Level DW1 (GSX\_C0GPOLVL\_DW1)—Offset 234h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>GPO Level DW1[31:0] (GPOLVL_DW1):</b> GPO Level DW1[31:0] (GPOLVL_DW1) Refer to CxGPOLVL_DW0 register description. GPOLVL_DW1[y] corresponds to CxGPO[y] where y is within CxGPO[63:32] range.


### 26.2.86 GSX Channel-0 Command (GSX\_C0CMD)—Offset 238h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3	0h RW1S	<b>Input and Output Expander Reset Sequence (IOERST):</b> Input and Output Expander Reset Sequence (IOERST) Software writes '1' to this bit to cause a reset sequence that brings both input and output expander into a default state. Serialization process will be able to begin at default bit position again. Specifically: GSXSRESET# going to output expanders is asserted while GSXSLOAD shall be held in '0' logic state such that any stale pin state previously latched into input expanders is being reloaded. The serialization thereafter can start from default bit position. Hardware automatically clears the bit to zero after the process above has been completed. Software shall have both ST and RUN bit equal to '0' when setting IOERST to '1'.
2	0h RO	<b>Running (RUN):</b> Running (RUN) This bit reflects the status of the serialization process. A '1' indicates that the serialization process is in progress. When software clears the ST bit, software shall poll on RUN bit to be '0' before software can write '1' to ST bit again.
1	0h RO	<b>Busy (BSY):</b> Busy (BSY) Software reads this field to determine if the serialization of most recently updated GPOLVL_DW1 and/or GPOLVL_DW0 content has been completely serialized out on the GSX. H/w sets this bit when either GPOLVL_DW1 or GPOLVL_DW0 is written to. Hardware will automatically clear the bit to '0' after all of the newly written value of GPOLVL_DW1 and/or GPOLVL_DW0 bits have been serialized out at least once. This allows software a method to ensure no collapsing of any particular CxGPO[y] bit during a back to back software update of GPOLVL_DW0 or GPOLVL_DW1. Software may reprogram the GPOLVL_DW1 and/or GPOLVL_DW0 at any time irrespective of state of BSY bit if intermediate software update being collapsed is not a concern. Irrespective of the state of BSY bit, hardware serialization process walks thru each bit of GPOLVL_DW1 & GPOLVL_DW0 from bit[63] to bit[0] in descending order. Example: if hardware serialization is in the midst of serializing out CxGPO[3] and software updates GPOLVL_DW0, hardware serialization will serialize out the updated value of GPOLVL_DW0[2 to 0] as CxGPO[2:0]. Then hardware will serialize out the updated value of GPOLVL_DW1[MSB to 0] and so on (assuming >4 output expanders case).
0	0h RW	<b>Start (ST):</b> Start (ST) This bit is set to 1 by software to start the serialization process. Software should not write this bit to 1 unless: a) the Busy status bit is cleared, and b) the CxCAP has been programmed. Also refer to the CxGPILVL(U) description if default input value is desired. Once this bit is set to 1, the serialization processes for input and output are running continuously. If software clears the ST bit to '0', hardware shall stop the serialization process at a convenient time but at atomic boundary. Note: Clearing Start bit does not trigger GSXSRESET# to be asserted.

### 26.2.87 GSX Channel-0 Test Mode (GSX\_C0TM)—Offset 23Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0				
1	8	4	0	6	2							
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0				
RSVD					BGXSRESETB	BGXSLOAD	BGXSODOUT	BGSCCLK	BEBE	RSVD		ALTSCLK



Bit Range	Default and Access	Field Name (ID): Description
31:13	0h RO	Reserved.
12	0h RW	<b>Bit-bang GSXSRESET# (BBGSXSRESETB):</b> Bit-bang GSXSRESET# (BBGSXSRESETB) This bit allows software to directly bit bang the GSXSRESET#.
11	0h RW	<b>Bit-bang GSXSLOAD (BBGSXSLOAD):</b> Bit-bang GSXSLOAD (BBGSXSLOAD) This bit allows software to directly bit bang the GSXSLOAD.
10	0h RW	<b>Bit-bang GSXSLOAD (BBGSXSLOAD):</b> Bit-bang GSXSLOAD (BBGSXSLOAD) This bit allows software to directly bit bang the GSXSLOAD.
10	0h RW	<b>Bit-bang GSXSLOAD (BBGSXSLOAD):</b> Bit-bang GSXSLOAD (BBGSXSLOAD) This bit allows software to directly bit bang the GSXSLOAD.
10	0h RW	<b>Bit-bang GSXSLOAD (BBGSXSLOAD):</b> Bit-bang GSXSLOAD (BBGSXSLOAD) This bit allows software to directly bit bang the GSXSLOAD.
9	0h RW	<b>Bit-bang GSXSLOAD (BBGSXSLOAD):</b> Bit-bang GSXSLOAD (BBGSXSLOAD) This bit allows software to directly bit bang the GSXSLOAD.
9	0h RW	<b>Bit-bang GSXSLOAD (BBGSXSLOAD):</b> Bit-bang GSXSLOAD (BBGSXSLOAD) This bit allows software to directly bit bang the GSXSLOAD.
8	0h RW	<b>Bit-bang Enable (BBE):</b> Bit-bang Enable (BBE) When this bit is '1', the bit-bang mode is enable and the CxTM.BBGSXS* register bits are directly controlling the GSX pins.
7:1	0h RO	Reserved.
0	0h RW	<b>Alternate SCLK Rate (ALTSCLK):</b> This test mode allows slower toggle rate of the GSX channel. 0: default value of SCLKR.SCLKR_D 1: default value of SCLKR.SCLKR_D divide by 4

### 26.2.88 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_0)—Offset 400h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 4400xx00h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	1	0	0	0	0	0	0	0
0	0	1	0	0	0	x	x	x
0	0	0	0	0	0	1	1	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
PADRSTCFG	RXPADSTSEL	RXRAW1	RSVD	RXEVCFG	RSVD	RXINV	RSVD	GPIROUTIOXAPIC
								GPIROUTSCI
								GPIROUTSMI
								GPIROUTNMI
					RSVD			
						PMODE2		
						PMODE1		
						PMODE0		
						GPIORXDIS		
						GPIOTXDIS		
							RSVD	
								GPIORXSTATE
								GPIOTXSTATE



Bit Range	Default and Access	Field Name (ID): Description
31:30	1h RW	<b>Pad Reset Config (PADRSTCFG):</b> This register controls which reset is used to reset GPIO pad register fields in PAD_CFG_DW0 and PAD_CFG_DW1 registers. This register can be used for Sx isolation of the associated signal if needed. 00 = RSMRST# 01 = This reset occurs when any of the following occur: Host reset (with or without power cycle) is initiated, Global reset is initiated, or Deep Sx entry. This reset does NOT occur as part of S3/S4/S5 entry. 10 = PLTRST# 11 = Reserved
29	0h RW	<b>RX Pad State Select (RXPADSTSEL):</b> Determines from which node the RX pad state for native function should be taken from. This field only affects the pad state value being fanned out to native function(s) and is not meaningful if the pad is in GPIO mode (i.e. Pad Mode = 0). 0 = Raw RX pad state directly from RX buffer 1 = Internal RX pad state (subject to RXINV and PreGfRXSel settings)
28	0h RW	<b>RX Raw Override to '1' (RXRAW1):</b> This bit determines if the selected pad state is being overridden to '1'. This field is only applicable when the RX buffer is configured as an input in either GPIO Mode or native function mode. The override takes place at the internal pad state directly from buffer and before the RXINV. 0 = No Override 1 = RX drive 1 internally
27	0h RO	Reserved.
26:25	2h RW	<b>RX Level/Edge Configuration (RXEVCFG):</b> Determines if the internal RX pad state (synchronized, filtered vs non-filtered version as determined by PreGfRXSel, and is further subject to RXInv) should be passed on to the next logic stage as is, as a pulse, or level signal. This field does not affect the received pad state (to GPIORXState or native functions) but how the interrupt or wake triggering events should be delivered to the GPIO Community Controller . 0h = Level 1h = Edge 2h = Drive '0' 3h = Reserved (implement as setting 0h)
24	0h RO	Reserved.
23	0h RW	<b>RX Invert (RXINV):</b> This bit determines if the selected pad state should go through the polarity inversion stage. This field is only applicable when the RX buffer is configured as an input in either GPIO Mode or native function mode. The polarity inversion takes place at the mux node of raw vs filtered or non-filtered RX pad state, as determined by PreGfRXsel and RXPadStSel This bit does not affect GPIORXState. During host ownership GPIO Mode, when this bit is set to '1', then the RX pad state is inverted as it is sent to the GPIO-to-IOxAPIC, GPE/SCI, SMI, NMI logic or GPI_IS[n] that is using it. This is used to allow active-low and active-high inputs to cause IRQ, SMI#, SCI or NMI. 0 = No inversion 1 = Inversion
22:21	0h RO	Reserved.
20	0h RW	<b>GPIO Input Route IOxAPIC (GPIROUTIOXAPIC):</b> Determines if the pad can be routed to cause peripheral IRQ when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause peripheral IRQ 1 = Routing can cause peripheral IRQ Note: This bit does not affect any interrupt status bit within GPIO, but is used as the last qualifier for the peripheral IRQ indication to the intended recipient(s).
19	0h RW	<b>GPIO Input Route SCI (GPIROUTSCI):</b> Determines if the pad can be routed to cause SCI when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause SCI. 1 = Routing can cause SCI Note: This bit does not affect any interrupt status bit within GPIO, but is used as the last qualifier for the GPE indication to the intended recipient(s).





Bit Range	Default and Access	Field Name (ID): Description
18	0h RW	<b>GPIO Input Route SMI (GPIROUTSMI):</b> Determines if the pad can be routed to cause SMI when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause SMI. 1 = Routing can cause SMI. Note: This bit does not affect any interrupt status bit within GPIO, but is used as the last qualifier for the SMI indication to the intended recipient(s). This bit only applies to a GPIO that has SMI capability. Otherwise, the bit is RO.
17	0h RW	<b>GPIO Input Route NMI (GPIROUTNMI):</b> Determines if the pad can be routed to cause NMI when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause NMI. 1 = Routing can cause NMI. Note: This bit also affects GPI_NMI_STS. If '0', GPI_NMI_STS is always clear. If '1', GPI_NMI_STS could be set (depending on GPIOOwn setting) when there is an event. Whether a NMI indication is generated and sent to the intended recipient(s) is also depending on the corresponding GPI_NMI_EN bit. This bit only applies to a GPIO that has NMI capability. Otherwise, the bit is RO.
16:13	0h RO	Reserved.
12	-- RW	<b>Pad Mode bit 2 (PMODE2):</b> See Pad Mode bit 0 description.
11	-- RW	<b>Pad Mode bit 1 (PMODE1):</b> See Pad Mode bit 0 description.
10	-- RW	<b>Pad Mode bit 0 (PMODE0):</b> This bit is used in conjunction with Pad Mode bit 1 and 2 . This three-bit field determines whether the Pad is controlled by GPIO controller logic or one of the native functions muxed onto the Pad. 0h = GPIO control the Pad. 1h = native function 1, if applicable, controls the Pad 2h = native function 2, if applicable, controls the Pad 3h = native function 3, if applicable, controls the Pad 4h = enable GPIO blink/PWM capability if applicable (note that not all GPIOs have blink/PWM capability) Dedicated (unmuxed) GPIO shall report RO of all 0's in this register field. If GPIO vs. native mode is configured via soft strap, this bit has no effect.  Default value is determined by the default functionality of the pad.
9	1h RW	<b>GPIO RX Disable (GPIORXDIS):</b> 0 = Enable the input buffer (active low enable) of the pad. 1 = Disable the input buffer of the pad. Notes: When the input buffer is disabled, the internal pad state is always driven to '0'.
8	1h RW	<b>GPIO TX Disable (GPIOTXDIS):</b> 0 = Enable the output buffer (active low enable) of the pad. 1 = Disable the output buffer of the pad; i.e. Hi-Z
7:2	0h RO	Reserved.
1	0h RO	<b>GPIO RX State (GPIORXSTATE):</b> This is the current internal RX pad state after Glitch Filter logic stage and is not affected by PMode and RXINV settings.
0	0h RW	<b>GPIO TX State (GPIOTXSTATE):</b> 0 = Drive a level '0' to the TX output pad. 1 = Drive a level '1' to the TX output pad.

## 26.2.89 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_0)—Offset 404h

This register applies to GPP\_C0.


### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**



Default: 48h



Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RO	Reserved.
13:10	0h RW	<p><b>Termination (TERM):</b> The Pad Termination state defines the different weak pull-up and pull-down settings that are supported by the buffer. The settings for [13:10] correspond to:</p> <p>0000: none                      0010: 5k PD                      0100: 20k PD                      1010: 5k PU                      1100: 20k PU                      1111: Native controller selected by Pad Mode controls the Termination. This setting needs to be set only for GPP_A1 / LAD0, GPP_A2 / LAD1, GPP_A3 / LAD2, GPP_A4 / LAD3, GPP_D5 / I2S0_SFRM, GPP_D6 / I2S0_TXD, GPP_D7 / I2S0_RXD, GPP_D8 / I2S0_CLK, GPD1 / ACPRESENT, and GPD2 / LAN_WAKE#, when the signals are used as native function. Otherwise, the setting is reserved.</p> <p>NOTES:                      1. All other bit encodings are reserved. 2. If a reserved value is programmed, pad may malfunction.                      3. The setting of this field is applicable in all Pad Mode including GPIO. As each Pad Mode may require different termination and isolation, care must be taken in SW in the transition with appropriate register programming. The actual transition sequence requirement may vary on case by case basis depending on the native functions involved. For example, before changing the pad from output to input direction, PU/PD settings should be programmed first to ensure the input does not float momentarily.</p>
9:8	0h RO	Reserved.
7:0	48h RO	<p><b>Interrupt Select (INTSEL):</b> The Interrupt Select defines which interrupt line driven from the GPIO Controller toggles when an interrupt is detected on this pad.</p> <p>0 = Interrupt Line 0                      1 = Interrupt Line 1                      ....                      Up to the max IOxAPIC IRQ supported</p>

**26.2.90 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_1)– Offset 408h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.91 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_1)– Offset 40Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0 Exception: The default value of the INTSEL bit field in this register is: 49h

**26.2.92 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_2)– Offset 410h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0



**26.2.93 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_2)—  
Offset 414h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0 Exception: The default value of the INTSEL bit field in this register is : 4Ah

**26.2.94 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_3)—  
Offset 418h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.95 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_3)—  
Offset 41Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0 Exception: The default value of the INTSEL bit field in this register is : 4Bh

**26.2.96 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_4)—  
Offset 420h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.97 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_4)—  
Offset 424h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0 Exception: The default value of the INTSEL bit field in this register is : 4Ch

**26.2.98 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_5)—  
Offset 428h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.99 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_5)—  
Offset 42Ch**


Same description as PAD\_CFG\_DW1\_GPP\_C\_0 Exception: The default value of the INTSEL bit field in this register is : 4Dh

**26.2.100 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_6)—  
Offset 430h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.101 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_6)—  
Offset 434h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0 Exception: The default value of the INTSEL bit field in this register is: 4Eh



**26.2.102 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_7)—  
Offset 438h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.103 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_7)—  
Offset 43Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0 Exception: The default value of the INTSEL bit field in this register is: 4Fh

**26.2.104 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_8)—  
Offset 440h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.105 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_8)—  
Offset 444h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0 Exception: The default value of the INTSEL bit field in this register is: 50h

**26.2.106 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_9)—  
Offset 448h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.107 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_9)—  
Offset 44Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0 Exception: The default value of the INTSEL bit field in this register is: 51h

**26.2.108 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_10)—  
Offset 450h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.109 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_10)—  
Offset 454h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0 Exception: The default value of the INTSEL bit field in this register is: 52h

**26.2.110 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_11)—  
Offset 458h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0



**26.2.111 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_11)—  
Offset 45Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 53h

**26.2.112 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_12)—  
Offset 460h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.113 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_12)—  
Offset 464h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 54h

**26.2.114 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_13)—  
Offset 468h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.115 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_13)—  
Offset 46Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 55h

**26.2.116 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_14)—  
Offset 470h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.117 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_14)—  
Offset 474h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 56h

**26.2.118 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_15)—  
Offset 478h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.119 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_15)—  
Offset 47Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 57h



### 26.2.120 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_16)– Offset 480h

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

### 26.2.121 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_16)– Offset 484h

Note that this register definition also applies to GPP\_C[19:17], GPP\_D4, GPP\_D23, GPP\_H[9:0], and GPP\_H[22:19].

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 58h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0	0 1 0 1	1 0 0 0
RSVD		CFIOPADCFG_PADTOL	RSVD			TERM	RSVD	INTSEL

Bit Range	Default and Access	Field Name (ID): Description
31:26	0h RO	Reserved.
25	0h RW	<b>Pad Voltage Tolerance (CFIOPADCFG_PADTOL):</b> 0 = pad is 3.3V tolerance (Supplied pad voltage is 3.3V) 1 = pad is 1.8V tolerance (Supplied pad voltage is 3.3V).
24:14	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
13:10	0h RO	<b>Termination (TERM):</b> The Pad Termination state defines the different weak pull-up and pull-down settings that are supported by the buffer. The settings for [13:10] correspond to: 0000: none 0010: 5k pd 0100: 20k pd 1000: none 1001: 1k pu 1011: 2k pu 1010: 5k pu 1100: 20k pu 1101: 1k & 2k (in parallel) pu All others reserved. If a reserved value is programmed, pad may malfunction. The setting of this field is applicable in all Pad Mode including GPIO. As each Pad Mode may require different termination and isolation, care must be taken in sw/fw in the transition with appropriate register programming. The actual transition sequence requirement may vary on case by case basis depending on the native functions involved. For example, before changing the pad from output to input direction, pu/pd settings should be programmed first to ensure the input does not float momentarily.
9:8	0h RO	Reserved.
7:0	58h RO	<b>Interrupt Select (INTSEL):</b> The Interrupt Select defines which interrupt line driven from the GPIO Controller toggles when an interrupt is detected on this pad. 0 = Interrupt Line 0 1 = Interrupt Line 1 .... Up to the max IOxAPIC IRQ supported

### 26.2.122 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_17)– Offset 488h

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

### 26.2.123 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_17)– Offset 48Ch

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 59h

### 26.2.124 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_18)– Offset 490h

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

### 26.2.125 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_18)– Offset 494h

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 5Ah

### 26.2.126 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_19)– Offset 498h

Same description as PAD\_CFG\_DW0\_GPP\_C\_0



### **26.2.127 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_19)— Offset 49Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 5Bh

### **26.2.128 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_20)— Offset 4A0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

### **26.2.129 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_20)— Offset 4A4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 5Ch

### **26.2.130 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_21)— Offset 4A8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

### **26.2.131 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_21)— Offset 4ACh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 5Dh

### **26.2.132 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_22)— Offset 4B0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

### **26.2.133 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_22)— Offset 4B4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 5Eh

### **26.2.134 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_C\_23)— Offset 4B8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

### **26.2.135 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_C\_23)— Offset 4BCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 5Fh





**26.2.136 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_0)—  
Offset 4C0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.137 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_0)—  
Offset 4C4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 60h

**26.2.138 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_1)—  
Offset 4C8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.139 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_1)—  
Offset 4CCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 61h

**26.2.140 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_2)—  
Offset 4D0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.141 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_2)—  
Offset 4D4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 62h

**26.2.142 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_3)—  
Offset 4D8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.143 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_3)—  
Offset 4DCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 63h

**26.2.144 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_4)—  
Offset 4E0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.145 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_4)—  
Offset 4E4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 64h

**26.2.146 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_5)—  
Offset 4E8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.147 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_5)—  
Offset 4ECh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 65h  
Note that TERM bit field must be set to 1111b when the signal is used as native function.

**26.2.148 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_6)—  
Offset 4F0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.149 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_6)—  
Offset 4F4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 66h  
Note that TERM bit field must be set to 1111b when the signal is used as native function.

**26.2.150 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_7)—  
Offset 4F8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.151 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_7)—  
Offset 4FCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 67h  
Note that TERM bit field must be set to 1111b when the signal is used as native function.

**26.2.152 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_8)—  
Offset 500h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0



### **26.2.153 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_8)— Offset 504h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 68h  
Note that TERM bit field must be set to 1111b when the signal is used as native function.

### **26.2.154 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_9)— Offset 508h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

### **26.2.155 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_9)— Offset 50Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 69h

### **26.2.156 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_10)— Offset 510h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

### **26.2.157 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_10)— Offset 514h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 6Ah

### **26.2.158 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_11)— Offset 518h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

### **26.2.159 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_11)— Offset 51Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 6Bh

### **26.2.160 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_12)— Offset 520h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

### **26.2.161 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_12)— Offset 524h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 6Ch

**26.2.162 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_13)—  
Offset 528h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.163 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_13)—  
Offset 52Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 6Dh

**26.2.164 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_14)—  
Offset 530h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.165 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_14)—  
Offset 534h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 6Eh

**26.2.166 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_15)—  
Offset 538h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.167 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_15)—  
Offset 53Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 6Fh

**26.2.168 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_16)—  
Offset 540h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.169 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_16)—  
Offset 544h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 70h

**26.2.170 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_17)—  
Offset 548h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0



**26.2.171 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_17)—  
Offset 54Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 71h

**26.2.172 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_18)—  
Offset 550h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.173 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_18)—  
Offset 554h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 72h

**26.2.174 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_19)—  
Offset 558h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.175 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_19)—  
Offset 55Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 73h

**26.2.176 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_20)—  
Offset 560h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.177 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_20)—  
Offset 564h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 74h

**26.2.178 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_21)—  
Offset 568h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.179 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_21)—  
Offset 56Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 75h



**26.2.180 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_22)—  
Offset 570h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.181 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_22)—  
Offset 574h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 76h

**26.2.182 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_D\_23)—  
Offset 578h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.183 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_D\_23)—  
Offset 57Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 77h

**26.2.184 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_E\_0)—  
Offset 580h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.185 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_E\_0)—  
Offset 584h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 18h

**26.2.186 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_E\_1)—  
Offset 588h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.187 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_E\_1)—  
Offset 58Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 19h

**26.2.188 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_E\_2)—  
Offset 590h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0



**26.2.189 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_E\_2)—  
Offset 594h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 1Ah

**26.2.190 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_E\_3)—  
Offset 598h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.191 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_E\_3)—  
Offset 59Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0 Exception: The default value of the INTSEL bit field in this register is : 1Bh

**26.2.192 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_E\_4)—  
Offset 5A0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.193 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_E\_4)—  
Offset 5A4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0 Exception: The default value of the INTSEL bit field in this register is : 1Ch

**26.2.194 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_E\_5)—  
Offset 5A8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.195 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_E\_5)—  
Offset 5ACh**


Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 1Dh

**26.2.196 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_E\_6)—  
Offset 5B0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.197 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_E\_6)—  
Offset 5B4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 1Eh



**26.2.198 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_E\_7)—  
Offset 5B8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.199 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_E\_7)—  
Offset 5BCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 1Fh

**26.2.200 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_E\_8)—  
Offset 5C0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.201 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_E\_8)—  
Offset 5C4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 20h

**26.2.202 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_E\_9)—  
Offset 5C8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.203 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_E\_9)—  
Offset 5CCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 21h

**26.2.204 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_E\_10)—  
Offset 5D0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.205 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_E\_10)—  
Offset 5D4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 22h

**26.2.206 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_E\_11)—  
Offset 5D8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0





**26.2.207 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_E\_11)—  
Offset 5DCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 23h

**26.2.208 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_E\_12)—  
Offset 5E0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.209 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_E\_12)—  
Offset 5E4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 24h

**26.2.210 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_0)—  
Offset 5E8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.211 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_0)—  
Offset 5ECh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 25h

**26.2.212 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_1)—  
Offset 5F0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.213 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_1)—  
Offset 5F4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 26h

**26.2.214 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_2)—  
Offset 5F8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.215 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_2)—  
Offset 5FCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 27h

**26.2.216 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_3)–  
Offset 600h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.217 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_3)–  
Offset 604h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 28h

**26.2.218 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_4)–  
Offset 608h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.219 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_4)–  
Offset 60Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 29h

**26.2.220 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_5)–  
Offset 610h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.221 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_5)–  
Offset 614h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 2Ah

**26.2.222 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_6)–  
Offset 618h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.223 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_6)–  
Offset 61Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 2Bh

**26.2.224 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_7)–  
Offset 620h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0



**26.2.225 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_7)—  
Offset 624h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 2Ch

**26.2.226 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_8)—  
Offset 628h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.227 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_8)—  
Offset 62Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 2Dh

**26.2.228 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_9)—  
Offset 630h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.229 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_9)—  
Offset 634h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 2Eh

**26.2.230 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_10)—  
Offset 638h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.231 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_10)—  
Offset 63Ch**


Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 2Fh

**26.2.232 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_11)—  
Offset 640h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.233 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_11)—  
Offset 644h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 30h

**26.2.234 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_12)—  
Offset 648h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.235 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_12)—  
Offset 64Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 31h

**26.2.236 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_13)—  
Offset 650h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.237 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_13)—  
Offset 654h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 32h

**26.2.238 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_14)—  
Offset 658h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.239 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_14)—  
Offset 65Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 33h

**26.2.240 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_15)—  
Offset 660h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.241 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_15)—  
Offset 664h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 34h

**26.2.242 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_16)—  
Offset 668h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0



**26.2.243 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_16)—  
Offset 66Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 35h

**26.2.244 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_17)—  
Offset 670h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.245 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_17)—  
Offset 674h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 36h

**26.2.246 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_18)—  
Offset 678h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.247 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_18)—  
Offset 67Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 37h

**26.2.248 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_19)—  
Offset 680h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.249 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_19)—  
Offset 684h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 38h

**26.2.250 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_20)—  
Offset 688h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.251 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_20)—  
Offset 68Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 39h

**26.2.252 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_21)—  
Offset 690h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.253 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_21)—  
Offset 694h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 3Ah

**26.2.254 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_22)—  
Offset 698h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.255 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_22)—  
Offset 69Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 3Bh

**26.2.256 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_F\_23)—  
Offset 6A0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.257 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_F\_23)—  
Offset 6A4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 3Ch

**26.2.258 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_0)—  
Offset 6A8h**


Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.259 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_0)—  
Offset 6ACh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 3Dh

**26.2.260 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_1)—  
Offset 6B0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0



**26.2.261 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_1)—  
Offset 6B4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 3Eh

**26.2.262 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_2)—  
Offset 6B8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.263 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_2)—  
Offset 6BCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 3Fh

**26.2.264 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_3)—  
Offset 6C0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.265 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_3)—  
Offset 6C4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 40h

**26.2.266 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_4)—  
Offset 6C8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.267 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_4)—  
Offset 6CCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 41h

**26.2.268 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_5)—  
Offset 6D0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.269 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_5)—  
Offset 6D4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 42h



**26.2.270 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_6)—  
Offset 6D8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.271 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_6)—  
Offset 6DCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 43h

**26.2.272 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_7)—  
Offset 6E0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.273 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_7)—  
Offset 6E4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 44h

**26.2.274 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_8)—  
Offset 6E8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.275 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_8)—  
Offset 6ECh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 45h

**26.2.276 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_9)—  
Offset 6F0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.277 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_9)—  
Offset 6F4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 46h

**26.2.278 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_10)—  
Offset 6F8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0





**26.2.279 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_10)—  
Offset 6FCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 47h

**26.2.280 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_11)—  
Offset 700h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.281 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_11)—  
Offset 704h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 48h

**26.2.282 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_12)—  
Offset 708h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.283 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_12)—  
Offset 70Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 49h

**26.2.284 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_13)—  
Offset 710h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.285 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_13)—  
Offset 714h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 4Ah

**26.2.286 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_14)—  
Offset 718h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.287 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_14)—  
Offset 71Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 4Bh

**26.2.288 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_15)–  
Offset 720h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.289 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_15)–  
Offset 724h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 4Ch

**26.2.290 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_16)–  
Offset 728h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.291 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_16)–  
Offset 72Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 4Dh

**26.2.292 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_17)–  
Offset 730h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.293 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_17)–  
Offset 734h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 4Eh

**26.2.294 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_18)–  
Offset 738h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.295 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_18)–  
Offset 73Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 4Fh

**26.2.296 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_19)–  
Offset 740h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0



**26.2.297 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_19)—  
Offset 744h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 50h

**26.2.298 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_20)—  
Offset 748h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.299 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_20)—  
Offset 74Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 51h

**26.2.300 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_21)—  
Offset 750h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.301 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_21)—  
Offset 754h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 52h

**26.2.302 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_22)—  
Offset 758h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.303 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_22)—  
Offset 75Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 53h

**26.2.304 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_G\_23)—  
Offset 760h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.305 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_G\_23)—  
Offset 764h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 54h

**26.2.306 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_0)—  
Offset 768h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.307 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_0)—  
Offset 76Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 55h

**26.2.308 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_1)—  
Offset 770h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.309 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_1)—  
Offset 774h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 56h

**26.2.310 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_2)—  
Offset 778h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.311 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_2)—  
Offset 77Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 57h

**26.2.312 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_3)—  
Offset 780h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.313 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_3)—  
Offset 784h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 58h

**26.2.314 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_4)—  
Offset 788h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0



**26.2.315 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_4)—  
Offset 78Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 59h

**26.2.316 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_5)—  
Offset 790h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.317 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_5)—  
Offset 794h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 5Ah

**26.2.318 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_6)—  
Offset 798h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.319 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_6)—  
Offset 79Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 5Bh

**26.2.320 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_7)—  
Offset 7A0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.321 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_7)—  
Offset 7A4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 5Ch

**26.2.322 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_8)—  
Offset 7A8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.323 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_8)—  
Offset 7ACh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 5Dh

**26.2.324 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_9)—  
Offset 7B0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.325 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_9)—  
Offset 7B4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 5Eh

**26.2.326 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_10)—  
Offset 7B8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.327 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_10)—  
Offset 7BCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 5Fh

**26.2.328 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_11)—  
Offset 7C0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.329 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_11)—  
Offset 7C4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 60h

**26.2.330 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_12)—  
Offset 7C8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.331 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_12)—  
Offset 7CCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 61h

**26.2.332 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_13)—  
Offset 7D0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0



**26.2.333 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_13)—  
Offset 7D4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 62h

**26.2.334 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_14)—  
Offset 7D8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.335 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_14)—  
Offset 7DCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 63h

**26.2.336 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_15)—  
Offset 7E0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.337 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_15)—  
Offset 7E4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 64h

**26.2.338 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_16)—  
Offset 7E8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.339 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_16)—  
Offset 7ECh**


Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 65h

**26.2.340 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_17)—  
Offset 7F0h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.341 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_17)—  
Offset 7F4h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 66h



**26.2.342 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_18)—  
Offset 7F8h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.343 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_18)—  
Offset 7FCh**

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 67h

**26.2.344 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_19)—  
Offset 800h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.345 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_19)—  
Offset 804h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 68h

**26.2.346 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_20)—  
Offset 808h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.347 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_20)—  
Offset 80Ch**

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 69h

**26.2.348 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_21)—  
Offset 810h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

**26.2.349 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_21)—  
Offset 814h**

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 6Ah

**26.2.350 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_22)—  
Offset 818h**

Same description as PAD\_CFG\_DW0\_GPP\_C\_0





### 26.2.351 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_22)—Offset 81Ch

Same description as PAD\_CFG\_DW1\_GPP\_C\_16. Exception: The default value of the INTSEL bit field in this register is: 6Bh

### 26.2.352 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_H\_23)—Offset 820h

Same description as PAD\_CFG\_DW0\_GPP\_C\_0

### 26.2.353 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_H\_23)—Offset 824h

Same description as PAD\_CFG\_DW1\_GPP\_C\_0. Exception: The default value of the INTSEL bit field in this register is: 6Ch

## 26.3 GPIO Community 2 Registers Summary

Community 2 Registers are for GPP\_DSW group.

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

**Table 26-3. Summary of GPIO Community 2 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
8h	Bh	Family Base Address (FAMBAR)—Offset 8h	300h
Ch	Fh	Pad Base Address (PADBAR)—Offset Ch	400h
10h	13h	Miscellaneous Configuration (MISCCFG)—Offset 10h	43200h
20h	23h	Pad Ownership (PAD_OWN_GPD_0)—Offset 20h	0h
24h	27h	Pad Ownership (PAD_OWN_GPD_1)—Offset 24h	0h
90h	93h	Pad Configuration Lock (PADCFGLOCK_GPD_0)—Offset 90h	0h
94h	97h	Pad Configuration Lock (PADCFGLOCKTX_GPD_0)—Offset 94h	0h
D0h	D3h	Host Software Pad Ownership (HOSTSW_OWN_GPD_0)—Offset D0h	0h
100h	103h	GPI Interrupt Status (GPI_IS_GPD_0)—Offset 100h	0h
120h	123h	GPI Interrupt Enable (GPI_IE_GPD_0)—Offset 120h	0h
140h	143h	GPI General Purpose Events Status (GPI_GPE_STS_GPD_0)—Offset 140h	0h
160h	163h	GPI General Purpose Events Enable (GPI_GPE_EN_GPD_0)—Offset 160h	0h
400h	403h	Pad Configuration DW0 (PAD_CFG_DW0_GPD_0)—Offset 400h	400xx00h See register for xx value
404h	407h	Pad Configuration DW1 (PAD_CFG_DW1_GPD_0)—Offset 404h	18h
408h	40Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPD_1)—Offset 408h	400xx00h See register for xx value



**Table 26-3. (Continued) Summary of GPIO Community 2 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
40Ch	40Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPD_1)—Offset 40Ch	See register
410h	413h	Pad Configuration DW0 (PAD_CFG_DW0_GPD_2)—Offset 410h	400xx00h See register for xx value
414h	417h	Pad Configuration DW1 (PAD_CFG_DW1_GPD_2)—Offset 414h	See register
418h	41Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPD_3)—Offset 418h	400xx00h See register for xx value
41Ch	41Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPD_3)—Offset 41Ch	See register
420h	423h	Pad Configuration DW0 (PAD_CFG_DW0_GPD_4)—Offset 420h	400xx00h See register for xx value
424h	427h	Pad Configuration DW1 (PAD_CFG_DW1_GPD_4)—Offset 424h	See register
428h	42Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPD_5)—Offset 428h	400xx00h See register for xx value
42Ch	42Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPD_5)—Offset 42Ch	See register
430h	433h	Pad Configuration DW0 (PAD_CFG_DW0_GPD_6)—Offset 430h	400xx00h See register for xx value
434h	437h	Pad Configuration DW1 (PAD_CFG_DW1_GPD_6)—Offset 434h	See register
438h	43Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPD_7)—Offset 438h	400xx00h See register for xx value
43Ch	43Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPD_7)—Offset 43Ch	See register
440h	443h	Pad Configuration DW0 (PAD_CFG_DW0_GPD_8)—Offset 440h	400xx00h See register for xx value
444h	447h	Pad Configuration DW1 (PAD_CFG_DW1_GPD_8)—Offset 444h	See register
448h	44Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPD_9)—Offset 448h	400xx00h See register for xx value
44Ch	44Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPD_9)—Offset 44Ch	See register
450h	453h	Pad Configuration DW0 (PAD_CFG_DW0_GPD_10)—Offset 450h	400xx00h See register for xx value
454h	457h	Pad Configuration DW1 (PAD_CFG_DW1_GPD_10)—Offset 454h	See register
458h	45Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPD_11)—Offset 458h	400xx00h See register for xx value
45Ch	45Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPD_11)—Offset 45Ch	See register

### 26.3.1 Family Base Address (FAMBAR)—Offset 8h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 300h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD					FAMBAR			

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	300h RO	<b>Family Base Address (FAMBAR):</b> This field provides the starting byte-align address of Family0 register sets. It is meant for software to discover from where the very first Family register (i.e. Family0 register) starts to compute the next Families address offsets.

### 26.3.2 Pad Base Address (PADBAR)—Offset Ch

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 400h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD					PADBAR			

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:0	400h RO	<b>Pad Base Address (PADBAR):</b> This field provides the starting byte-align address of Pad0 register sets. It is meant for software to discover from where the very first Pad register (i.e. Pad0 register) starts to compute the next Pad address offsets.


### 26.3.3 Miscellaneous Configuration (MISCCFG)—Offset 10h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 43200h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	1	0
0	0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0

Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RO	Reserved.
19:16	4h RW	<p><b>GPIO Group to GPE_DW0 assignment encoding (GPE0_DW2):</b> This register assigns a specific GPIO Group to the ACPI GPE0[95:64]. The selected GPIO group will be mapped to lower bits of the GPE register</p> <p>0h = GPP_A[23:0] mapped to GPE[87:64]; GPE[95:88] not used.                      1h = GPP_B[23:0] mapped to GPE[87:64]; GPE[95:88] not used.                      2h = GPP_C[23:0] mapped to GPE[87:64]; GPE[95:88] not used.                      3h = GPP_D[23:0] mapped to GPE[87:64]; GPE[95:88] not used.                      4h = GPP_E[12:0] mapped to GPE[76:64]; GPE[95:77] not used.                      5h = GPP_F[23:0] mapped to GPE[87:64]; GPE[95:88] not used.                      6h = GPP_G[23:0] mapped to GPE[87:64]; GPE[95:88] not used.                      7h = GPP_H[23:0] mapped to GPE[87:64]; GPE[95:88] not used.                      8h = GPP_I[10:0] mapped to GPE[74:64]; GPE[95:75] not used.                      9h = GPD[11:0] mapped to GPE[75:64]; GPE[95:76] not used.</p>
15:12	3h RW	<p><b>GPIO Group to GPE_DW0 assignment encoding (GPE0_DW1):</b> This register assigns a specific GPIO Group to the ACPI GPE0[63:32]. The selected GPIO group will be mapped to lower bits of the GPE register</p> <p>0h = GPP_A[23:0] mapped to GPE[55:32]; GPE[63:56] not used.                      1h = GPP_B[23:0] mapped to GPE[55:32]; GPE[63:56] not used.                      2h = GPP_C[23:0] mapped to GPE[55:32]; GPE[63:56] not used.                      3h = GPP_D[23:0] mapped to GPE[55:32]; GPE[63:56] not used.                      4h = GPP_E[12:0] mapped to GPE[44:32]; GPE[63:45] not used.                      5h = GPP_F[23:0] mapped to GPE[55:32]; GPE[63:56] not used.                      6h = GPP_G[23:0] mapped to GPE[55:32]; GPE[63:56] not used.                      7h = GPP_H[23:0] mapped to GPE[55:32]; GPE[63:56] not used.                      8h = GPP_I[10:0] mapped to GPE[42:32]; GPE[63:43] not used.                      9h = GPD[11:0] mapped to GPE[43:32]; GPE[63:44] not used.</p>
11:8	2h RW	<p><b>GPIO Group to GPE_DW0 assignment encoding (GPE0_DW0):</b> This register assigns a specific GPIO Group to the ACPI GPE0[31:0]. The selected GPIO group will be mapped to lower bits of the GPE register</p> <p>0h = GPP_A[23:0] mapped to GPE[23:0]; GPE[31:24] not used.                      1h = GPP_B[23:0] mapped to GPE[23:0]; GPE[31:24] not used.                      2h = GPP_C[23:0] mapped to GPE[23:0]; GPE[31:24] not used.                      3h = GPP_D[23:0] mapped to GPE[23:0]; GPE[31:24] not used.                      4h = GPP_E[12:0] mapped to GPE[12:0]; GPE[31:13] not used.                      5h = GPP_F[23:0] mapped to GPE[23:0]; GPE[31:24] not used.                      6h = GPP_G[23:0] mapped to GPE[23:0]; GPE[31:24] not used.                      7h = GPP_H[23:0] mapped to GPE[23:0]; GPE[31:24] not used.                      8h = GPP_I[10:0] mapped to GPE[10:0]; GPE[31:11] not used.                      9h = GPD[11:0] mapped to GPE[11:0]; GPE[31:12] not used.</p>
7:4	0h RO	Reserved.
3	0h RW	<p><b>GPIO Driver IRQ Route (GPIO_DRIVER_IRQ_ROUTE):</b> GPIO Driver IRQ_ROUTE[1:0]: Specifies the APIC IRQ globally for all pads within the current community (GPI_IS with corresponding GPI_IE enable).</p> <p>0 = IRQ14                      1 = IRQ15</p>



Bit Range	Default and Access	Field Name (ID): Description
2	0h RO	Reserved.
1	0h RW	<b>GPIO Dynamic Partition Clock Gating Enable (GPDPGEN):</b> Specifies whether the GPIO Community should take part in partition clock gating 0 = Disable participation in dynamic partition clock gating 1 = Enable participation in dynamic partition clock gating.
0	0h RW	<b>GPIO Dynamic Local Clock Gating Enable (GPDLCGEN):</b> Specifies whether the GPIO Community should perform local clock gating. 0 = Disable dynamic local clock gating 1 = Enable dynamic local clock gating

### 26.3.4 Pad Ownership (PAD\_OWN\_GPD\_0)—Offset 20h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0							
1	8	4	0	6	2										
0	0	0	0	0	0	0	0	0							
0	0	0	0	0	0	0	0	0							
RSVD	PAD_OWN_GPD_7	RSVD	PAD_OWN_GPD_6	RSVD	PAD_OWN_GPD_5	RSVD	PAD_OWN_GPD_4	RSVD	PAD_OWN_GPD_3	RSVD	PAD_OWN_GPD_2	RSVD	PAD_OWN_GPD_1	RSVD	PAD_OWN_GPD_0

Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29:28	0h RO	<b>Pad Ownership (PAD_OWN_GPD_7):</b> Same description as bit 0, except that the bit field applies to GPD <sub>7</sub> .
27:26	0h RO	Reserved.
25:24	0h RO	<b>Pad Ownership (PAD_OWN_GPD_6):</b> Same description as bit 0, except that the bit field applies to GPD <sub>6</sub> .
23:22	0h RO	Reserved.
21:20	0h RO	<b>Pad Ownership (PAD_OWN_GPD_5):</b> Same description as bit 0, except that the bit field applies to GPD <sub>5</sub> .
19:18	0h RO	Reserved.
17:16	0h RO	<b>Pad Ownership (PAD_OWN_GPD_4):</b> Same description as bit 0, except that the bit field applies to GPD <sub>4</sub> .



Bit Range	Default and Access	Field Name (ID): Description
15:14	0h RO	Reserved.
13:12	0h RO	<b>Pad Ownership (PAD_OWN_GPD_3):</b> Same description as bit 0, except that the bit field applies to GPD_3.
11:10	0h RO	Reserved.
9:8	0h RO	<b>Pad Ownership (PAD_OWN_GPD_2):</b> Same description as bit 0, except that the bit field applies to GPD_2.
7:6	0h RO	Reserved.
5:4	0h RO	<b>Pad Ownership (PAD_OWN_GPD_1):</b> Same description as bit 0, except that the bit field applies to GPD_1.
3:2	0h RO	Reserved.
1:0	0h RO	<b>Pad Ownership (PAD_OWN_GPD_0):</b> 00 = Host GPIO ACPI Mode or GPIO Driver Mode. Host software (ACPI or GPIO Driver) has ownership of the pad. In Host GPIO Driver Mode (refer to HOSTSW_OWN), GPIO input event update is limited to GPI_STS update only. Otherwise in Host ACPI Mode, updates are limited to GPI_GPE_STS, GPI_NMI_STS and/or GPI_SMI_STS. 01 = ME GPIO Mode. ME has ownership of the pad. 10 = ISH GPIO Mode. ME has ownership of the pad 11 = Reserved

### 26.3.5 Pad Ownership (PAD\_OWN\_GPD\_1)—Offset 24h

### 26.3.6 Pad Configuration Lock (PADCFGLOCK\_GPD\_0)—Offset 90h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD						PADCFGLOCK_GPD_11	PADCFGLOCK_GPD_10	PADCFGLOCK_GPD_9
						PADCFGLOCK_GPD_8	PADCFGLOCK_GPD_7	PADCFGLOCK_GPD_6
						PADCFGLOCK_GPD_5	PADCFGLOCK_GPD_4	PADCFGLOCK_GPD_3
						PADCFGLOCK_GPD_2	PADCFGLOCK_GPD_1	PADCFGLOCK_GPD_0



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPD_11):</b> Applied to GPD_11. Same description as bit 0.
10	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPD_10):</b> Applied to GPD_2. Same description as bit 0.
9	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPD_9):</b> Applied to GPD_2. Same description as bit 0.
8	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPD_8):</b> Applied to GPD_8. Same description as bit 0.
7	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPD_7):</b> Applied to GPD_7. Same description as bit 0.
6	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPD_6):</b> Applied to GPD_6. Same description as bit 0.
5	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPD_5):</b> Applied to GPD_5. Same description as bit 0.
4	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPD_4):</b> Applied to GPD_4. Same description as bit 0.
3	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPD_3):</b> Applied to GPD_3. Same description as bit 0.
2	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPD_2):</b> Applied to GPD_2. Same description as bit 0.
1	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPD_1):</b> Applied to GPD_2. Same description as bit 0.
0	0h RW	<p><b>Pad Config Lock (PADCFGLOCK_GPD_0):</b> Pad Configuration Lock locks specific register fields in the GPP specific registers from being configured. The registers affected become Read-Only and software writes to these registers have no effect.</p> <p>0 = Unlock 1 = Lock the following register fields as read-only (RO):</p> <ul style="list-style-type: none"> <li>- Pad Configuration registers (exclude GPIOTXState)</li> <li>- GPI_NMI_EN Register (if implemented)</li> <li>- GPI_SMI_EN Register (if implemented)</li> <li>- GPI_GPE_EN Register (if implemented)</li> </ul> <p>When PadCfgLock is written from a '1' to a '0' (unlock), a synchronous SMI# is generated if enabled. This ensures that only SMM code can change the above GPIO registers after the lockdown.</p>


### 26.3.7 Pad Configuration Lock (PADCFGLOCKTX\_GPD\_0)—Offset 94h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPD_11):</b> Applied to GPD_11. Same description as bit 0.
10	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPD_10):</b> Applied to GPD_10. Same description as bit 0.
9	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPD_9):</b> Applied to GPD_9. Same description as bit 0.
8	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPD_8):</b> Applied to GPD_8. Same description as bit 0.
7	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPD_7):</b> Applied to GPD_7. Same description as bit 0.
6	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPD_6):</b> Applied to GPD_6. Same description as bit 0.
5	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPD_5):</b> Applied to GPD_5. Same description as bit 0.
4	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPD_4):</b> Applied to GPD_4. Same description as bit 0.
3	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPD_3):</b> Applied to GPD_3. Same description as bit 0.
2	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPD_2):</b> Applied to GPD_2. Same description as bit 0.
1	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPD_1):</b> Applied to GPD_1. Same description as bit 0.
0	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPD_0):</b> PadCfgLockTx locks the GPIOTxState bit from being configured. The GPIOTxState register becomes Read-Only and software writes to the register have no effect. 0 = Unlock 1 = Locks the Pad Configuration GPIOTXState field as read-only (RO) When PadCfgLockTx is written from a '1' to a '0' (unlock), a synchronous SMI# is generated if enabled. This ensures that only SMM code can change the above GPIO registers after the lockdown.

### 26.3.8 Host Software Pad Ownership (HOSTSW\_OWN\_GPD\_0)—Offset D0h

#### Access Method





**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD						HOSTSW_OWN_GPD_11	HOSTSW_OWN_GPD_10	HOSTSW_OWN_GPD_9
						HOSTSW_OWN_GPD_8	HOSTSW_OWN_GPD_7	HOSTSW_OWN_GPD_6
						HOSTSW_OWN_GPD_5	HOSTSW_OWN_GPD_4	HOSTSW_OWN_GPD_3
						HOSTSW_OWN_GPD_2	HOSTSW_OWN_GPD_1	HOSTSW_OWN_GPD_0

Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPD_11):</b> Applied to GPD_11. Same description as bit 0.
10	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPD_10):</b> Applied to GPD_10. Same description as bit 0.
9	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPD_9):</b> Applied to GPD_9. Same description as bit 0.
8	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPD_8):</b> Applied to GPD_8. Same description as bit 0.
7	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPD_7):</b> Applied to GPD_7. Same description as bit 0.
6	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPD_6):</b> Applied to GPD_6. Same description as bit 0.
5	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPD_5):</b> Applied to GPD_5. Same description as bit 0.
4	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPD_4):</b> Applied to GPD_4. Same description as bit 0.
3	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPD_3):</b> Applied to GPD_3. Same description as bit 0.
2	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPD_2):</b> Applied to GPD_2. Same description as bit 0.
1	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPD_1):</b> Applied to GPD_1. Same description as bit 0.
0	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPD_0):</b> This register determines the appropriate host status bit update when a pad is under host ownership. 0 = ACPI Mode. GPIO input event updates are limited to GPI_GPE_STS, GPI_NMI_STS and/or GPI_SMI_STS. GPI_STS update is masked. 1 = GPIO Driver Mode. GPIO input event updates are limited to GPI_STS. GPI_GPE_STS, GPI_NMI_STS and/or GPI_SMI_STS updates are masked.



## 26.3.9 GPI Interrupt Status (GPI\_IS\_GPD\_0)—Offset 100h

### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
RSVD						GPI_INT_STS_GPD_11	GPI_INT_STS_GPD_10	GPI_INT_STS_GPD_9
						GPI_INT_STS_GPD_8	GPI_INT_STS_GPD_7	GPI_INT_STS_GPD_6
						GPI_INT_STS_GPD_5	GPI_INT_STS_GPD_4	GPI_INT_STS_GPD_3
						GPI_INT_STS_GPD_2	GPI_INT_STS_GPD_1	GPI_INT_STS_GPD_0

Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPD_11):</b> Applied to GPD_11. Same description as bit 0.
10	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPD_10):</b> Applied to GPD_10. Same description as bit 0.
9	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPD_9):</b> Applied to GPD_9. Same description as bit 0.
8	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPD_8):</b> Applied to GPD_8. Same description as bit 0.
7	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPD_7):</b> Applied to GPD_7. Same description as bit 0.
6	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPD_6):</b> Applied to GPD_6. Same description as bit 0.
5	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPD_5):</b> Applied to GPD_5. Same description as bit 0.
4	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPD_4):</b> Applied to GPD_4. Same description as bit 0.
3	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPD_3):</b> Applied to GPD_3. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPD_2):</b> Applied to GPD_2. Same description as bit 0.
1	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPD_1):</b> Applied to GPD_1. Same description as bit 0.
0	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPD_0):</b> GPI Interrupt Status (GPI_INT_STS) This bit is set to '1' by hardware when either an edge or a level event is detected (See RxEdCfg RxInv) on pad and all the following conditions are true: - The corresponding pad is used in GPIO input mode - HOSTSW_OWN = 1 (i.e. Host GPIO Driver Mode). Writing a value of 1 will clear the bit while writing a value of 0 has no effect. 0 = No interrupt 1 = Interrupt asserts The state of GPI_INT_EN does not prevent the setting of GPI_INT_STS.

### 26.3.10 GPI Interrupt Enable (GPI\_IE\_GPD\_0)—Offset 120h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
RSVD						GPI_INT_EN_GPD_11	GPI_INT_EN_GPD_10	GPI_INT_EN_GPD_9
						GPI_INT_EN_GPD_8	GPI_INT_EN_GPD_7	GPI_INT_EN_GPD_6
						GPI_INT_EN_GPD_5	GPI_INT_EN_GPD_4	GPI_INT_EN_GPD_3
						GPI_INT_EN_GPD_2	GPI_INT_EN_GPD_1	GPI_INT_EN_GPD_0

Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPD_11):</b> Applied to GPD_11. Same description as bit 0.
10	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPD_10):</b> Applied to GPD_10. Same description as bit 0.
9	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPD_9):</b> Applied to GPD_9. Same description as bit 0.
8	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPD_8):</b> Applied to GPD_8. Same description as bit 0.
7	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPD_7):</b> Applied to GPD_7. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
6	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPD_6):</b> Applied to GPD_6. Same description as bit 0.
5	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPD_5):</b> Applied to GPD_5. Same description as bit 0.
4	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPD_4):</b> Applied to GPD_4. Same description as bit 0.
3	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPD_3):</b> Applied to GPD_3. Same description as bit 0.
2	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPD_2):</b> Applied to GPD_2. Same description as bit 0.
1	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPD_1):</b> Applied to GPD_1. Same description as bit 0.
0	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPD_0):</b> This bit is used to enable/disable the generation of APIC interrupt when the corresponding GPI_INT_STS bit is set. 0 = disable interrupt generation 1 = enable interrupt generation Refer to GPI_IRQ_ROUTE for host GPIO Driver Mode interrupt routing.


### 26.3.11 GPI General Purpose Events Status (GPI\_GPE\_STS\_GPD\_0)—Offset 140h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPD_11):</b> Applied to GPD_11. Same description as bit 0.
10	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPD_10):</b> Applied to GPD_10. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
9	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPD_9):</b> Applied to GPD_9. Same description as bit 0.
8	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPD_8):</b> Applied to GPD_8. Same description as bit 0.
7	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPD_7):</b> Applied to GPD_7. Same description as bit 0.
6	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPD_6):</b> Applied to GPD_6. Same description as bit 0.
5	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPD_5):</b> Applied to GPD_5. Same description as bit 0.
4	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPD_4):</b> Applied to GPD_4. Same description as bit 0.
3	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPD_3):</b> Applied to GPD_3. Same description as bit 0.
2	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPD_2):</b> Applied to GPD_2. Same description as bit 0.
1	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPD_1):</b> Applied to GPD_1. Same description as bit 0.
0	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPD_0):</b> These bits are set any time the corresponding GPIO pad is set up as an input, under host ownership and the corresponding GPIO signal is high (or low if the corresponding RXINV bit is set). If the corresponding enable bit is set in the GPI_GPE_EN register, then when the GPI_GPE_STS bit is set: - If the system is in an S3-S5 state, the event will also wake the system. - If the system is in an S0 state (or upon waking back to an S0 state), an SCI will be caused, depending on the GPIRoutSCI bit for the corresponding pad. These bits are sticky bits and are cleared by writing a 1 back to this bit position. The state of GPI_GPE_EN does not prevent the setting of GPI_GPE_STS.

### 26.3.12 GPI General Purpose Events Enable (GPI\_GPE\_EN\_GPD\_0)—Offset 160h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0									
1	8	4	0	6	2												
0	0	0	0	0	0	0	0	0									
			RSVD			GPI_GPE_EN_GPD_11	GPI_GPE_EN_GPD_10	GPI_GPE_EN_GPD_9	GPI_GPE_EN_GPD_8	GPI_GPE_EN_GPD_7	GPI_GPE_EN_GPD_6	GPI_GPE_EN_GPD_5	GPI_GPE_EN_GPD_4	GPI_GPE_EN_GPD_3	GPI_GPE_EN_GPD_2	GPI_GPE_EN_GPD_1	GPI_GPE_EN_GPD_0



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPD_11):</b> Applied to GPD_11. Same description as bit 0.
10	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPD_10):</b> Applied to GPD_10. Same description as bit 0.
9	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPD_9):</b> Applied to GPD_9. Same description as bit 0.
8	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPD_8):</b> Applied to GPD_8. Same description as bit 0.
7	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPD_7):</b> Applied to GPD_7. Same description as bit 0.
6	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPD_6):</b> Applied to GPD_6. Same description as bit 0.
5	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPD_5):</b> Applied to GPD_5. Same description as bit 0.
4	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPD_4):</b> Applied to GPD_4. Same description as bit 0.
3	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPD_3):</b> Applied to GPD_3. Same description as bit 0.
2	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPD_2):</b> Applied to GPD_2. Same description as bit 0.
1	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPD_1):</b> Applied to GPD_1. Same description as bit 0.
0	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPD_0):</b> This bit is used to enable/disable the generation of GPE to cause SCI and/or wake when the corresponding GPI_GPE_STS bit is set. 0 = disable GPE generation 1 = enable GPE generation Note: The pad must also be routed for GPE functionality in order for GPE to be generated, i.e. the corresponding GPIRouteSCI must be set to '1'.

### 26.3.13 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPD\_0)—Offset 400h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 400xx00h





Bit Range	Default and Access	Field Name (ID): Description
20	0h RW	<b>GPIO Input Route IOxAPIC (GPIROUTIOXAPIC):</b> Determines if the pad can be routed to cause peripheral IRQ when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause peripheral IRQ 1 = Routing can cause peripheral IRQ Note: This bit does not affect any interrupt status bit within GPIO, but is used as the last qualifier for the peripheral IRQ indication to the intended recipient(s).
19	0h RW	<b>GPIO Input Route SCI (GPIROUTSCI):</b> Determines if the pad can be routed to cause SCI when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause SCI. 1 = Routing can cause SCI Note: This bit does not affect any interrupt status bit within GPIO, but is used as the last qualifier for the GPE indication to the intended recipient(s).
18	0h RO	<b>GPIO Input Route SMI (GPIROUTSMI):</b> Determines if the pad can be routed to cause SMI when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause SMI. 1 = Routing can cause SMI. Note: This bit does not affect any interrupt status bit within GPIO, but is used as the last qualifier for the SMI indication to the intended recipient(s). This bit only applies to a GPIO that has SMI capability. Otherwise, the bit is RO.
17	0h RW	<b>GPIO Input Route NMI (GPIROUTNMI):</b> Determines if the pad can be routed to cause NMI when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause NMI. 1 = Routing can cause NMI. Note: This bit also affects GPI_NMI_STS. If '0', GPI_NMI_STS is always clear. If '1', GPI_NMI_STS could be set (depending on GPIOOwn setting) when there is an event. Whether a NMI indication is generated and sent to the intended recipient(s) is also depending on the corresponding GPI_NMI_EN bit. This bit only applies to a GPIO that has NMI capability. Otherwise, the bit is RO.
16:13	0h RO	Reserved.
12	-- RW	<b>Pad Mode bit 2 (PMODE2):</b> See description of Pad Mode bit 0.
11	-- RW	<b>Pad Mode bit 1 (PMODE1):</b> See description of Pad Mode bit 0.
10	-- RW	<b>Pad Mode bit 0 (PMODE0):</b> This bit is used in conjunction with Pad Mode bit 1 and 2. This three-bit field determines whether the Pad is controlled by GPIO controller logic or one of the native functions muxed onto the Pad. 0h = GPIO control the Pad. 1h = native function 1, if applicable, controls the Pad 2h = native function 2, if applicable, controls the Pad 3h = native function 3, if applicable, controls the Pad 4h = enable GPIO blink/PWM capability if applicable (note that not all GPIOs have blink/PWM capability) Dedicated (unmuxed) GPIO shall report RO of all 0's in this register field If GPIO vs. native mode is configured via soft strap, this bit has no effect. Default value is determined by the default functionality of the pad.
9	1h RW	<b>GPIO RX Disable (GPIORXDIS):</b> 0 = Enable the input buffer (active low enable) of the pad. 1 = Disable the input buffer of the pad. Notes: When the input buffer is disabled, the internal pad state is always driven to '0'.
8	1h RW	<b>GPIO TX Disable (GPIOTXDIS):</b> 0 = Enable the output buffer (active low enable) of the pad. 1 = Disable the output buffer of the pad; i.e. Hi-Z
7:2	0h RO	Reserved.
1	0h RO	<b>GPIO RX State (GPIORXSTATE):</b> This is the current internal RX pad state after Glitch Filter logic stage and is not affected by PMode and RXINV settings.
0	0h RW	<b>GPIO TX State (GPIOTXSTATE):</b> 0 = Drive a level '0' to the TX output pad. 1 = Drive a level '1' to the TX output pad





### 26.3.14 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPD\_0)—Offset 404h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 18h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	1 0 0 0
RSVD					TERM	RSVD	INTSEL	

Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RO	Reserved.
13:10	0h RW	<p><b>Termination (TERM):</b> The Pad Termination state defines the different weak pull-up and pull-down settings that are supported by the buffer. The settings for [13:10] correspond to:            0000: none            0010: 5k PD            0100: 20k PD            1010: 5k PU            1100: 20k PU            1111: Native controller selected by Pad Mode controls the Termination. This setting needs to be set only for GPP_A1 / LAD0, GPP_A2 / LAD1, GPP_A3 / LAD2, GPP_A4 / LAD3, GPP_D5 / I2S0_SFRM, GPP_D6 / I2S0_TXD, GPP_D7 / I2S0_RXD, GPP_D8 / I2S0_CLK, GPD1 / ACPRESENT, and GPD2 / LAN_WAKE#, when the signals are used as native function. Otherwise, the setting is reserved.</p> <p>NOTES:            1. All other bit encodings are reserved. 2. If a reserved value is programmed, pad may malfunction.            3. The setting of this field is applicable in all Pad Mode including GPIO. As each Pad Mode may require different termination and isolation, care must be taken in SW in the transition with appropriate register programming. The actual transition sequence requirement may vary on case by case basis depending on the native functions involved. For example, before changing the pad from output to input direction, PU/PD settings should be programmed first to ensure the input does not float momentarily.</p>
9:8	0h RO	Reserved.
7:0	18h RO	<p><b>Interrupt Select (INTSEL):</b> The Interrupt Select defines which interrupt line driven from the GPIO Controller toggles when an interrupt is detected on this pad.            0 = Interrupt Line 0            1 = Interrupt Line 1            ....            Up to the max IOxAPIC IRQ supported</p>

### 26.3.15 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPD\_1)—Offset 408h

Same description as PAD\_CFG\_DW0\_GPD\_0.



### 26.3.16 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPD\_1)—Offset 40Ch

Same description as PAD\_CFG\_DW1\_GPD\_0.

Exception:

INTSEL bit field default: 19h

TERM bit default: 1111b. Note that TERM bit field must be set to 1111b when the signal is used as native function.

### 26.3.17 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPD\_2)—Offset 410h

Same description as PAD\_CFG\_DW0\_GPD\_0.

### 26.3.18 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPD\_2)—Offset 414h

Same description as PAD\_CFG\_DW1\_GPD\_0.

Exception:

INTSEL bit field default: 1Ah

TERM bit default: 1111b. Note that TERM bit field must be set to 1111b when the signal is used as native function.

### 26.3.19 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPD\_3)—Offset 418h

Same description as PAD\_CFG\_DW0\_GPD\_0.

### 26.3.20 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPD\_3)—Offset 41Ch

Same description as PAD\_CFG\_DW1\_GPD\_0.

Exception:

INTSEL bit field default: 1Bh

TERM bit default: 1100b

### 26.3.21 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPD\_4)—Offset 420h

Same description as PAD\_CFG\_DW0\_GPD\_0.

### 26.3.22 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPD\_4)—Offset 424h

Same description as PAD\_CFG\_DW1\_GPD\_0. Exception: The default value of the INTSEL bit field in this register is: 1Ch

### 26.3.23 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPD\_5)—Offset 428h

Same description as PAD\_CFG\_DW0\_GPD\_0.



**26.3.24 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPD\_5)—Offset 42Ch**

Same description as PAD\_CFG\_DW1\_GPD\_0. Exception: The default value of the INTSEL bit field in this register is: 1Dh

**26.3.25 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPD\_6)—Offset 430h**

Same description as PAD\_CFG\_DW0\_GPD\_0.

**26.3.26 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPD\_6)—Offset 434h**

Same description as PAD\_CFG\_DW1\_GPD\_0. Exception: The default value of the INTSEL bit field in this register is: 1Eh

**26.3.27 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPD\_7)—Offset 438h**

Same description as PAD\_CFG\_DW0\_GPD\_0.

**26.3.28 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPD\_7)—Offset 43Ch**

Same description as PAD\_CFG\_DW1\_GPD\_0. Exception: The default value of the INTSEL bit field in this register is: 1Fh

**26.3.29 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPD\_8)—Offset 440h**

Same description as PAD\_CFG\_DW0\_GPD\_0.

**26.3.30 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPD\_8)—Offset 444h**

Same description as PAD\_CFG\_DW1\_GPD\_0. Exception: The default value of the INTSEL bit field in this register is: 20h

**26.3.31 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPD\_9)—Offset 448h**

Same description as PAD\_CFG\_DW0\_GPD\_0.

**26.3.32 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPD\_9)—Offset 44Ch**

Same description as PAD\_CFG\_DW1\_GPD\_0. Exception: The default value of the INTSEL bit field in this register is: 21h



**26.3.33 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPD\_10)—Offset 450h**

Same description as PAD\_CFG\_DW0\_GPD\_0.

**26.3.34 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPD\_10)—Offset 454h**

Same description as PAD\_CFG\_DW1\_GPD\_0. Exception: The default value of the INTSEL bit field in this register is: 22h

**26.3.35 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPD\_11)—Offset 458h**

Same description as PAD\_CFG\_DW0\_GPD\_0.

**26.3.36 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPD\_11)—Offset 45Ch**

Same description as PAD\_CFG\_DW1\_GPD\_0. Exception: The default value of the INTSEL bit field in this register is: 23h


**26.4 GPIO Community 3 Registers Summary**

Community 3 Registers are for GPP\_I group.

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

**Table 26-4. Summary of GPIO Community 3 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
4h	7h	Capability List Register (CAP_LIST_0)—Offset 4h	0h
8h	8h	Family Base Address (FAMBAR)—Offset 8h	300h
Ch	Fh	Pad Base Address (PADBAR)—Offset Ch	400h
10h	13h	Miscellaneous Configuration (MISCCFG)—Offset 10h	43200h
20h	23h	Pad Ownership (PAD_OWN_GPP_I_0)—Offset 20h	0h
24h	27h	Pad Ownership (PAD_OWN_GPP_I_1)—Offset 24h	0h
90h	93h	Pad Configuration Lock (PADCFGLOCK_GPP_I_0)—Offset 90h	0h
94h	97h	Pad Configuration Lock (PADCFGLOCKTX_GPP_I_0)—Offset 94h	0h
D0h	D3h	Host Software Pad Ownership (HOSTSW_OWN_GPP_I_0)—Offset D0h	0h
100h	103h	GPI Interrupt Status (GPI_IS_GPP_I_0)—Offset 100h	0h
120h	123h	GPI Interrupt Enable (GPI_IE_GPP_I_0)—Offset 120h	0h
140h	143h	GPI General Purpose Events Status (GPI_GPE_STS_GPP_I_0)—Offset 140h	0h
160h	163h	GPI General Purpose Events Enable (GPI_GPE_EN_GPP_I_0)—Offset 160h	0h



**Table 26-4. (Continued) Summary of GPIO Community 3 Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
180h	183h	SMI Status (GPI_SMI_STS_GPP_I_0)—Offset 180h	0h
1A0h	1A3h	SMI Enable (GPI_SMI_EN_GPP_I_0)—Offset 1A0h	0h
1C0h	1C3h	NMI Status (GPI_NMI_STS_GPP_I_0)—Offset 1C0h	0h
1E0h	1E3h	NMI Enable (GPI_NMI_EN_GPP_I_0)—Offset 1E0h	0h
400h	403h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_0)—Offset 400h	4000xx00h See register for xx value
404h	407h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_0)—Offset 404h	6Dh
408h	40Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_1)—Offset 408h	4000xx00h See register for xx value
40Ch	40Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_1)—Offset 40Ch	See register
410h	413h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_2)—Offset 410h	4000xx00h See register for xx value
414h	417h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_2)—Offset 414h	See register
418h	41Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_3)—Offset 418h	4000xx00h See register for xx value
41Ch	41Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_3)—Offset 41Ch	See register
420h	423h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_4)—Offset 420h	4000xx00h See register for xx value
424h	427h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_4)—Offset 424h	See register
428h	42Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_5)—Offset 428h	4000xx00h See register for xx value
42Ch	42Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_5)—Offset 42Ch	See register
430h	433h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_6)—Offset 430h	4000xx00h See register for xx value
434h	437h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_6)—Offset 434h	See register
438h	43Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_7)—Offset 438h	4000xx00h See register for xx value
43Ch	43Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_7)—Offset 43Ch	See register
440h	443h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_8)—Offset 440h	4000xx00h See register for xx value
444h	447h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_8)—Offset 444h	See register
448h	44Bh	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_9)—Offset 448h	4000xx00h See register for xx value
44Ch	44Fh	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_9)—Offset 44Ch	See register
450h	453h	Pad Configuration DW0 (PAD_CFG_DW0_GPP_I_10)—Offset 450h	4000xx00h See register for xx value
454h	457h	Pad Configuration DW1 (PAD_CFG_DW1_GPP_I_10)—Offset 454h	See register




## 26.4.1 Capability List Register (CAP\_LIST\_0)—Offset 4h

### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Reserved (RSVD_0)</b>
23:16	0h RO	<b>Capability Identification (CapID):</b> Capability Identification (CapID) A unique identification for the current capability. A value of 0 is reserved, and must not be used by any capability. Note: This field is always 0 for the first Capability List register.
15:0	0h RO	<b>Next Capability List Pointer (NxtCapLPtr):</b> Next Capability List Pointer (NxtCapLPtr) Specify the DW-aligned Pointer/Address to the next item in this capabilities list and must be 0 if there is no capability at all or this is the last capability in the list.


## 26.4.2 Family Base Address (FAMBAR)—Offset 8h

### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 300h





Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	<b>Reserved (RSVD_0)</b>
15:0	300h RO	<b>Family Base Address (FAMBAR):</b> This field provides the starting byte-align address of Family0 register sets. It is meant for software to discover from where the very first Family register (i.e. Family0 register) starts to compute the next Families address offsets.


### 26.4.3 Pad Base Address (PADBAR)—Offset Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 400h



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	<b>Reserved (RSVD_0)</b>
15:0	400h RO	<b>Pad Base Address (PADBAR):</b> This field provides the starting byte-align address of Pad0 register sets. It is meant for software to discover from where the very first Pad register (i.e. Pad0 register) starts to compute the next Pad address offsets.

### 26.4.4 Miscellaneous Configuration (MISCCFG)—Offset 10h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 43200h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0 0 0 0	0 0 0 0	0 0 0 0	0 1 0 0	0 0 1 1	0 0 1 0	0 0 0 0	0 0 0 0
	RSVD			GPE0_DW2	GPE0_DW1	GPE0_DW0	RSVD	GPIO_DRIVER_IRQ_ROUTE GSXSLCGEN GPDFCGEN GPDLCGEN

Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RO	Reserved.
19:16	4h RW	<b>GPIO Group to GPE_DW0 assignment encoding (GPE0_DW2):</b> This register assigns a specific GPIO Group to the ACPI GPE0[95:64]. The selected GPIO group will be mapped to lower bits of the GPE register 0h = GPP_A[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 1h = GPP_B[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 2h = GPP_C[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 3h = GPP_D[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 4h = GPP_E[12:0] mapped to GPE[76:64]; GPE[95:77] not used. 5h = GPP_F[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 6h = GPP_G[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 7h = GPP_H[23:0] mapped to GPE[87:64]; GPE[95:88] not used. 8h = GPP_I[10:0] mapped to GPE[74:64]; GPE[95:75] not used. 9h = GPD[11:0] mapped to GPE[75:64]; GPE[95:76] not used.
15:12	3h RW	<b>GPIO Group to GPE_DW0 assignment encoding (GPE0_DW1):</b> This register assigns a specific GPIO Group to the ACPI GPE0[63:32]. The selected GPIO group will be mapped to lower bits of the GPE register 0h = GPP_A[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 1h = GPP_B[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 2h = GPP_C[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 3h = GPP_D[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 4h = GPP_E[12:0] mapped to GPE[44:32]; GPE[63:45] not used. 5h = GPP_F[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 6h = GPP_G[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 7h = GPP_H[23:0] mapped to GPE[55:32]; GPE[63:56] not used. 8h = GPP_I[10:0] mapped to GPE[42:32]; GPE[63:43] not used. 9h = GPD[11:0] mapped to GPE[43:32]; GPE[63:44] not used.
11:8	2h RW	<b>GPIO Group to GPE_DW0 assignment encoding (GPE0_DW0):</b> This register assigns a specific GPIO Group to the ACPI GPE0[31:0]. The selected GPIO group will be mapped to lower bits of the GPE register 0h = GPP_A[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 1h = GPP_B[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 2h = GPP_C[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 3h = GPP_D[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 4h = GPP_E[12:0] mapped to GPE[12:0]; GPE[31:13] not used. 5h = GPP_F[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 6h = GPP_G[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 7h = GPP_H[23:0] mapped to GPE[23:0]; GPE[31:24] not used. 8h = GPP_I[10:0] mapped to GPE[10:0]; GPE[31:11] not used. 9h = GPD[11:0] mapped to GPE[11:0]; GPE[31:12] not used.
7:4	0h RO	Reserved.
3	0h RW	<b>GPIO Driver IRQ Route (GPIO_DRIVER_IRQ_ROUTE):</b> GPIO Driver IRQ_ROUTE[1:0]: Specifies the APIC IRQ globally for all pads within the current community (GPI_IS with corresponding GPI_IE enable). 0 = IRQ14 1 = IRQ15





Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>GSX Static Local Clock Gating (GSXSLCGEN):</b> Specifies whether the GSX controller should be statically clock gated for power saving if it is not enabled (even though the capability is available). 0 = Disable dynamic local clock gating 1 = Enable dynamic local clock gating.
1	0h RW	<b>GPIO Dynamic Partition Clock Gating Enable (GPDPCGEN):</b> Specifies whether the GPIO Community should take part in partition clock gating 0 = Disable participation in dynamic partition clock gating 1 = Enable participation in dynamic partition clock gating.
0	0h RW	<b>GPIO Dynamic Local Clock Gating Enable (GPDLCGEN):</b> Specifies whether the GPIO Community should perform local clock gating. 0 = Disable dynamic local clock gating 1 = Enable dynamic local clock gating.

### 26.4.5 Pad Ownership (PAD\_OWN\_GPP\_I\_0)—Offset 20h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0							
1	8	4	0	6	2										
0	0	0	0	0	0	0	0	0							
0	0	0	0	0	0	0	0	0							
RSVD	PAD_OWN_GPP_I_7	RSVD	PAD_OWN_GPP_I_6	RSVD	PAD_OWN_GPP_I_5	RSVD	PAD_OWN_GPP_I_4	RSVD	PAD_OWN_GPP_I_3	RSVD	PAD_OWN_GPP_I_2	RSVD	PAD_OWN_GPP_I_1	RSVD	PAD_OWN_GPP_I_0

Bit Range	Default and Access	Field Name (ID): Description
31:30	0h RO	Reserved.
29:28	0h RO	<b>Pad Ownership (PAD_OWN_GPP_I_7):</b> Same description as bit 0, except that the bit field applies to GPP_I_7.
27:26	0h RO	Reserved.
25:24	0h RO	<b>Pad Ownership (PAD_OWN_GPP_I_6):</b> Same description as bit 0, except that the bit field applies to GPP_I_6.
23:22	0h RO	Reserved.
21:20	0h RO	<b>Pad Ownership (PAD_OWN_GPP_I_5):</b> Same description as bit 0, except that the bit field applies to GPP_I_5.
19:18	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
17:16	0h RO	<b>Pad Ownership (PAD_OWN_GPP_I_4):</b> Same description as bit 0, except that the bit field applies to GPP_I4.
15:14	0h RO	Reserved.
13:12	0h RO	<b>Pad Ownership (PAD_OWN_GPP_I_3):</b> Same description as bit 0, except that the bit field applies to GPP_I3.
11:10	0h RO	Reserved.
9:8	0h RO	<b>Pad Ownership (PAD_OWN_GPP_I_2):</b> Same description as bit 0, except that the bit field applies to GPP_I2.
7:6	0h RO	Reserved.
5:4	0h RO	<b>Pad Ownership (PAD_OWN_GPP_I_1):</b> Same description as bit 0, except that the bit field applies to GPP_I1.
3:2	0h RO	Reserved.
1:0	0h RO	<b>Pad Ownership (PAD_OWN_GPP_I_0):</b> 00 = Host GPIO ACPI Mode or GPIO Driver Mode. Host software (ACPI or GPIO Driver) has ownership of the pad. In Host GPIO Driver Mode (refer to HOSTSW_OWN), GPIO input event update is limited to GPI_STS update only. Otherwise in Host ACPI Mode, updates are limited to GPI_GPE_STS, GPI_NMI_STS and/or GPI_SMI_STS. 01 = ME GPIO Mode. ME has ownership of the pad. 10 = ISH GPIO Mode. ME has ownership of the pad 11 = Reserved

### 26.4.6 Pad Ownership (PAD\_OWN\_GPP\_I\_1)—Offset 24h

Same description as PAD\_OWN\_GPP\_I\_0, except that this register is for GPP\_I[10:8]

### 26.4.7 Pad Configuration Lock (PADCFGLOCK\_GPP\_I\_0)—Offset 90h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD						PADCFGLOCK_GPP_I_10	PADCFGLOCK_GPP_I_9	PADCFGLOCK_GPP_I_8
						PADCFGLOCK_GPP_I_7	PADCFGLOCK_GPP_I_6	PADCFGLOCK_GPP_I_5
						PADCFGLOCK_GPP_I_4	PADCFGLOCK_GPP_I_3	PADCFGLOCK_GPP_I_2
						PADCFGLOCK_GPP_I_1	PADCFGLOCK_GPP_I_0	



Bit Range	Default and Access	Field Name (ID): Description
31:11	0h RO	Reserved.
10	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_I_10):</b> Applied to GPP_I10. Same description as bit 0.
9	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_I_9):</b> Applied to GPP_I9. Same description as bit 0.
8	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_I_8):</b> Applied to GPP_I8. Same description as bit 0.
7	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_I_7):</b> Applied to GPP_I7. Same description as bit 0.
6	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_I_6):</b> Applied to GPP_I6. Same description as bit 0.
5	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_I_5):</b> Applied to GPP_I5. Same description as bit 0.
4	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_I_4):</b> Applied to GPP_I4. Same description as bit 0.
3	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_I_3):</b> Applied to GPP_I3. Same description as bit 0.
2	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_I_2):</b> Applied to GPP_I2. Same description as bit 0.
1	0h RW	<b>Pad Config Lock (PADCFGLOCK_GPP_I_1):</b> Applied to GPP_I1. Same description as bit 0.
0	0h RW	<p><b>Pad Config Lock (PADCFGLOCK_GPP_I_0):</b> Pad Configuration Lock locks specific register fields in the GPP specific registers from being configured. The registers affected become Read-Only and software writes to these registers have no effect.</p> <p>0 = Unlock 1 = Lock the following register fields as read-only (RO):</p> <ul style="list-style-type: none"> <li>- Pad Configuration registers (exclude GPIOTXState)</li> <li>- GPI_NMI_EN Register (if implemented)</li> <li>- GPI_SMI_EN Register (if implemented)</li> <li>- GPI_GPE_EN Register (if implemented)</li> </ul> <p>When PadCfgLock is written from a '1' to a '0' (unlock), a synchronous SMI# is generated if enabled. This ensures that only SMM code can change the above GPIO registers after the lockdown.</p>

## 26.4.8 Pad Configuration Lock (PADCFGLOCKTX\_GPP\_I\_0)—Offset 94h

### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
RSVD						PADCFGLOCKTX_GPP_I_10	PADCFGLOCKTX_GPP_I_9	PADCFGLOCKTX_GPP_I_8
						PADCFGLOCKTX_GPP_I_7	PADCFGLOCKTX_GPP_I_6	PADCFGLOCKTX_GPP_I_5
						PADCFGLOCKTX_GPP_I_4	PADCFGLOCKTX_GPP_I_3	PADCFGLOCKTX_GPP_I_2
						PADCFGLOCKTX_GPP_I_1	PADCFGLOCKTX_GPP_I_0	

Bit Range	Default and Access	Field Name (ID): Description
31:11	0h RO	Reserved.
10	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_I_10):</b> Applied to GPP_I10. Same description as bit 0.
9	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_I_9):</b> Applied to GPP_I9. Same description as bit 0.
8	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_I_8):</b> Applied to GPP_I8. Same description as bit 0.
7	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_I_7):</b> Applied to GPP_I7. Same description as bit 0.
6	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_I_6):</b> Applied to GPP_I6. Same description as bit 0.
5	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_I_5):</b> Applied to GPP_I5. Same description as bit 0.
4	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_I_4):</b> Applied to GPP_I4. Same description as bit 0.
3	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_I_3):</b> Applied to GPP_I3. Same description as bit 0.
2	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_I_2):</b> Applied to GPP_I2. Same description as bit 0.
1	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_I_1):</b> Applied to GPP_I1. Same description as bit 0.
0	0h RW	<b>Pad Config Lock TXState (PADCFGLOCKTX_GPP_I_0):</b> PadCfgLockTx locks the GPIOTxState bit from being configured. The GPIOTxState register becomes Read-Only and software writes to the register have no effect. 0 = Unlock 1 = Locks the Pad Configuration GPIOTXState field as read-only (RO) When PadCfgLockTx is written from a '1' to a '0' (unlock), a synchronous SMI# is generated if enabled. This ensures that only SMM code can change the above GPIO registers after the lockdown.

## 26.4.9 Host Software Pad Ownership (HOSTSW\_OWN\_GPP\_I\_0)—Offset D0h

### Access Method



Type: MSG Register  
(Size: 32 bits)

Device:  
Function:

Default: 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD						HOSTSW_OWN_GPP_I_10	HOSTSW_OWN_GPP_I_9	HOSTSW_OWN_GPP_I_8
						HOSTSW_OWN_GPP_I_7	HOSTSW_OWN_GPP_I_6	HOSTSW_OWN_GPP_I_5
						HOSTSW_OWN_GPP_I_4	HOSTSW_OWN_GPP_I_3	HOSTSW_OWN_GPP_I_2
						HOSTSW_OWN_GPP_I_1	HOSTSW_OWN_GPP_I_0	

Bit Range	Default and Access	Field Name (ID): Description
31:11	0h RO	Reserved.
10	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_I_10):</b> Applied to GPP_I10. Same description as bit 0.
9	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_I_9):</b> Applied to GPP_I9. Same description as bit 0.
8	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_I_8):</b> Applied to GPP_I8. Same description as bit 0.
7	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_I_7):</b> Applied to GPP_I7. Same description as bit 0.
6	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_I_6):</b> Applied to GPP_I6. Same description as bit 0.
5	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_I_5):</b> Applied to GPP_I5. Same description as bit 0.
4	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_I_4):</b> Applied to GPP_I4. Same description as bit 0.
3	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_I_3):</b> Applied to GPP_I3. Same description as bit 0.
2	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_I_2):</b> Applied to GPP_I2. Same description as bit 0.
1	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_I_1):</b> Applied to GPP_I1. Same description as bit 0.
0	0h RW	<b>HostSW_Own (HOSTSW_OWN_GPP_I_0):</b> This register determines the appropriate host status bit update when a pad is under host ownership. 0 = ACPI Mode. GPIO input event updates are limited to GPI_GPE_STS, GPI_NMI_STS and/or GPI_SMI_STS. GPI_STS update is masked. 1 = GPIO Driver Mode. GPIO input event updates are limited to GPI_STS. GPI_GPE_STS, GPI_NMI_STS and/or GPI_SMI_STS updates are masked.

### 26.4.10 GPI Interrupt Status (GPI\_IS\_GPP\_I\_0)—Offset 100h


#### Access Method



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:11	0h RO	Reserved.
10	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_I_10):</b> Applied to GPP_I10. Same description as bit 0.
9	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_I_9):</b> Applied to GPP_I9. Same description as bit 0.
8	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_I_8):</b> Applied to GPP_I8. Same description as bit 0.
7	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_I_7):</b> Applied to GPP_I7. Same description as bit 0.
6	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_I_6):</b> Applied to GPP_I6. Same description as bit 0.
5	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_I_5):</b> Applied to GPP_I5. Same description as bit 0.
4	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_I_4):</b> Applied to GPP_I4. Same description as bit 0.
3	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_I_3):</b> Applied to GPP_I3. Same description as bit 0.
2	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_I_2):</b> Applied to GPP_I2. Same description as bit 0.
1	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_I_1):</b> Applied to GPP_I1. Same description as bit 0.
0	0h RW1C	<b>GPI Interrupt Status (GPI_INT_STS_GPP_I_0):</b> This register determines the appropriate host status bit update when a pad is under host ownership. 0 = ACPI Mode. GPIO input event updates are limited to GPI_GPE_STS, GPI_NMI_STS and/or GPI_SMI_STS. GPI_STS update is masked. 1 = GPIO Driver Mode. GPIO input event updates are limited to GPI_STS. GPI_GPE_STS, GPI_NMI_STS and/or GPI_SMI_STS updates are masked.

### 26.4.11 GPI Interrupt Enable (GPI\_IE\_GPP\_I\_0)—Offset 120h

#### Access Method



Type: MSG Register  
(Size: 32 bits)

Device:  
Function:

Default: 0h

3	2	2	2	1	1	8	4	0								
1	8	4	0	6	2											
0	0	0	0	0	0	0	0	0								
0	0	0	0	0	0	0	0	0								
RSVD						GPI_INT_EN_GPP_I_10	GPI_INT_EN_GPP_I_9	GPI_INT_EN_GPP_I_8	GPI_INT_EN_GPP_I_7	GPI_INT_EN_GPP_I_6	GPI_INT_EN_GPP_I_5	GPI_INT_EN_GPP_I_4	GPI_INT_EN_GPP_I_3	GPI_INT_EN_GPP_I_2	GPI_INT_EN_GPP_I_1	GPI_INT_EN_GPP_I_0

Bit Range	Default and Access	Field Name (ID): Description
31:11	0h RO	Reserved.
10	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_I_10):</b> Applied to GPP_I10. Same description as bit 0.
9	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_I_9):</b> Applied to GPP_I9. Same description as bit 0.
8	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_I_8):</b> Applied to GPP_I8. Same description as bit 0.
7	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_I_7):</b> Applied to GPP_I7. Same description as bit 0.
6	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_I_6):</b> Applied to GPP_I6. Same description as bit 0.
5	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_I_5):</b> Applied to GPP_I5. Same description as bit 0.
4	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_I_4):</b> Applied to GPP_I4. Same description as bit 0.
3	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_I_3):</b> Applied to GPP_I3. Same description as bit 0.
2	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_I_2):</b> Applied to GPP_I2. Same description as bit 0.
1	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_I_1):</b> Applied to GPP_I1. Same description as bit 0.
0	0h RW	<b>GPI Interrupt Enable (GPI_INT_EN_GPP_I_0):</b> This bit is used to enable/disable the generation of APIC interrupt when the corresponding GPI_INT_STS bit is set. 0 = disable interrupt generation 1 = enable interrupt generation Refer to GPI_IRQ_ROUTE for host GPIO Driver Mode interrupt routing.

## 26.4.12 GPI General Purpose Events Status (GPI\_GPE\_STS\_GPP\_I\_0)—Offset 140h

### Access Method



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0								
0	0	0	0	0	0	0	0	0								
RSVD						GPI_GPE_STS_GPP_I_10	GPI_GPE_STS_GPP_I_9	GPI_GPE_STS_GPP_I_8	GPI_GPE_STS_GPP_I_7	GPI_GPE_STS_GPP_I_6	GPI_GPE_STS_GPP_I_5	GPI_GPE_STS_GPP_I_4	GPI_GPE_STS_GPP_I_3	GPI_GPE_STS_GPP_I_2	GPI_GPE_STS_GPP_I_1	GPI_GPE_STS_GPP_I_0

Bit Range	Default and Access	Field Name (ID): Description
31:11	0h RO	Reserved.
10	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_I_10):</b> Applied to GPP_I10. Same description as bit 0.
9	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_I_9):</b> Applied to GPP_I9. Same description as bit 0.
8	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_I_8):</b> Applied to GPP_I8. Same description as bit 0.
7	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_I_7):</b> Applied to GPP_I7. Same description as bit 0.
6	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_I_6):</b> Applied to GPP_I6. Same description as bit 0.
5	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_I_5):</b> Applied to GPP_I5. Same description as bit 0.
4	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_I_4):</b> Applied to GPP_I4. Same description as bit 0.
3	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_I_3):</b> Applied to GPP_I3. Same description as bit 0.
2	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_I_2):</b> Applied to GPP_I2. Same description as bit 0.
1	0h RW1C	<b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_I_1):</b> Applied to GPP_I1. Same description as bit 0.
0	0h RW1C	<p><b>GPI General Purpose Events Status (GPI_GPE_STS_GPP_I_0):</b> These bits are set any time the corresponding GPIO pad is set up as an input, under host ownership and the corresponding GPIO signal is high(or low if the corresponding RXINV bit is set).</p> <p>If the corresponding enable bit is set in the GPI_GPE_EN register, then when the GPI_GPE_STS bit is set:</p> <ul style="list-style-type: none"> <li>- If the system is in an S3-S5 state, the event will also wake the system.</li> <li>- If the system is in an S0 state (or upon waking back to an S0 state), an SCI will be caused, depending on the GPIRouteSCI bit for the corresponding pad. These bits are sticky bits and are cleared by writing a 1 back to this bit position.</li> </ul> <p>The state of GPI_GPE_EN does not prevent the setting of GPI_GPE_STS.</p>






### 26.4.13 GPI General Purpose Events Enable (GPI\_GPE\_EN\_GPP\_I\_0)—Offset 160h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:11	0h RO	Reserved.
10	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_I_10):</b> Applied to GPP_I10. Same description as bit 0.
9	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_I_9):</b> Applied to GPP_I9. Same description as bit 0.
8	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_I_8):</b> Applied to GPP_I8. Same description as bit 0.
7	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_I_7):</b> Applied to GPP_I7. Same description as bit 0.
6	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_I_6):</b> Applied to GPP_I6. Same description as bit 0.
5	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_I_5):</b> Applied to GPP_I5. Same description as bit 0.
4	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_I_4):</b> Applied to GPP_I4. Same description as bit 0.
3	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_I_3):</b> Applied to GPP_I3. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_I_2):</b> Applied to GPP_I2. Same description as bit 0.
1	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_I_1):</b> Applied to GPP_I1. Same description as bit 0.
0	0h RW	<b>GPI General Purpose Events Enable (GPI_GPE_EN_GPP_I_0):</b> This bit is used to enable/disable the generation of GPE to cause SCI and/or wake when the corresponding GPI_GPE_STS bit is set. 0 = disable GPE generation 1 = enable GPE generation Note: The pad must also be routed for GPE functionality in order for GPE to be generated, i.e. the corresponding GPIRouteSCI must be set to '1'.

### 26.4.14 SMI Status (GPI\_SMI\_STS\_GPP\_I\_0)—Offset 180h

Register bits in this register are implemented for GPP\_I signals that have SMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0		
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0		
RSVD							GPI_SMI_STS_GPP_I_3	GPI_SMI_STS_GPP_I_2	GPI_SMI_STS_GPP_I_1	GPI_SMI_STS_GPP_I_0

Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_I_3):</b> Applied to GPP_I3. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_I_2)</b> : Applied to GPP_I2. Same description as bit 0.
1	0h RW1C	<b>GPI SMI Status (GPI_SMI_STS_GPP_I_1)</b> : Applied to GPP_I1. Same description as bit 0.
0	0h RW1C	<p><b>GPI SMI Status (GPI_SMI_STS_GPP_I_0)</b>: This bit is set to 1 by hardware when a level event (See RxEdCfg,RxInv) is detected, and all the following conditions are true:</p> <ul style="list-style-type: none"> <li>- The corresponding pad is used in GPIO input mode</li> <li>- The corresponding PAD_OWN[2:0] is '000' (i.e. ACPI GPIO Mode).</li> </ul> <p>If the following conditions are true, then an SMI will be generated if the GPI_SMI_STS bit is set:</p> <ol style="list-style-type: none"> <li>1. The corresponding bit in the GPI_SMI_EN register is set</li> <li>2. The corresponding pad's GPIROUTSMI is set</li> </ol> <p>Writing a value of 1 will clear the bit while writing a value of 0 has no effect.            0 = There is no SMI event 1 = There is an SMI event The state of GPI_SMI_EN does not prevent the setting of GPI_SMI_STS.            Defaults for these bits are dependent on the state of the GPI pads.</p>

### 26.4.15 SMI Enable (GPI\_SMI\_EN\_GPP\_I\_0)—Offset 1A0h

Register bits in this register are implemented for GPP\_I signals that have SMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0		
1	8	4	0	6	2					
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0		
RSVD							GPI_SMI_EN_GPP_I_3	GPI_SMI_EN_GPP_I_2	GPI_SMI_EN_GPP_I_1	GPI_SMI_EN_GPP_I_0

Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_I_3)</b> : Applied to GPP_I3. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_I_2)</b> : Applied to GPP_I2. Same description as bit 0.
1	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_I_1)</b> : Applied to GPP_I1. Same description as bit 0.
0	0h RW	<b>GPI SMI Enable (GPI_SMI_EN_GPP_I_0)</b> : This bit is used to enable/disable the generation of SMI when the corresponding GPI_SMI_STS bit is set. The pad must also be routed for SMI functionality in order for SMI to be generated, i.e. the corresponding GPIROUTSMI must be set to '1'. 0 = disable SMI generation 1 = enable SMI generation Note: Each of the bit is lock-able dependent on the associated Pad Configuration register PadCfgLock setting. E.g. if the PadCfgLock of pad0 is '1', bit0 of this bit is locked down to read-only.

### 26.4.16 NMI Status (GPI\_NMI\_STS\_GPP\_I\_0)—Offset 1C0h


Register bits in this register are implemented for GPP\_I signals that have NMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_I_3)</b> : Applied to GPP_I3. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_I_2):</b> Applied to GPP_I2. Same description as bit 0.
1	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_I_1):</b> Applied to GPP_I1. Same description as bit 0.
0	0h RW1C	<b>GPI NMI Status (GPI_NMI_STS_GPP_I_0):</b> This bit is set to 1 by hardware when an edge event is detected (See RxEdCfg, RxInv) on pad and all the following conditions are true: <ul style="list-style-type: none"> <li>- The corresponding pad is used in GPIO input mode (PMode)</li> <li>- The corresponding GPIONMIOut is set to 1, i.e. programmed to route as NMI</li> <li>- The corresponding GPIOOwn[2:0] is '000' (i.e. ACPI GPIO Mode).</li> <li>- The corresponding GPI_NMI_EN is set</li> </ul> Writing a value of 1 will clear the bit while writing a value of 0 has no effect. 0 = There is no NMI event 1 = There is an NMI event

### 26.4.17 NMI Enable (GPI\_NMI\_EN\_GPP\_I\_0)—Offset 1E0h


Register bits in this register are implemented for GPP\_I signals that have NMI capability only. Other bits are reserved and RO.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_I_3):</b> Applied to GPP_I3. Same description as bit 0.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_I_2):</b> Applied to GPP_I2. Same description as bit 0.
1	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_I_1):</b> Applied to GPP_I1. Same description as bit 0.
0	0h RW	<b>GPI NMI Enable (GPI_NMI_EN_GPP_I_0):</b> This bit is used to enable/disable the generation of NMI when the corresponding GPI_NMI_STS bit is set and its GPIROUTNMI is set. 0 = disable NMI generation 1 = enable NMI generation Each bit is lock-able dependent on the associated Pad Configuration register PadCfgLock setting. E.g. if the PadCfgLock of pad0 is '1', bit0 of this bit is locked down to read-only.

### 26.4.18 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_I\_0)— Offset 400h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 4000xx00h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 1 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 x	x x x 1 1	0 0 0 0	0 0 0 0
PADRSTCFG	RSVD	RXINV RSVD	GPIROUTIOXAPIC GPIROUTSCI GPIROUTSMI GPIROUTNMI	RSVD	PMODE2 PMODE1 PMODE0	GPIORXDIS GPIOTXDIS	RSVD	GPIORXSTATE GPIOTXSTATE



Bit Range	Default and Access	Field Name (ID): Description
31:30	1h RW	<b>Pad Reset Config (PADRSTCFG):</b> This register controls which reset is used to reset GPIO pad register fields in PAD_CFG_DW0 and PAD_CFG_DW1 registers. This register can be used for Sx isolation of the associated signal if needed. 00 = RSMRST# 01 = This reset occurs when any of the following occur: Host reset (with or without power cycle) is initiated, Global reset is initiated, or Deep Sx entry. This reset does NOT occur as part of S3/S4/S5 entry. 10 = PLTRST# 11 = Reserved
29:24	0h RO	Reserved.
23	0h RW	<b>RX Invert (RXINV):</b> This bit determines if the selected pad state should go through the polarity inversion stage. This field is only applicable when the RX buffer is configured as an input in either GPIO Mode or native function mode. The polarity inversion takes place at the mux node of raw vs filtered or non-filtered RX pad state, as determined by PreGrXsel and RXPdStSel This bit does not affect GPIORXState. During host ownership GPIO Mode, when this bit is set to '1', then the RX pad state is inverted as it is sent to the GPIO-to-IOxAPIC, GPE/SCI, SMI, NMI logic or GPI_IS[n] that is using it. This is used to allow active-low and active-high inputs to cause IRQ, SMI#, SCI or NMI. 0 = No inversion 1 = Inversion
22:21	0h RO	Reserved.
20	0h RW	<b>GPIO Input Route IOxAPIC (GPIROUTIOXAPIC):</b> Determines if the pad can be routed to cause peripheral IRQ when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause peripheral IRQ 1 = Routing can cause peripheral IRQ Note: This bit does not affect any interrupt status bit within GPIO, but is used as the last qualifier for the peripheral IRQ indication to the intended recipient(s).
19	0h RW	<b>GPIO Input Route SCI (GPIROUTSCI):</b> Determines if the pad can be routed to cause SCI when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause SCI. 1 = Routing can cause SCI Note: This bit does not affect any interrupt status bit within GPIO, but is used as the last qualifier for the GPE indication to the intended recipient(s).
18	0h RW	<b>GPIO Input Route SMI (GPIROUTSMI):</b> Determines if the pad can be routed to cause SMI when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause SMI. 1 = Routing can cause SMI. Note: This bit does not affect any interrupt status bit within GPIO, but is used as the last qualifier for the SMI indication to the intended recipient(s). This bit only applies to a GPIO that has SMI capability. Otherwise, the bit is RO.
17	0h RW	<b>GPIO Input Route NMI (GPIROUTNMI):</b> Determines if the pad can be routed to cause NMI when configured in GPIO input mode. If the pad is not configured in GPIO input mode, this field has no effect. 0 = Routing does not cause NMI. 1 = Routing can cause NMI. Note: This bit also affects GPI_NMI_STS. If '0', GPI_NMI_STS is always clear. If '1', GPI_NMI_STS could be set (depending on GPIOOwn setting) when there is an event. Whether a NMI indication is generated and sent to the intended recipient(s) is also depending on the corresponding GPI_NMI_EN bit. This bit only applies to a GPIO that has NMI capability. Otherwise, the bit is RO.
16:13	0h RO	Reserved.
12	-- RW	<b>Pad Mode bit 2 (PMODE2):</b> See Pad Mode bit 0 description.
11	-- RW	<b>Pad Mode bit 1 (PMODE1):</b> See Pad Mode bit 0 description.



Bit Range	Default and Access	Field Name (ID): Description
10	-- RW	<b>Pad Mode bit 0 (PMODE0):</b> This bit is used in conjunction with Pad Mode bit 1 and 2 . This three-bit field determines whether the Pad is controlled by GPIO controller logic or one of the native functions muxed onto the Pad. 0h = GPIO control the Pad. 1h = native function 1, if applicable, controls the Pad 2h = native function 2, if applicable, controls the Pad 3h = native function 3, if applicable, controls the Pad 4h = enable GPIO blink/PWM capability if applicable (note that not all GPIOs have blink/PWM capability) Dedicated (unmuxed) GPIO shall report RO of all 0's in this register field If GPIO vs. native mode is configured via soft strap, this bit has no effect.  Default value is determined by the default functionality of the pad.
9	1h RW	<b>GPIO RX Disable (GPIORXDIS):</b> 0 = Enable the input buffer (active low enable) of the pad. 1 = Disable the input buffer of the pad. Notes: When the input buffer is disabled, the internal pad state is always driven to '0'.
8	1h RW	<b>GPIO TX Disable (GPIOTXDIS):</b> 0 = Enable the output buffer (active low enable) of the pad. 1 = Disable the output buffer of the pad; i.e. Hi-Z
7:2	0h RO	Reserved.
1	0h RO	<b>GPIO RX State (GPIORXSTATE):</b> This is the current internal RX pad state after Glitch Filter logic stage and is not affected by PMode and RXINV settings.
0	0h RW	<b>GPIO TX State (GPIOTXSTATE):</b> 0 = Drive a level '0' to the TX output pad. 1 = Drive a level '1' to the TX output pad

### 26.4.19 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_I\_0)— Offset 404h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 6Dh

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 1 1 0	1 1 0 1
RSVD					TERM	RSVD	INTSEL	





Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RO	Reserved.
13:10	0h RW	<p><b>Termination (TERM):</b> The Pad Termination state defines the different weak pull-up and pull-down settings that are supported by the buffer. The settings for [13:10] correspond to:            0000: none            0010: 5k PD            0100: 20k PD            1010: 5k PU            1100: 20k PU            1111: Native controller selected by Pad Mode controls the Termination. This setting needs to be set only for GPP_A1 / LAD0, GPP_A2 / LAD1, GPP_A3 / LAD2, GPP_A4 / LAD3, GPP_D5 / I2S0_SFRM, GPP_D6 / I2S0_TXD, GPP_D7 / I2S0_RXD, GPP_D8 / I2S0_CLK, GPD1 / ACPRESENT, and GPD2 / LAN_WAKE#, when the signals are used as native function. Otherwise, the setting is reserved.</p> <p>NOTES:            1. All other bit encodings are reserved. 2. If a reserved value is programmed, pad may malfunction.            3. The setting of this field is applicable in all Pad Mode including GPIO. As each Pad Mode may require different termination and isolation, care must be taken in SW in the transition with appropriate register programming. The actual transition sequence requirement may vary on case by case basis depending on the native functions involved. For example, before changing the pad from output to input direction, PU/PD settings should be programmed first to ensure the input does not float momentarily.</p>
9:8	0h RO	Reserved.
7:0	6Dh RO	<p><b>Interrupt Select (INTSEL):</b> The Interrupt Select indicates which interrupt line driven from the GPIO Controller toggles when an interrupt is detected on this pad.            0 = Interrupt Line 0            1 = Interrupt Line 1            ...            Up to the max IOxAPIC IRQ supported</p>

**26.4.20 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_I\_1) – Offset 408h**

Same description as PAD\_CFG\_DW0\_GPP\_I\_0.

**26.4.21 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_I\_1) – Offset 40Ch**

Same description as PAD\_CFG\_DW1\_GPP\_I\_0. Exception: The default value of the INTSEL bit field in this register is : 6Eh

**26.4.22 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_I\_2) – Offset 410h**

Same description as PAD\_CFG\_DW0\_GPP\_I\_0.

**26.4.23 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_I\_2) – Offset 414h**

Same description as PAD\_CFG\_DW1\_GPP\_I\_0. Exception: The default value of the INTSEL bit field in this register is : 6Fh

**26.4.24 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_I\_3)—  
Offset 418h**

Same description as PAD\_CFG\_DW0\_GPP\_I\_0.

**26.4.25 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_I\_3)—  
Offset 41Ch**

Same description as PAD\_CFG\_DW1\_GPP\_I\_0. Exception: The default value of the INTSEL bit field in this register is : 70h

**26.4.26 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_I\_4)—  
Offset 420h**

Same description as PAD\_CFG\_DW0\_GPP\_I\_0.

**26.4.27 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_I\_4)—  
Offset 424h**

Same description as PAD\_CFG\_DW1\_GPP\_I\_0. Exception: The default value of the INTSEL bit field in this register is : 71h

**26.4.28 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_I\_5)—  
Offset 428h**

Same description as PAD\_CFG\_DW0\_GPP\_I\_0.

**26.4.29 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_I\_5)—  
Offset 42Ch**

Same description as PAD\_CFG\_DW1\_GPP\_I\_0. Exception: The default value of the INTSEL bit field in this register is : 72h

**26.4.30 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_I\_6)—  
Offset 430h**

Same description as PAD\_CFG\_DW0\_GPP\_I\_0.

**26.4.31 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_I\_6)—  
Offset 434h**

Same description as PAD\_CFG\_DW1\_GPP\_I\_0. Exception: The default value of the INTSEL bit field in this register is : 73h

**26.4.32 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_I\_7)—  
Offset 438h**

Same description as PAD\_CFG\_DW0\_GPP\_I\_0.



**26.4.33 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_I\_7)—  
Offset 43Ch**

Same description as PAD\_CFG\_DW1\_GPP\_I\_0. Exception: The default value of the INTSEL bit field in this register is : 74h

**26.4.34 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_I\_8)—  
Offset 440h**

Same description as PAD\_CFG\_DW0\_GPP\_I\_0.

**26.4.35 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_I\_8)—  
Offset 444h**

Same description as PAD\_CFG\_DW1\_GPP\_I\_0. Exception: The default value of the INTSEL bit field in this register is : 75h

**26.4.36 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_I\_9)—  
Offset 448h**

Same description as PAD\_CFG\_DW0\_GPP\_I\_0.

**26.4.37 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_I\_9)—  
Offset 44Ch**

Same description as PAD\_CFG\_DW1\_GPP\_I\_0. Exception: The default value of the INTSEL bit field in this register is : 76h


**26.4.38 Pad Configuration DW0 (PAD\_CFG\_DW0\_GPP\_I\_10)—  
Offset 450h**

Same description as PAD\_CFG\_DW0\_GPP\_I\_0.

**26.4.39 Pad Configuration DW1 (PAD\_CFG\_DW1\_GPP\_I\_10)—  
Offset 454h**

Same description as PAD\_CFG\_DW1\_GPP\_I\_0. Exception: The default value of the INTSEL bit field in this register is : 77h

§ §



# 27 High Precision Event Timer (HPET)

## 27.1 HPET Memory Mapped Registers Summary

The timer registers are memory mapped directly (rather than indexed) to allow the CPU to access each register without having to use an index register. This ensures accesses are safe for multi-threaded environments. The timer register space is 1024 bytes. The registers are generally aligned on 64-bit boundaries to simplify implementation with IA64 processors. In the PCH, there are 4 possible memory address ranges beginning at 1) FED0\_0000h, 2) FED0\_1000h, 3) FED0\_2000h, 4) FED0\_3000h. The choice of address range should be selected by assigning the High Performance Event Timer Configuration (HPTC) register fields in the configuration space of the Primary to Sideband Bridge. All registers are implemented in the Primary power well, and all bits are reset by PLTRST#. Reads to reserved registers or bits will return a value of 0.

Behavioral Rules:

1. Software can read or write the various bytes in these registers using 32-bit or 64-bit accesses. Software must not attempt to read or write across register boundaries. For example, a 32-bit access should be to offset x0h, x4h, x8h, or xCh. 32-bit accesses should not be to 01h, 02h, 03h, 05h, 06h, 07h, 09h, 0Ah, 0Bh, 0Dh, 0Eh, or 0Fh. Any accesses to these offsets will result in an unexpected behavior, and may result in a master abort. However, these accesses should not result in system hangs. 64-bit accesses can only be to x0h and must not cross 64-bit boundaries.
2. Software should not write to read-only registers.
3. Software should not expect any particular or consistent value when reading reserved registers or bits.

**Table 27-1. Summary of HPET Memory Mapped Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	7h	General Capabilities and ID Register (GEN_CAP_ID)—Offset 0h	27BC86B8086A701h
10h	17h	General Config Register (GEN_CFG)—Offset 10h	0h
20h	27h	General Interrupt Status Register (GEN_INT_STS)—Offset 20h	0h
F0h	F7h	Main Counter Value (MAIN_CNTR)—Offset F0h	0h
100h	107h	Timer n Config and Capabilities (TMRn_CNF_CAP)—Offset 100h	F000000008030h
108h	10Fh	Timer n Comparator Value (TMRn_CMP_VAL)—Offset 108h	FFFFFFFFFFFFFFFh

### 27.1.1 General Capabilities and ID Register (GEN\_CAP\_ID)—Offset 0h


**Access Method**

**Type:** MEM Register  
(Size: 64 bits)

**Device:**  
**Function:**



Default: 27BC86B8086A701h



Bit Range	Default and Access	Field Name (ID): Description
63:32	27BC86Bh RO	<b>Main Counter Tick Period (COUNTER_CLK_PER_CAP):</b> This read-only field indicates the period at which the counter increments in femtoseconds (10 <sup>-15</sup> seconds). The PCH HPET timers use a 24 MHz clock, which has a period of 41,666,667 femtoseconds. Therefore this register will always return 027BC86Bh when read.
31:16	8086h RO	<b>Vendor ID (VENDOR_ID_CAP):</b> These bits will return 8086h when read to reflect Intel as the vendor.
15	1h RO	<b>Legacy Rout Capable (LEG_RT_CAP):</b> This bit will always be 1 when read, indicating support for the Legacy Interrupt Rout.
14	0h RO	Reserved.
13	1h RO	<b>Counter Size (COUNT_SIZE_CAP):</b> This bit will return 1 when read to indicate support for 64-bit counters allowing 64 or 32-bit mode operation.
12:8	7h RO	<b>Number of Timers (NUM_TIM_CAP):</b> This value in this field will be 07h to indicate support for 8 timers in the timer block.
7:0	1h RO	<b>Revision ID (REV_ID):</b> This field indicates which revision of the function is implemented. Default value will be 01h.


### 27.1.2 General Config Register (GEN\_CFG)—Offset 10h

**Access Method**

**Type:** MEM Register  
(Size: 64 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
63:2	0h RO	Reserved.
1	0h RW	<p><b>Legacy Rout (LEG_RT_CNF):</b> If the ENABLE_CNF bit and the LEG_RT_CNF bit are both set, the interrupts will be routed as follows:</p> <ul style="list-style-type: none"> <li>• Timer 0 is routed to IRQ0 in 8259 or IRQ2 in the I/O APIC</li> <li>• Timer 1 is routed to IRQ8 in 8259 or IRQ8 in the I/O APIC</li> <li>• Timer 2-n is routed as per the routing in the timer n Configuration registers.</li> <li>• If the Legacy Replacement Rout bit is set, the individual routing bits for Timers 0 and 1 (APIC) will have no impact.</li> <li>• If the Legacy Replacement Rout bit is not set, the individual routing bits for each of the timers are used.</li> <li>• This bit will default to 0. BIOS can set it to 1 to enable the legacy replacement routing, or 0 to disable the legacy replacement routing.</li> </ul>
0	0h RW	<p><b>Overall Enable (ENABLE_CNF):</b> This bit must be set to enable any of the timers to generate interrupts. If this bit is 0, then the main counter will halt (will not increment) and no interrupts will be caused by any of these timers. For level-triggered interrupts, if an interrupt is pending when the ENABLE_CNF bit is changed from 1 to 0, the interrupt status indications (in the various Txx_INT_STS bits) will not be cleared. Software must write to the Txx_INT_STS bits to clear the interrupts.</p> <p>NOTE: This bit will default to 0. BIOS can set it to 1 or 0.</p>


### 27.1.3 General Interrupt Status Register (GEN\_INT\_STS)—Offset 20h

**Access Method**

**Type:** MEM Register  
(Size: 64 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
63:8	0h RO	Reserved.
7	0h RW/C	<b>Timer 7 Interrupt Active (T07_INT_STS):</b> Same functionality as Timer 0.
6	0h RW/C	<b>Timer 6 Interrupt Active (T06_INT_STS):</b> Same functionality as Timer 0.
5	0h RW/C	<b>Timer 5 Interrupt Active (T05_INT_STS):</b> Same functionality as Timer 0.
4	0h RW/C	<b>Timer 4 Interrupt Active (T04_INT_STS):</b> Same functionality as Timer 0.
3	0h RW/C	<b>Timer 3 Interrupt Active (T03_INT_STS):</b> Same functionality as Timer 0.
2	0h RW/C	<b>Timer 2 Interrupt Active (T02_INT_STS):</b> Same functionality as Timer 0.
1	0h RW/C	<b>Timer 1 Interrupt Active (T01_INT_STS):</b> Same functionality as Timer 0.
0	0h RW/C	<p><b>Timer 0 Interrupt Active (T00_INT_STS):</b> The functionality of this bit depends on whether the edge or level-triggered mode is used for this timer. (default = 0)</p> <p>If set to level-triggered mode: This bit will be set by hardware if the corresponding timer interrupt is active. Once the bit is set, it can be cleared by software writing a 1 to the same bit position. Writes of 0 to this bit will have no effect.</p> <p>If set to edge-triggered mode: This bit should be ignored by software. Software should always write 0 to this bit.</p> <p>NOTE: Defaults to 0. In edge triggered mode, this bit will always read as 0 and writes will have no effect.</p>

### 27.1.4 Main Counter Value (MAIN\_CNTR)—Offset F0h

Software can read the various bytes in this register using 32-bit or 64-bit accesses. 32-bit accesses may only be done to offset 0F0h or 0F4h. 64-bit accesses may only be done to 0F0h. Writes to this register should only be done while the counter is halted. Reads to this register return the current value of the main counter. If 32-bit software attempts to read a 64-bit counter, it should first halt the counter. Since this will delay the interrupts for all of the timers, this should be done only if the consequences are understood. It is strongly recommended that 32-bit software only operate the timer in




32-bit mode. Reads to this register are monotonic. No two consecutive reads will return the same value. The second of two reads will always return a larger value (unless the timer has rolled over to 0)

**Access Method**

**Type:** MEM Register  
(Size: 64 bits)

**Device:**  
**Function:**

**Default:** 0h




Bit Range	Default and Access	Field Name (ID): Description
63:0	0h RW/V	<p><b>Counter Value (COUNTER_VAL):</b> Reads return the current value of the counter. Writes load the new value to the counter.</p> <p>NOTES:</p> <ol style="list-style-type: none"> <li>Writes to this register should only be done while the counter is halted.</li> <li>Reads to this register return the current value of the main counter.</li> <li>32-bit counters will always return 0 for the upper 32-bits of this register.</li> <li>If 32-bit software attempts to read a 64-bit counter, it should first halt the counter. Since this will delay the interrupts for all of the timers, this should be done only if the consequences are understood. It is strongly recommended that 32-bit software only operate the timer in 32-bit mode.</li> <li>Reads to this register are monotonic. No two consecutive reads will return the same value. The second of two reads will always return a larger value (unless the timer has rolled over to 0)</li> </ol>

**27.1.5 Timer n Config and Capabilities (TMRn\_CNF\_CAP)—Offset 100h**

Timer 0: 100–107h,  
 Timer 1: 120–127h,  
 Timer 2: 140–147h,  
 Timer 3: 160–167h,  
 Timer 4: 180–187h,  
 Timer 5: 1A0–1A7h,  
 Timer 6: 1C0–1C7h,  
 Timer 7: 1E0–1E7h,  
 The letter n can be 0, 1, 2, 3, 4, 5, 6, or 7 referring to Timer 0, 1, 2, 3, 4, 5, 6, or 7.






**Access Method**

**Type:** MEM Register  
(Size: 64 bits)

**Device:**  
**Function:**

**Default:** F0000000008030h





Bit Range	Default and Access	Field Name (ID): Description
63:32	F00000h RO	<p><b>Timer n Interrupt Rout (TIMERn_INT_ROUT_CAP):</b> This 32-bit read-only field indicates to which interrupts in the 8259 or I/O (x) APIC this timers interrupt can be routed to. This is used in conjunction with the TIMERn_INT_ROUT_CNF field. Writes to this field will have no effect.</p> <p>Note: If interrupt is handled via 8259, only interrupts 0-15 are applicable and valid.</p> <p>Each bit in this field corresponds to a particular interrupt. For example, if this timers interrupt can be mapped to interrupts 16, 18, 20, 22, or 24, then bits 16, 18, 20, 22, and 24 in this field will be set to 1. All other bits will be 0.</p> <p>Timer 0,1 : Bits 20, 21, 22, and 23 in this field will have a value of 1. All other bits will be 0.</p> <p>Timer 2 : Bits 11, 20, 21, 22, and 23 in this field will have a value of 1. All other bits will be 0. If IRQ 11 is used, software should ensure IRQ 11 is not shared with any other devices to guarantee the proper operation of this timer.</p> <p>Timer 3 : Bits 12, 20, 21, 22, and 23 in this field will have a value of 1. All other bits will be 0. If IRQ 12 is used, software should ensure IRQ 12 is not shared with any other devices to guarantee the proper operation of this timer.</p> <p>Timer 4-7: This field is always 0 as interrupts from these timers can only be delivered via direct FSB interrupt messages.</p>
31:16	0h RO	Reserved.
15	1h RO	<p><b>Timer n Processor Message Interrupt Delivery Capability (TIMERn_PROCMSG_INT_DEL_CAP):</b> This bit is always read as 1, since the Intel PCH HPET implementation supports the direct processor interrupt delivery.</p>
14	0h RW	<p><b>Timer n Processor Message Interrupt Delivery Enable (TIMERn_PROCMSG_EN_CNF):</b> When set, this will force the interrupts for Timer n to be delivered directly as processor messages, rather than using the 8259 or I/O (x) APIC. In this case, the TIMERn_INT_ROUTE_CNF field in this register will be ignored and the TIMERn_PROCMSG_ROUT register will be used instead.</p> <p>Timer 0, 1, 2, 3: This bit is a read/write bit.</p> <p>Timer 4, 5, 6, 7: This bit is always Read-Only 1 as interrupt from these timers canonly be delivered via direct FSB interrupt messages.</p>



Bit Range	Default and Access	Field Name (ID): Description
13:9	0h RW	<b>Timer n Interrupt Route (TIMERn_INT_ROUT_CNF):</b> This 5-bit field indicates the routing for the interrupt to the 8259 or I/O APIC. A maximum of 32 interrupts are supported. Software writes to this field to select which interrupt in the 8259 or I/O (x)APIC will be used for this timers interrupt. The default value for this register is 00h. If the Legacy Rout bit is set, then Timers 0 and 1 will have a different routing, and this bit field has no effect for those two timers. If the TIMERn_FSB_EN_CNF bit is set, then the interrupt will be delivered directly to the FSB, and this bit field has no effect. If interrupt is handled via 8259, only interrupts 0-15 are applicable and valid. Software must not program any value other than 0-15 in this field. Software must ensure that the value is valid for a particular timer as indicated by the TIMERn_INT_ROUTE_CAP field for that timer. The PCH logic does not check the validity of the value written. For Timers 4-7, this field is always Read-Only 0 as interrupts from these timers can only be delivered via direct FSB interrupt messages.
8	0h RW	<b>Timer n 32-bit Mode (TIMERn_32_MODE_CNF):</b> Software can set this bit to force a 64-bit timer to behave as a 32-bit timer. This is typically needed if the software is not willing to halt the main counter to read or write a particular timer, and the software not capable of do an atomic 64-bit read to the timer. When TIMER0_32MODE_CNF is set to '1', the hardware counter will essentially be doing 32-bit operation on comparator match and rollovers. I.e. the upper 32-bit of the Timer 0 Comparator Value register is ignored. The upper 32-bit of the main counter is not involved in any roll over from lower 32-bit of the main counter and becomes all zero's. For timer 0, this bit will be read/write and default to 0. For timers 1-7, this bit will always read as 0 and writes will have no effect (since these seven timers are 32-bits).
7	0h RO	Reserved.
6	0h RO	<b>Timer n Value Set (TIMERn_VAL_SET_CNF):</b> Software uses this bit only for timers that have been set to periodic mode. By writing this bit to a 1, the software is then allowed to directly set the timers accumulator. Software does not have to write this bit back to 0 (it automatically clears). This bit will return 0 when read. Software should not write a 1 to this bit position if the timer is set to non-periodic mode. Writes will only have an effect for Timer 0 if it is set to periodic mode. Writes will have no effect for Timers 1-7 as they do not support the periodic mode.
5	1h RO	<b>Timer n Size (TIMERn_SIZE_CAP):</b> Read-only Indicator of the timers size capability. 1: 64-bits 0: 32-bits. The value is 1 (64-bits) for timer 0, and 0 (32-bits) for timers 1-7.
4	1h RO	<b>Periodic Interrupt Capable (TIMERn_PER_INT_CAP):</b> If this read-only bit is 1, then the hardware supports a periodic mode for this timers interrupt. The value is 1 (periodic supported) for timer 0, and 0 (not supported) for timers 1-7.



Bit Range	Default and Access	Field Name (ID): Description
3	0h RW	<b>Timer 0 Type (TIMER0_TYPE_CNF):</b> Setting this bit to 1 enables the timer to generate a periodic interrupt if it is capable of doing so. If the TIMERN_PER_INT_CAP bit is 0, then this bit will always return 0 when read and writes will have no impact. For timer 0, this bit will be read/write, with default of 0. For timers 1-7, this bit will be read-only, with a fixed value of 0.
2	0h RW	<b>Timer n Interrupt Enable (TIMERN_INT_ENB_CNF):</b> Setting this bit to 1 enables the timer to generate a periodic interrupt if it is capable of doing so. If the TIMERN_PER_INT_CAP bit is 0, then this bit will always return 0 when read and writes will have no impact. For timer 0, this bit will be read/write, with default of 0. For timers 1-7, this bit will be read-only, with a fixed value of 0.
1	0h RW	<b>Timer Interrupt Type (TIMERN_INT_TYPE_CNF):</b> Determines whether an edge or level interrupt will be used for this timer (when enabled). 0: Edge-triggered. If another interrupt occurs, another edge will be generated. 1: Level-triggered. The interrupt will be held active until it is cleared by writing to the bit in the General Interrupt Status Register. If another interrupt occurs before the interrupt is cleared, the interrupt will remain active. The default value is 0, edge-triggered. The interrupt type for any timer should be set before that timer generates any interrupts. If the interrupt type is changed dynamically, there will be some delay before the new type takes effect. That delay is not specified. Timer 0-3: This bit is a read/write bit as both edge and level triggered modes are supported. Timer 4-7: This bit is always Read-Only 0 as only edge-triggered mode is supported.
0	0h RO	Reserved.

### 27.1.6 Timer n Comparator Value (TMRn\_CMP\_VAL)—Offset 108h


Timer 0: 108h – 10Fh  
 Timer 1: 128h – 12Fh  
 Timer 2: 148h – 14Fh  
 Timer 3: 168h – 16Fh  
 Timer 4: 188h – 18Fh  
 Timer 5: 1A8h – 1AFh  
 Timer 6: 1C8h – 1CFh  
 Timer 7: 1E8h – 1EFh

#### Access Method

**Type:** MEM Register  
(Size: 64 bits)

**Device:**  
**Function:**

**Default:** FFFFFFFFFFFFFFFFh



Bit Range	Default and Access	Field Name (ID): Description
63:0	FFFFFFFF FFFFFFFFh RW/V	<p><b>Timer n Comparator Value (TMRn_CMP_VAL):</b> If the timer is configured to non-periodic mode, when the main counter equals the value last written to this register, the corresponding interrupt can be generated (if so enabled). The value in this register does not change based on the interrupt being generated. If the timer is configured to periodic mode (supported only for Timer 0), when the main counter equals the value last written to this register, the corresponding interrupt can be generated (if so enabled). When this time out occurs, the value in this register is increased by the value last written to the register. For example, in periodic mode if the value written to the register is 0000123h: 1. An interrupt will be generated when the main counter reaches 00000123h. 2. The value in this register will then be adjusted by the hardware to 00000246h. 3. Another interrupt will be generated when the main counter reaches 00000246h. 4. The value in this register will then be adjusted by the hardware to 00000369h. As each periodic interrupt occurs, the value in this register will increment. When the incremented value is greater than the maximum value possible for this register (FFFFFFFFh for a 32-bit timer or FFFFFFFFFFFFFFFFh for a 64-bit timer), the value will wrap around through 0. For example, if the current value in a 32-bit timer is FFFF0000h and the last value written to this register is 20000, then after the next interrupt the value will change to 00010000h. The default value for each timer is all 1s for the bits that are implemented. For example, a 32-bit timer will have a default value of 00000000FFFFFFFFh. A 64-bit timer will have a default value of FFFFFFFFFFFFFFFFh. Software can read or write the various bytes in this register using 32-bit or 64-bit accesses. 32-bit accesses may only be done to offset 1x8h or 1xCh. 64-bit accesses may only be done to 1x8h. Comparator value. Timer 0 is 64-bits wide. Timers 1-7 are 32-bits wide.</p>

§ §



# 28 Integrated Clock (ICC)

## 28.1 Integrated Clock Controller FW Accessible Registers Summary

The Integrated Clock Controller FW Accessible Registers are distributed within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface using the following Target Port (Destination Port) Identification:

Target Port (Destination Port) Identification = 0xDC

**Table 28-1. Summary of Integrated Clock Controller FW Accessible Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
1000h	1003h	Timing Control SRC Clock (TMCSRCLK)—Offset 1000h	0h
1004h	1007h	Timing Control SRC Clock Register 2 (TMCSRCLK2)—Offset 1004h	0h
1008h	100Bh	Enable Control CLKREQ (ENCCKRQ)—Offset 1008h	0h
100Ch	100Fh	Mask Control CLKREQ (MSKCKRQ)—Offset 100Ch	0h
1020h	1023h	ICC Security (ICCSEC)—Offset 1020h	0h
1024h	1027h	CLKREQ Mapping to CLKOUT_SRC (CKRQMAPSRC)—Offset 1024h	76543210h
1028h	102Bh	CLKREQ Mapping to CLKOUT_SRC Register 2 (CKRQMAPSRC2)—Offset 1028h	76543210h
102Ch	102Fh	Power Management (PM)—Offset 102Ch	0h
1034h	1037h	ICC Debug (ICCDBG)—Offset 1034h	0h
2000h	2003h	USB3Gen2PCIe PLL Control (G2PLLCTRL)—Offset 2000h	0h

### 28.1.1 Timing Control SRC Clock (TMCSRCLK)—Offset 1000h

Controls minimum enable timing of PCIe SRC Clocks for support of PCIe L1Off using CLKREQ#

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
TclkreqSRC7	TclkreqSRC6	TclkreqSRC5	TclkreqSRC4	TclkreqSRC3	TclkreqSRC2	TclkreqSRC1	TclkreqSRC0	



Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RW	<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC7 ungated (TclkreqSRC7):</b> See description for TclkreqSRC0 field[3:0]
27:24	0h RW	<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC6 ungated (TclkreqSRC6):</b> See description for TclkreqSRC0 field[3:0]
23:20	0h RW	<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC5 ungated (TclkreqSRC5):</b> See description for TclkreqSRC0 field[3:0]
19:16	0h RW	<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC4 ungated (TclkreqSRC4):</b> See description for TclkreqSRC0 field[3:0]
15:12	0h RW	<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC3 ungated (TclkreqSRC3):</b> See description for TclkreqSRC0 field[3:0]
11:8	0h RW	<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC2 ungated (TclkreqSRC2):</b> See description for TclkreqSRC0 field[3:0]



Bit Range	Default and Access	Field Name (ID): Description
7:4	0h RW	<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC1 ungated (TclkreqSRC1):</b> See description for TclkreqSRC0 field[3:0]
		<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC0 ungated (TclkreqSRC0):</b> Minimum elapsed time from the Effective Mapped CLKREQ# signal assertion to the corresponding PCIe SRC Clock being allowed to toggle. This minimum time of CLKOUT_SRCn[P/N] staying gated at low voltage allows for the PCIe devices voltage rail to ramp to safe level on the exit from L1Off state before being driven with clock from the PCH. 0000: 0us minimum elapsed time from Effective Mapped CLKREQ# assertion to corresponding CLKOUT_SRCn ungated - Default - This setting is for PCIe device that does not support L1Off. This setting must also be used when corresponding CLKOUT_SRCn is configured for non-PCIe clock use, i.e. as MEX reference clock, etc.





Bit Range	Default and Access	Field Name (ID): Description
3:0	0h RW	<p>0001: 5us minimum elapsed time ...            0010: 10us minimum elapsed time ...            0011: 15us minimum elapsed time ...            0100: 20us minimum elapsed time ...            0101: 25us minimum elapsed time ...            0110: 30us minimum elapsed time ...            0111: 35us minimum elapsed time ...            1000: 40us minimum elapsed time ...            1001: 45us minimum elapsed time ...            1010: 50us minimum elapsed time ...            1011: 60us minimum elapsed time ...            1100: 70us minimum elapsed time ...            1101: 80us minimum elapsed time ...            1110: 90us minimum elapsed time ...            1111: 100us minimum elapsed time ...</p> <p>Note:            The effective time to restart the CLKOUT_SRCn should be the larger of the programmed minimum delay, or of the normal natural latency to restart the clock from the current powered state of ICC. The effective time must not be cumulative. 0us minimum elapsed time setting results in the normal latency that would be incurred to restart the CLKOUT_SRCn from the current state of ICC, i.e. if PLL source is already up and only the CLKOUT_SRCn is being gated, then the effective latency is the normal delay to ungate the clock at the output buffer. If PLL source has been power managed off, then the effective latency is the normal delay to restart the PLL, divider, and to ungate the clock at the output buffer. No other additional delay is incurred.</p> <p>Non-zero minimum elapsed time setting should result in similar delay as 0us minimum case described above when the normal latency for clock restart is naturally larger than the programmed setting.            Non-zero minimum elapsed time setting should only result in the programmed latency when the normal latency for clock restart, with respect to the current state of ICC, is smaller than the programmed setting.            BIOS is expected to program this register field based on its discovery of the PCIe device capabilities, such as device support for L1Off, and device Tpowerup timing. Trefclk_min is enforced by ICC only when the PCIe link is exiting from L1.OFF state where the device is unpowered. ICC will not enforce Trefclk_min when the link is exiting from other L1 improved states, such as L1.SNOOZE where the device is still powered for lower latency L1 improved exit. PCIe root port communicates this port state distinction to ICC. Port state information is communicated per port and is mapped 1:1 with the raw SRCCLKREQB_n from GPIO, i.e. port 0 state is associated with SRCCLKREQB_0. Thus the mapping function of CLKREQ# to CLKOUTSRC also needs to be applied to port state information prior to use.</p> <p>Implementation Note: ICC core logic does not have visibility of CLKOUT_SRC[...] source multiplexing since MUX control register is buried inside iSCLK HIP. In the event CLKOUT_SRC[...] is not sourcing 100Mhz clock from USB3/Gen2PCIe PLL, i.e. it is sourcing MEX or TBT ref clock instead, the effective mapped CLKREQ# assertion should not result in upstream clock request to 100Mhz source USB3/Gen2PCIe PLL. This case is naturally handled by iSCLK HIPs demuxing effective mapped CLKREQ# that it sees and hierarchically forming clkreq upstream to respective sources since iSCLK HIP has visibility of MUX control. Problematic is the case where ICC core forms surrogate clkreq directly to USB3/Gen2PCIe PLL when effective mapped CLKREQ# asserts. Since ICC does not have visibility of the clock MUX, it does not really know whether the mapped CLKREQ# is targetted USB 3/Gen2PCIe source or MIPI or other sources. The plan to address this case is that ICC core should not assert the surrogate clkreq to USB3/Gen2PCIe PLL unless it is enforcing this L1.Off Trefclkmin timing, i.e. register field at a non-zero setting implies that clock usage is indeed PCIe SRC clock with special case of L1.OFF Trefclkmin enforcement and thus ICC surrogate clkreq assertion will indeed target the right clock source. For the zero setting case, the normal hierarchical clkreq aggregation through iSCLK HIP should always be in control since iSCLK has information to differentiate sources for the effective mapped CLKREQ#.</p>



## 28.1.2 Timing Control SRC Clock Register 2 (TMCSRCCLK2)— Offset 1004h

Controls minimum enable timing of PCIe SRC Clocks for support of PCIe L1Off using CLKREQ#

### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
TclkreqSRC15	TclkreqSRC14	TclkreqSRC13	TclkreqSRC12	TclkreqSRC11	TclkreqSRC10	TclkreqSRC9	TclkreqSRC8	

Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RW	<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC15 ungated (TclkreqSRC15):</b> See description for TclkreqSRC0 field[3:0]
27:24	0h RW	<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC14 ungated (TclkreqSRC14):</b> See description for TclkreqSRC0 field[3:0]
23:20	0h RW	<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC13 ungated (TclkreqSRC13):</b> See description for TclkreqSRC0 field[3:0]
19:16	0h RW	<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC12 ungated (TclkreqSRC12):</b> See description for TclkreqSRC0 field[3:0]
15:12	0h RW	<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC11 ungated (TclkreqSRC11):</b> See description for TclkreqSRC0 field[3:0]
11:8	0h RW	<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC10 ungated (TclkreqSRC10):</b> See description for TclkreqSRC0 field[3:0]
7:4	0h RW	<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC9 ungated (TclkreqSRC9):</b> See description for TclkreqSRC0 field[3:0]
3:0	0h RW	<b>Minimum Time from Effective Mapped CLKREQ# assertion to CLKOUT_SRC8 ungated (TclkreqSRC8):</b> See description for TclkreqSRC0 field[3:0]



### 28.1.3 Enable Control CLKREQ (ENCCKRQ)—Offset 1008h

Controls enabling of Mapped CLKREQ#s for SRC clocks

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0																											
1	8	4	0	6	2																														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RSVD																ENCQSRC15	ENCQSRC14	ENCQSRC13	ENCQSRC12	ENCQSRC11	ENCQSRC10	ENCQSRC9	ENCQSRC8	ENCQSRC7	ENCQSRC6	ENCQSRC5	ENCQSRC4	ENCQSRC3	ENCQSRC2	ENCQSRC1	ENCQSRC0				

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	<b>Reserved (RSVD):</b> Reserved
15	0h RW	<b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC15 (ENCQSRC15):</b> Enable dynamic control of CLKOUT_SRC15 by the Maskable Mapped CLKREQ#. See description for ENCQSRC0.
14	0h RW	<b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC14 (ENCQSRC14):</b> Enable dynamic control of CLKOUT_SRC14 by the Maskable Mapped CLKREQ#. See description for ENCQSRC0.
13	0h RW	<b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC13 (ENCQSRC13):</b> Enable dynamic control of CLKOUT_SRC13 by the Maskable Mapped CLKREQ#. See description for ENCQSRC0.
12	0h RW	<b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC12 (ENCQSRC12):</b> Enable dynamic control of CLKOUT_SRC12 by the Maskable Mapped CLKREQ#. See description for ENCQSRC0.
11	0h RW	<b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC11 (ENCQSRC11):</b> Enable dynamic control of CLKOUT_SRC11 by the Maskable Mapped CLKREQ#. See description for ENCQSRC0.
10	0h RW	<b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC10 (ENCQSRC10):</b> Enable dynamic control of CLKOUT_SRC10 by the Maskable Mapped CLKREQ#. See description for ENCQSRC0.



Bit Range	Default and Access	Field Name (ID): Description
9	0h RW	<b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC9 (ENCRQSRC9):</b> Enable dynamic control of CLKOUT_SRC9 by the Maskable Mapped CLKREQ#. See description for ENCRQSRC0.
8	0h RW	<b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC8 (ENCRQSRC8):</b> Enable dynamic control of CLKOUT_SRC8 by the Maskable Mapped CLKREQ#. See description for ENCRQSRC0.
7	0h RW	<b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC7 (ENCRQSRC7):</b> Enable dynamic control of CLKOUT_SRC7 by the Maskable Mapped CLKREQ#. See description for ENCRQSRC0.
6	0h RW	<b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC6 (ENCRQSRC6):</b> Enable dynamic control of CLKOUT_SRC6 by the Maskable Mapped CLKREQ#. See description for ENCRQSRC0.
5	0h RW	<b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC5 (ENCRQSRC5):</b> Enable dynamic control of CLKOUT_SRC5 by the Maskable Mapped CLKREQ#. See description for ENCRQSRC0.
4	0h RW	<b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC4 (ENCRQSRC4):</b> Enable dynamic control of CLKOUT_SRC4 by the Maskable Mapped CLKREQ#. See description for ENCRQSRC0.
3	0h RW	<b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC3 (ENCRQSRC3):</b> Enable dynamic control of CLKOUT_SRC3 by the Maskable Mapped CLKREQ#. See description for ENCRQSRC0.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC2 (ENCRQSRC2):</b> Enable dynamic control of CLKOUT_SRC2 by the Maskable Mapped CLKREQ#. See description for ENCRQSRC0.
1	0h RW	<b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC1 (ENCRQSRC1):</b> Enable dynamic control of CLKOUT_SRC1 by the Maskable Mapped CLKREQ#. See description for ENCRQSRC0.
0	0h RW	<p><b>Enable Maskable Mapped CLKREQ# for CLKOUT_SRC0 (ENCRQSRC0):</b> Enable dynamic control of CLKOUT_SRC0 by the Maskable Mapped CLKREQ#.</p> <p>This register bit may be updated dynamically. Hardware design must support this usage model.</p> <p>0: Disable dynamic control of CLKOUT_SRCn - Default 1: Enable dynamic control of CLKOUT_SRCn by the maskable mapped CLKREQ#</p> <p>When enabled by this register bit, CLKOUT_SRCn is subject to gating/ungating control by the maskable mapped CLKREQ#. Furthermore, when latency tolerance permits, the maskable mapped CLKREQ# de-assertion allows for PLL source shutdown following the gating of CLKOUT_SRCn. Actual PLL shutdown accounts for votes from all other clock consumers of shared PLL source. When the maskable mapped CLKREQ# re-asserts, the minimum latency to restart the output clock is subject to the L1.Off Trefclkmin field TclkreqSRCn, register TMC SRCCLK.</p> <p>When disabled by this register bit, CLKOUT_SRCn is insensitive to the state of the maskable mapped CLKREQ#. CLKOUT_SRCn is either always running after ICC initialization, or always gated as globally configured via the corresponding CLKEN bit (residing inside iSCLK HIP register set.)</p> <p>Note: The output of this processing is referred to as Effective Mapped CLKREQ#</p> <p>Implementation Note: Effective Mapped CLKREQn# = Maskable Mapped CLKREQn# AND ENCRQSRCn</p> <p>Normally, PMC aggregates latency tolerance (LTR) messages from LTR-capable PCIe devices and communicates as PLL shutdown allow to clocking hardware. As corner case, BIOS will discover existence of any non-LTR-capable PCIe device and communicates to PMC for the purpose of overriding PLL shutdown allow to prevent violating PCIe legacy CLKREQ# to output clock valid timing.</p>

### 28.1.4 Mask Control CLKREQ (MSKCKRQ)—Offset 100Ch

Controls Masking of Mapped CLKREQ#s for SRC clocks

#### Access Method



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0											
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0											
RSVD				MSKCRQSRC15	MSKCRQSRC14	MSKCRQSRC13	MSKCRQSRC12	MSKCRQSRC11	MSKCRQSRC10	MSKCRQSRC9	MSKCRQSRC8	MSKCRQSRC7	MSKCRQSRC6	MSKCRQSRC5	MSKCRQSRC4	MSKCRQSRC3	MSKCRQSRC2	MSKCRQSRC1	MSKCRQSRC0

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	<b>Reserved (RSVD):</b> Reserved
15	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC15 (MSKCRQSRC15):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC15. See description for MSKCRQSRC0.
14	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC14 (MSKCRQSRC14):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC14. See description for MSKCRQSRC0.
13	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC13 (MSKCRQSRC13):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC13. See description for MSKCRQSRC0.
12	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC12 (MSKCRQSRC12):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC12. See description for MSKCRQSRC0.
11	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC11 (MSKCRQSRC11):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC11. See description for MSKCRQSRC0.
10	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC10 (MSKCRQSRC10):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC10. See description for MSKCRQSRC0.
9	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC9 (MSKCRQSRC9):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC9. See description for MSKCRQSRC0.



Bit Range	Default and Access	Field Name (ID): Description
8	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC8 (MSKCRQSRC8):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC8. See description for MSKCRQSRC0.
7	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC7 (MSKCRQSRC7):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC7. See description for MSKCRQSRC0.
6	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC6 (MSKCRQSRC6):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC6. See description for MSKCRQSRC0.
5	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC5 (MSKCRQSRC5):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC5. See description for MSKCRQSRC0.
4	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC4 (MSKCRQSRC4):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC4. See description for MSKCRQSRC0.
3	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC3 (MSKCRQSRC3):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC3. See description for MSKCRQSRC0.
2	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC2 (MSKCRQSRC2):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC2. See description for MSKCRQSRC0.
1	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC1 (MSKCRQSRC1):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC1. See description for MSKCRQSRC0.
0	0h RW	<b>Mask Enable of Mapped CLKREQ# for CLKOUT_SRC0 (MSKCRQSRC0):</b> Force to inactive state the Mapped CLKREQ# for CLKOUT_SRC0. This register bit may be updated dynamically. Hardware design must support this usage model. 0: No mask applied on the Mapped CLKREQ# for CLKOUT_SRCn - Default 1: Mask Mapped CLKREQ# for CLKOUT_SRCn to inactive state Note: The output of this processing is referred to as Maskable Mapped CLKREQ# Maskable Mapped CLKREQ# = Mapped CLKREQ# OR MSKCRQSRCn




## 28.1.5 ICC Security (ICCSEC)—Offset 1020h

### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:6	0h RO	Reserved.






Bit Range	Default and Access	Field Name (ID): Description
5	0h RW/L	<p><b>Lock Bit for Group 1 of Dynamically Configured ICC Registers (Lock_ICCG1Dyn):</b> This lock bit covers registers TMCSRCLK, TMCSRCLK2, ENCCCKRQ</p> <p>0: Target endpoint will accept all incoming requests as normal.            1: Target endpoint will deny incoming requests addressed to above listed ICC Registers, unless those requests are attributed with CSME SAI or PMC SAI. When denying a request, target endpoint will generate a completion packet as follows: Read will complete without data as Unsuccessful on IOSFSB (normally read completes with data as Successful on IOSFSB), Non-posted Write will complete without data as Unsuccessful on IOSFSB (normally non-posted write completes without data as Successful on IOSFSB) and the Write does not take effect at the register (i.e. register content is not affected.)</p> <p>Assumptions on potential usage model of these registers:            TMCSRCLK, TMCSRCLK2 - BIOS updates values of these registers based on its discovering of PCIe device Tpowerup time and L1.Off capability. Hot plug usage model would require runtime update of register. If not locked, an attack can disable Trefclkmin enforcement and cause PCH to drive into unpowered PCIe device, potentially causing hardware reliability issue to the device.            ENCCCKRQ - BIOS updates value of this register after having configured the above TMCSRCLK, TMCSRCLK2 registers. If not locked, an attack can disable PCH tracking of CLKREQ#, causing PCH to drive clock when not wanted. If the device receiving this unwanted clock happens to be in unpowered state, then there is a potential hardware reliability issue to the device.</p>
4:1	0h RO	Reserved.
0	0h RW/L	<p><b>Lock Bit for ICC Security Register (Lock_ICCSEC):</b> This lock bit covers register ICCSEC, i.e. this same register where this lock bit resides.</p> <p>0: Target endpoint will accept all incoming requests as normal.            1: Target endpoint will deny incoming requests addressed to ICCSEC register, unless those requests are attributed with CSME SAI. When denying a request, target endpoint will generate a completion packet as follows: Read will complete without data as Unsuccessful on IOSFSB (normally read completes with data as Successful on IOSFSB), Non-posted Write will complete without data as Unsuccessful on IOSFSB (normally non-posted write completes without data as Successful on IOSFSB) and the Write does not take effect at the register (i.e. register content is not affected.)</p>

### 28.1.6 CLKREQ Mapping to CLKOUT\_SRC (CKRQMAPSRC)—Offset 1024h

#### Access Method



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 76543210h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 1 1 1	0 1 1 0	0 1 0 1	0 1 0 0	0 0 1 1	0 0 1 0	0 0 0 1	0 0 0 0	0 0 0 0
CRQSELSRC7	CRQSELSRC6	CRQSELSRC5	CRQSELSRC4	CRQSELSRC3	CRQSELSRC2	CRQSELSRC1	CRQSELSRC0	




Bit Range	Default and Access	Field Name (ID): Description
31:28	7h RW	<p><b>CLKRQ# Select for CLKOUT_SRC7 (CRQSELSRC7):</b> Select version of external input CLKRQ# for dynamic control of the output CLKOUT_SRC7.</p> <p>0000: SRCCLKREQB_0 controls CLKOUT_SRC7            0001: SRCCLKREQB_1 controls CLKOUT_SRC7            0010: SRCCLKREQB_2 controls CLKOUT_SRC7            0011: SRCCLKREQB_3 controls CLKOUT_SRC7            0100: SRCCLKREQB_4 controls CLKOUT_SRC7            0101: SRCCLKREQB_5 controls CLKOUT_SRC7            0110: SRCCLKREQB_6 controls CLKOUT_SRC7            0111: SRCCLKREQB_7 controls CLKOUT_SRC7 - Default            1000-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>
27:24	6h RW	<p><b>CLKRQ# Select for CLKOUT_SRC6 (CRQSELSRC6):</b> Select version of external input CLKRQ# for dynamic control of the output CLKOUT_SRC6.</p> <p>0000: SRCCLKREQB_0 controls CLKOUT_SRC6            0001: SRCCLKREQB_1 controls CLKOUT_SRC6            0010: SRCCLKREQB_2 controls CLKOUT_SRC6            0011: SRCCLKREQB_3 controls CLKOUT_SRC6            0100: SRCCLKREQB_4 controls CLKOUT_SRC6            0101: SRCCLKREQB_5 controls CLKOUT_SRC6            0110: SRCCLKREQB_6 controls CLKOUT_SRC6 - Default            0111: SRCCLKREQB_7 controls CLKOUT_SRC6            1000-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>
23:20	5h RW	<p><b>CLKRQ# Select for CLKOUT_SRC5 (CRQSELSRC5):</b> Select version of external input CLKRQ# (or internally generated version when applicable) for dynamic control of the output CLKOUT_SRC5.</p> <p>0000: SRCCLKREQB_0 controls CLKOUT_SRC5            0001: SRCCLKREQB_1 controls CLKOUT_SRC5            0010: SRCCLKREQB_2 controls CLKOUT_SRC5            0011: SRCCLKREQB_3 controls CLKOUT_SRC5            0100: SRCCLKREQB_4 controls CLKOUT_SRC5            0101: SRCCLKREQB_5 controls CLKOUT_SRC5 - Default            0110: SRCCLKREQB_6 controls CLKOUT_SRC5 - SPT-H only, Reserved for SPT-LP            0111: SRCCLKREQB_7 controls CLKOUT_SRC5 - SPT-H only, Reserved for SPT-LP            1000: UFSCLKREQB controls CLKOUT_SRC5 - Use when CLKOUT_SRC5 is configured to source UFS reference clock (i.e. 19.2Mhz)            1001: Reserved            1010-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>



Bit Range	Default and Access	Field Name (ID): Description
19:16	4h RW	<p><b>CLKRQ# Select for CLKOUT_SRC4 (CRQSELSRC4):</b> Select version of external input CLKRQ# for dynamic control of the output CLKOUT_SRC4.</p> <p>0000: SRCCLKREQB_0 controls CLKOUT_SRC4                      0001: SRCCLKREQB_1 controls CLKOUT_SRC4                      0010: SRCCLKREQB_2 controls CLKOUT_SRC4                      0011: SRCCLKREQB_3 controls CLKOUT_SRC4                      0100: SRCCLKREQB_4 controls CLKOUT_SRC4 - Default                      0101: SRCCLKREQB_5 controls CLKOUT_SRC4                      0110: SRCCLKREQB_6 controls CLKOUT_SRC4 - SPT-H only, Reserved for SPT-LP                      0111: SRCCLKREQB_7 controls CLKOUT_SRC4 - SPT-H only, Reserved for SPT-LP                      1000: Reserved                      1001: Reserved                      1010-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>
15:12	3h RW	<p><b>CLKRQ# Select for CLKOUT_SRC3 (CRQSELSRC3):</b> Select version of external input CLKRQ# for dynamic control of the output CLKOUT_SRC3.</p> <p>0000: SRCCLKREQB_0 controls CLKOUT_SRC3                      0001: SRCCLKREQB_1 controls CLKOUT_SRC3                      0010: SRCCLKREQB_2 controls CLKOUT_SRC3                      0011: SRCCLKREQB_3 controls CLKOUT_SRC3 - Default                      0100: SRCCLKREQB_4 controls CLKOUT_SRC3                      0101: SRCCLKREQB_5 controls CLKOUT_SRC3                      0110: SRCCLKREQB_6 controls CLKOUT_SRC3 - SPT-H only, Reserved for SPT-LP                      0111: SRCCLKREQB_7 controls CLKOUT_SRC3 - SPT-H only, Reserved for SPT-LP                      1000-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>



Bit Range	Default and Access	Field Name (ID): Description
11:8	2h RW	<p><b>CLKRQ# Select for CLKOUT_SRC2 (CRQSELSRC2):</b> Select version of external input CLKRQ# for dynamic control of the output CLKOUT_SRC2.</p> <p>0000: SRCCLKREQB_0 controls CLKOUT_SRC2            0001: SRCCLKREQB_1 controls CLKOUT_SRC2            0010: SRCCLKREQB_2 controls CLKOUT_SRC2 - Default            0011: SRCCLKREQB_3 controls CLKOUT_SRC2            0100: SRCCLKREQB_4 controls CLKOUT_SRC2            0101: SRCCLKREQB_5 controls CLKOUT_SRC2            0110: SRCCLKREQB_6 controls CLKOUT_SRC2 - SPT-H only, Reserved for SPT-LP            0111: SRCCLKREQB_7 controls CLKOUT_SRC2 - SPT-H only, Reserved for SPT-LP            1000-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>
7:4	1h RW	<p><b>CLKRQ# Select for CLKOUT_SRC1 (CRQSELSRC1):</b> Select version of external input CLKRQ# for dynamic control of the output CLKOUT_SRC1.</p> <p>0000: SRCCLKREQB_0 controls CLKOUT_SRC1            0001: SRCCLKREQB_1 controls CLKOUT_SRC1 - Default            0010: SRCCLKREQB_2 controls CLKOUT_SRC1            0011: SRCCLKREQB_3 controls CLKOUT_SRC1            0100: SRCCLKREQB_4 controls CLKOUT_SRC1            0101: SRCCLKREQB_5 controls CLKOUT_SRC1            0110: SRCCLKREQB_6 controls CLKOUT_SRC1 - SPT-H only, Reserved for SPT-LP            0111: SRCCLKREQB_7 controls CLKOUT_SRC1 - SPT-H only, Reserved for SPT-LP            1000-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>
3:0	0h RW	<p><b>CLKRQ# Select for CLKOUT_SRC0 (CRQSELSRC0):</b> Select version of external input CLKRQ# for dynamic control of the output CLKOUT_SRC0.</p> <p>0000: SRCCLKREQB_0 controls CLKOUT_SRC0 - Default            0001: SRCCLKREQB_1 controls CLKOUT_SRC0            0010: SRCCLKREQB_2 controls CLKOUT_SRC0            0011: SRCCLKREQB_3 controls CLKOUT_SRC0            0100: SRCCLKREQB_4 controls CLKOUT_SRC0            0101: SRCCLKREQB_5 controls CLKOUT_SRC0            0110: SRCCLKREQB_6 controls CLKOUT_SRC0 - SPT-H only, Reserved for SPT-LP            0111: SRCCLKREQB_7 controls CLKOUT_SRC0 - SPT-H only, Reserved for SPT-LP            1000-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>



## 28.1.7 CLKREQ Mapping to CLKOUT\_SRC Register 2 (CKRQMAPSRC2)—Offset 1028h

### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 76543210h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 1 1 1	0 1 1 0	0 1 0 1	0 1 0 0	0 0 1 1	0 0 1 0	0 0 0 1	0 0 0 0	0 0 0 0
CRQSELSRC15	CRQSELSRC14	CRQSELSRC13	CRQSELSRC12	CRQSELSRC11	CRQSELSRC10	CRQSELSRC9	CRQSELSRC8	



Bit Range	Default and Access	Field Name (ID): Description
31:28	7h RW	<p><b>CLKRQ# Select for CLKOUT_SRC15 (CRQSELSRC15):</b> Select version of external input CLKRQ# for dynamic control of the output CLKOUT_SRC15.</p> <p>0000: SRCCLKREQB_8 controls CLKOUT_SRC15            0001: SRCCLKREQB_9 controls CLKOUT_SRC15            0010: SRCCLKREQB_10 controls CLKOUT_SRC15            0011: SRCCLKREQB_11 controls CLKOUT_SRC15            0100: SRCCLKREQB_12 controls CLKOUT_SRC15            0101: SRCCLKREQB_13 controls CLKOUT_SRC15            0110: SRCCLKREQB_14 controls CLKOUT_SRC15            0111: SRCCLKREQB_15 controls CLKOUT_SRC15 - Default            1000-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>
27:24	6h RW	<p><b>CLKRQ# Select for CLKOUT_SRC14 (CRQSELSRC14):</b> Select version of external input CLKRQ# for dynamic control of the output CLKOUT_SRC14.</p> <p>0000: SRCCLKREQB_8 controls CLKOUT_SRC14            0001: SRCCLKREQB_9 controls CLKOUT_SRC14            0010: SRCCLKREQB_10 controls CLKOUT_SRC14            0011: SRCCLKREQB_11 controls CLKOUT_SRC14            0100: SRCCLKREQB_12 controls CLKOUT_SRC14            0101: SRCCLKREQB_13 controls CLKOUT_SRC14            0110: SRCCLKREQB_14 controls CLKOUT_SRC14 - Default            0111: SRCCLKREQB_15 controls CLKOUT_SRC14            1000-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>
23:20	5h RW	<p><b>CLKRQ# Select for CLKOUT_SRC13 (CRQSELSRC13):</b> Select version of external input CLKRQ# for dynamic control of the output CLKOUT_SRC13.</p> <p>0000: SRCCLKREQB_8 controls CLKOUT_SRC13            0001: SRCCLKREQB_9 controls CLKOUT_SRC13            0010: SRCCLKREQB_10 controls CLKOUT_SRC13            0011: SRCCLKREQB_11 controls CLKOUT_SRC13            0100: SRCCLKREQB_12 controls CLKOUT_SRC13            0101: SRCCLKREQB_13 controls CLKOUT_SRC13 - Default            0110: SRCCLKREQB_14 controls CLKOUT_SRC13            0111: SRCCLKREQB_15 controls CLKOUT_SRC13            1000-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>



Bit Range	Default and Access	Field Name (ID): Description
19:16	4h RW	<p><b>CLKRQ# Select for CLKOUT_SRC12 (CRQSELSRC12):</b> Select version of external input CLKRQ# for dynamic control of the output CLKOUT_SRC12.</p> <p>0000: SRCCLKREQB_8 controls CLKOUT_SRC12                      0001: SRCCLKREQB_9 controls CLKOUT_SRC12                      0010: SRCCLKREQB_10 controls CLKOUT_SRC12                      0011: SRCCLKREQB_11 controls CLKOUT_SRC12                      0100: SRCCLKREQB_12 controls CLKOUT_SRC12 - Default                      0101: SRCCLKREQB_13 controls CLKOUT_SRC12                      0110: SRCCLKREQB_14 controls CLKOUT_SRC12                      0111: SRCCLKREQB_15 controls CLKOUT_SRC12                      1000-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>
15:12	3h RW	<p><b>CLKRQ# Select for CLKOUT_SRC11 (CRQSELSRC11):</b> Select version of external input CLKRQ# for dynamic control of the output CLKOUT_SRC11.</p> <p>0000: SRCCLKREQB_8 controls CLKOUT_SRC11                      0001: SRCCLKREQB_9 controls CLKOUT_SRC11                      0010: SRCCLKREQB_10 controls CLKOUT_SRC11                      0011: SRCCLKREQB_11 controls CLKOUT_SRC11 - Default                      0100: SRCCLKREQB_12 controls CLKOUT_SRC11                      0101: SRCCLKREQB_13 controls CLKOUT_SRC11                      0110: SRCCLKREQB_14 controls CLKOUT_SRC11                      0111: SRCCLKREQB_15 controls CLKOUT_SRC11                      1000-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>






Bit Range	Default and Access	Field Name (ID): Description
11:8	2h RW	<p><b>CLKRQ# Select for CLKOUT_SRC10 (CRQSELSRC10):</b> Select version of external input CLKRQ# for dynamic control of the output CLKOUT_SRC10.</p> <p>0000: SRCCLKREQB_8 controls CLKOUT_SRC10            0001: SRCCLKREQB_9 controls CLKOUT_SRC10            0010: SRCCLKREQB_10 controls CLKOUT_SRC10 - Default            0011: SRCCLKREQB_11 controls CLKOUT_SRC10            0100: SRCCLKREQB_12 controls CLKOUT_SRC10            0101: SRCCLKREQB_13 controls CLKOUT_SRC10            0110: SRCCLKREQB_14 controls CLKOUT_SRC10            0111: SRCCLKREQB_15 controls CLKOUT_SRC10            1000-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>
7:4	1h RW	<p><b>CLKRQ# Select for CLKOUT_SRC9 (CRQSELSRC9):</b> Select version of external input CLKRQ# for dynamic control of the output CLKOUT_SRC9.</p> <p>0000: SRCCLKREQB_8 controls CLKOUT_SRC9            0001: SRCCLKREQB_9 controls CLKOUT_SRC9 - Default            0010: SRCCLKREQB_10 controls CLKOUT_SRC9            0011: SRCCLKREQB_11 controls CLKOUT_SRC9            0100: SRCCLKREQB_12 controls CLKOUT_SRC9            0101: SRCCLKREQB_13 controls CLKOUT_SRC9            0110: SRCCLKREQB_14 controls CLKOUT_SRC9            0111: SRCCLKREQB_15 controls CLKOUT_SRC9            1000-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>
3:0	0h RW	<p><b>CLKRQ# Select for CLKOUT_SRC8 (CRQSELSRC8):</b> Select version of external input CLKRQ# for dynamic control of the output CLKOUT_SRC8.</p> <p>0000: SRCCLKREQB_8 controls CLKOUT_SRC8 - Default            0001: SRCCLKREQB_9 controls CLKOUT_SRC8            0010: SRCCLKREQB_10 controls CLKOUT_SRC8            0011: SRCCLKREQB_11 controls CLKOUT_SRC8            0100: SRCCLKREQB_12 controls CLKOUT_SRC8            0101: SRCCLKREQB_13 controls CLKOUT_SRC8            0110: SRCCLKREQB_14 controls CLKOUT_SRC8            0111: SRCCLKREQB_15 controls CLKOUT_SRC8            1000-1111: Reserved</p> <p>Note: The output of this processing is referred to as Mapped CLKREQ#</p>

### 28.1.8 Power Management (PM)—Offset 102Ch

Controls the power management features of clocks


#### Access Method



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1:0	0h RW	<b>CLKRUN Control Enable (CLKRUNCEN):</b> Controls the enabling of support for CLKRUN protocol. 0 - the corresponding CLKOUT_LPC is free-running, unaffected by CLKRUN protocol 1 - the corresponding CLKOUT_LPC is shut off when CLKRUN protocol turns off LPC clocks


### 28.1.9 ICC Debug (ICCDBG)—Offset 1034h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RO	Reserved.
2	0h RW	<p><b>Enable LPCINTCLKREQ for CLKOUT_LPCINT and CLKOUT_LPCINTDLY (ENLPCINTCRQ):</b> Enable dynamic control of CLKOUT_LPCINT and CLKOUT_LPCINTDLY by LPCINTCLKREQ from legacy function.</p> <p>0: Disable dynamic control of CLKOUT_LPCINT and CLKOUT_LPCINTDLY - Default</p> <p>1: Enable dynamic control of CLKOUT_LPCINT and CLKOUT_LPCINTDLY</p> <p>When enabled by this register bit, CLKOUT_LPCINT and CLKOUT_LPCINTDLY are subject to gating/ungating control by LPCINTCLKREQ from the legacy function. When disabled by this register bit, these clocks are insensitive to the state of LPCINTCLKREQ from the legacy function, and are always running after ICC initialization.</p> <p>Implementation note: Effective LPCINTCLKREQ = LPCINTCLKREQ + ! ENLPCINTCRQ,</p>
1:0	0h RO	Reserved.

### 28.1.10 USB3Gen2PCIe PLL Control (G2PLLCTRL)—Offset 2000h

Controls USB3Gen2PCIe PLL and its output clocks behavior. This offset is lockable by setting LOCK\_G2PLL bit (ICCSEC offset 1020h bit 10).

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)


**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
RSVD				SUSPGWAIT	RSVD	G2PLLPWAIT	RSVD	G2PLLOFFWAIT	RSVD



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RO	Reserved.
19:17	0h RW	<p><b>Run-time S0 SUS PG Wait (SUSPGWAIT):</b> Upon the USB3Gen2PCIe PLL shutdown and power gated, a timer is started. Any wake event occurring before the timer expires causes the timer to reset to SUSPGWAIT value. Once the timer expires and there are no wake events, the SUS well power to ModPHY USB3Gen2PCIe PLL can be gated.</p> <p>000: 0us - Default                      001: 1us                      010: 2us                      011: 4us                      100: 8us                      101: 16us                      110: 32us                      111: reserved</p>
16:12	0h RO	Reserved.
11:9	0h RW	<p><b>USB3Gen2PCIe PLL PG Wait (G2PLLPGWAIT):</b> Upon the USB3Gen2PCIe PLL shutdown, a timer is started. Any wake event occurring before the timer expires causes the timer to reset to G2PLLPGWAIT value. Once the timer expires and there are no wake events, the USB3Gen2PCIe PLL can be power gated.</p> <p>000: 0us - Default                      001: 1us                      010: 2us                      011: 4us                      100: 8us                      101: 16us                      110: 32us                      111: reserved</p>



Bit Range	Default and Access	Field Name (ID): Description
8:4	0h RO	Reserved.
3:1	0h RW	<p><b>USB3Gen2PCIe PLL OFF Wait (G2PLLOFFWAIT):</b> Upon the event that all conditions (other than this G2PLLOFFWAIT timer itself) are satisfied for USB3Gen2PCIe PLL shutdown, a timer is started. Any wake event occurring before the timer expires causes the timer to reset to G2PLLOFFWAIT value. Once the timer expires and there are no wake events, the USB3Gen2PCIe PLL can be shutdown.</p> <p>000: 0us - Default            001: 1us            010: 2us            011: 4us            100: 8us            101: 16us            110: 32us            111: reserved</p>
0	0h RO	Reserved.

§ §



# 29 Interrupt

## 29.1 Interrupt Registers Summary

**Table 29-1. Summary of Interrupt Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
20h	20h	Master Initialization Command Word 1 (MICW1)—Offset 20h	11h
20h	20h	Master Operational Control Word 2 (MOCW2)—Offset 20h	0h
20h	20h	Master Operational Control Word 3 (MOCW3)—Offset 20h	8h
21h	21h	Master Initialization Command Word 2 (MICW2)—Offset 21h	0h
21h	21h	Master Initialization Command Word 3 (MICW3)—Offset 21h	7h
21h	21h	Master Initialization Command Word 4 (MICW4)—Offset 21h	0h
21h	21h	Master Operational Control Word 1 (MOCW1)—Offset 21h	0h
A0h	A0h	Slave Initialization Command Word 1 (SICW1)—Offset A0h	11h
A0h	A0h	Slave Operational Control Word 2 (SOCW2)—Offset A0h	0h
A0h	A0h	Slave Operational Control Word 3 (SOCW3)—Offset A0h	8h
A1h	A1h	Slave Initialization Command Word 2 (SICW2)—Offset A1h	0h
A1h	A1h	Slave Initialization Command Word 3 (SICW3)—Offset A1h	7h
A1h	A1h	Slave Initialization Command Word 4 (SICW4)—Offset A1h	0h
A1h	A1h	Slave Operational Control Word 1 (SOCW1)—Offset A1h	0h
4D0h	4D0h	Master Edge/Level Control (ELCR1)—Offset 4D0h	0h
4D1h	4D1h	Slave Edge/Level Control (ELCR2)—Offset 4D1h	0h

### 29.1.1 Master Initialization Command Word 1 (MICW1)—Offset 20h

A write to Initialization Command Word 1 starts the interrupt controller initialization sequence, during which the following occurs:

1. The Interrupt Mask register is cleared.
  2. IRQ7 input is assigned priority 7.
  3. The slave mode address is set to 7.
  4. Special Mask Mode is cleared and Status Read is set to IRR.
- Once this write occurs, the controller expects writes to ICW2, ICW3, and ICW4 to complete the initialization sequence.

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 11h



7			4				0
0	0	0	1	0	0	0	1
ICW_OCW_SLT1			ICW_OCW_SLT2	LTIM	ADI	SNGL	IC4

Bit Range	Default and Access	Field Name (ID): Description
7:5	0h WO	<b>ICW/OCW select (ICW_OCW_SLT1):</b> These bits are MCS-85 specific, and not needed. Should be programmed to 000
4	1h WO	<b>ICW/OCW select (ICW_OCW_SLT2):</b> This bit must be a 1 to select ICW1 and enable the ICW2, ICW3, and ICW4 sequence.
3	0h WO	<b>Edge/Level Bank Select (LTIM):</b> Disabled. Replaced by the edge/level triggered control registers (ELCR).
2	0h WO	<b>ADI (ADI):</b> Ignored for PCH. Should be programmed to 0.
1	0h WO	<b>Single or Cascade (SNGL):</b> Must be programmed to a 0 to indicate two controllers operating in cascade mode.
0	1h WO	<b>ICW4 Write Required (IC4):</b> This bit must be programmed to a 1 to indicate that ICW4 needs to be programmed.

### 29.1.2 Master Operational Control Word 2 (MOCW2)—Offset 20h

\*address should be 20h

Following a part reset or ICW initialization, the controller enters the fully nested mode of operation. Non-specific EOI without rotation is the default. Both rotation mode and specific EOI mode are disabled following initialization.

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h

7			4				0
0	0	0	0	0	0	0	0
REOI			O2S	ILSLT			



Bit Range	Default and Access	Field Name (ID): Description
7:5	0h WO	<p><b>Rotate and EOI Codes (REOI):</b> R, SL, EOI - These three bits control the Rotate and End of Interrupt modes and combinations of the two. A chart of these combinations is listed above under the bit definition.</p> <p>000 Rotate in Auto EOI Mode (Clear)                      001 Non-specific EOI command                      010 No Operation                      011 *Specific EOI Command                      100 Rotate in Auto EOI Mode (Set)                      101 Rotate on Non-Specific EOI Command                      110 *Set Priority Command                      111 *Rotate on Specific EOI Command                      *L0 - L2 Are Used</p>
4:3	0h WO	<p><b>OCW2 Select (O2S):</b> When selecting OCW2, bits 4:3 = 00</p>
2:0	0h WO	<p><b>Interrupt Level Select (L2, L1, L0) (ILSLT):</b> L2, L1, and L0 determine the interrupt level acted upon when the SL bit is active. A simple binary code, outlined above, selects the channel for the command to act upon. When the SL bit is inactive, these bits do not have a defined function, programming L2, L1 and L0 to 0 is sufficient in this case.</p>

### 29.1.1.3 Master Operational Control Word 3 (MOCW3)—Offset 20h

\*address should be 20h

**Access Method**


**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 8h

7			4			0
0	0	0	0	1	0	0
RSVD	SMM	ESMM	O3S	PMC	RRC	





Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6	0h WO	<b>Special Mask Mode (SMM):</b> If this bit is set, the Special Mask Mode can be used by an interrupt service routine to dynamically alter the system priority structure while the routine is executing, through selective enabling/ disabling of the other channel's mask bits. Bit 6, the ESMM bit, must be set for this bit to have any meaning.
5	0h WO	<b>Enable Special Mask Mode (ESMM):</b> .
4:3	1h WO	<b>OCW3 Select (O3S):</b> When selecting OCW3, bits 4:3 = 01
2	0h WO	<b>Poll Mode Command (PMC):</b> When cleared, poll command is not issued. When set, the next I/O read to the interrupt controller is treated as an interrupt acknowledge cycle. An encoded byte is driven onto the data bus, representing the highest priority level requesting service.
1:0	0h WO	<b>Register Read Command (RRC):</b> . To retain the current selection (read ISR or read IRR), always write a 0 to bit 1 when programming this register. The selected register can be read repeatedly without reprogramming OCW3. To select a new status register, OCW3 must be reprogrammed prior to attempting the read. Value Command 00 No Action 01 No Action 10 Read IRQ Register 11 Read IS Register

### 29.1.4 Master Initialization Command Word 2 (MICW2)—Offset 21h

ICW2 is used to initialize the interrupt controller with the five most significant bits of the interrupt vector address. The value programmed for bits[7:3] is used by the CPU to define the base address in the interrupt vector table for the interrupt routines associated with each IRQ on the controller. Typical ISA ICW2 values are 08h for the master controller and 70h for the slave controller.

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h



7				4				0
0	0	0	0	0	0	0	0	0
IVBA					IRL			

Bit Range	Default and Access	Field Name (ID): Description
7:3	0h WO	<b>Interrupt Vector Base Address (IVBA):</b> Bits [7:3] define the base address in the interrupt vector table for the interrupt routines associated with each interrupt request level input.
2:0	0h WO	<b>Interrupt Request Level (IRL):</b> When writing ICW2, these bits should all be 0. During an interrupt acknowledge cycle, these bits are programmed by the interrupt controller with the interrupt to be serviced. This is combined with bits [7:3] to form the interrupt vector driven onto the data bus during the second INTA# cycle. The code is a three bit binary code: Code Master Interrupt Slave Interrupt 000 IRQ0 IRQ8 001 IRQ1 IRQ9 010 IRQ2 IRQ10 011 IRQ3 IRQ11 100 IRQ4 IRQ12 101 IRQ5 IRQ13 110 IRQ6 IRQ14 111 IRQ7 IRQ15

### 29.1.5 Master Initialization Command Word 3 (MICW3)—Offset 21h

\*address should be 21h

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 7h

7				4				0
0	0	0	0	0	0	1	1	1
MICW3_7_3					CCC	MICW3_1_0		



Bit Range	Default and Access	Field Name (ID): Description
7:3	0h WO	<b>MICW3 [7:3] (MICW3_7_3):</b> These bits must be programmed to zero.
2	1h WO	<b>Cascaded Controller Connection (CCC):</b> This bit must always be programmed to a 1 to indicate the slave controller for interrupts 8 - 15 is cascaded on IRQ2.
1:0	3h WO	<b>MICW [1:0] (MICW3_1_0):</b> These bits must be programmed to zero.

### 29.1.6 Master Initialization Command Word 4 (MICW4)—Offset 21h

\*address should be 21h

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h

7		4					0
0	0	0	0	0	0	0	0
	RSVD	SFNM	BUF	MSBM	AEOI	MM	

Bit Range	Default and Access	Field Name (ID): Description
7:5	0h RO	Reserved.
4	0h WO	<b>Special Fully Nested Mode (SFNM):</b> Should normally be disabled by writing a 0 to this bit. If SFNM=1, the special fully nested mode is programmed.
3	0h WO	<b>Buffered Mode (BUF):</b> Must be cleared for non-buffered mode. Writing 1 will result in undefined behavior.
2	0h WO	<b>Master/Slave in Buffered Mode (MSBM):</b> Not used. Should always be programmed to 0.
1	0h WO	<b>Automatic End of Interrupt (AEOI):</b> This bit should normally be programmed to 0. This is the normal end of interrupt. If this bit is 1, the automatic end of interrupt mode is programmed.
0	0h WO	<b>Microprocessor Mode (MM):</b> This bit must be written to 1 to indicate that the controller is operating in an Intel Architecture-based system. Writing 0 will result in undefined behavior.1



### 29.1.7 Master Operational Control Word 1 (MOCW1)—Offset 21h


\*address should be 21h

**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<b>Interrupt Request Mask (IRM):</b> When a 1 is written to any bit in this register, the corresponding IRQ line is masked. When a 0 is written to any bit in this register, the corresponding IRQ mask bit is cleared, and interrupt requests will again be accepted by the controller. Masking IRQ2 on the master controller will also mask the interrupt requests from the slave controller.

### 29.1.8 Slave Initialization Command Word 1 (SICW1)—Offset A0h

A write to Initialization Command Word 1 starts the interrupt controller initialization sequence, during which the following occurs:


1. The Interrupt Mask register is cleared.
  2. IRQ7 input is assigned priority 7.
  3. The slave mode address is set to 7.
  4. Special Mask Mode is cleared and Status Read is set to IRR.
- Once this write occurs, the controller expects writes to ICW2, ICW3, and ICW4 to complete the initialization sequence.

**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 11h





Bit Range	Default and Access	Field Name (ID): Description
7:5	0h WO	<b>ICW/OCW select (ICW_OCW_SLT1):</b> These bits are MCS-85 specific, and not needed. Should be programmed to 000
4	1h WO	<b>ICW/OCW select (ICW_OCW_SLT2):</b> This bit must be a 1 to select ICW1 and enable the ICW2, ICW3, and ICW4 sequence.
3	0h WO	<b>Edge/Level Bank Select (LTIM):</b> Disabled. Replaced by the edge/level triggered control registers (ELCR).
2	0h WO	<b>ADI (ADI):</b> Ignored for PCH. Should be programmed to 0.
1	0h WO	<b>Single or Cascade (SNGL):</b> Must be programmed to a 0 to indicate two controllers operating in cascade mode.
0	1h WO	<b>ICW4 Write Required (IC4):</b> This bit must be programmed to a 1 to indicate that ICW4 needs to be programmed.

### 29.1.9 Slave Operational Control Word 2 (SOCW2)—Offset A0h

\*address should be A0h


Following a part reset or ICW initialization, the controller enters the fully nested mode of operation. Non-specific EOI without rotation is the default. Both rotation mode and specific EOI mode are disabled following initialization.

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
7:5	0h WO	<p><b>Rotate and EOI Codes (REOI):</b> R, SL, EOI - These three bits control the Rotate and End of Interrupt modes and combinations of the two. A chart of these combinations is listed above under the bit definition.</p> <p>000 Rotate in Auto EOI Mode (Clear)                      001 Non-specific EOI command                      010 No Operation                      011 *Specific EOI Command                      100 Rotate in Auto EOI Mode (Set)                      101 Rotate on Non-Specific EOI Command                      110 *Set Priority Command                      111 *Rotate on Specific EOI Command                      *L0 - L2 Are Used</p>
4:3	0h WO	<p><b>OCW2 Select (O2S):</b> When selecting OCW2, bits 4:3 = 00</p>
2:0	0h WO	<p><b>Interrupt Level Select (L2, L1, L0) (ILSLT):</b> L2, L1, and L0 determine the interrupt level acted upon when the SL bit is active. A simple binary code, outlined above, selects the channel for the command to act upon. When the SL bit is inactive, these bits do not have a defined function, programming L2, L1 and L0 to 0 is sufficient in this case.</p>

### 29.1.10 Slave Operational Control Word 3 (SOCW3)—Offset A0h

\*address should be A0h

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 8h

7			4				0
0	0	0	0	1	0	0	0
RSVD	SMM	ESMM	O3S		PMC		RRC



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	Reserved.
6	0h WO	<b>Special Mask Mode (SMM):</b> If this bit is set, the Special Mask Mode can be used by an interrupt service routine to dynamically alter the system priority structure while the routine is executing, through selective enabling/ disabling of the other channel's mask bits. Bit 6, the ESMM bit, must be set for this bit to have any meaning.
5	0h WO	<b>Enable Special Mask Mode (ESMM):</b> .
4:3	1h WO	<b>OCW3 Select (O3S):</b> When selecting OCW3, bits 4:3 = 01
2	0h WO	<b>Poll Mode Command (PMC):</b> When cleared, poll command is not issued. When set, the next I/O read to the interrupt controller is treated as an interrupt acknowledge cycle. An encoded byte is driven onto the data bus, representing the highest priority level requesting service.
1:0	0h WO	<b>Register Read Command (RRC):</b> . To retain the current selection (read ISR or read IRR), always write a 0 to bit 1 when programming this register. The selected register can be read repeatedly without reprogramming OCW3. To select a new status register, OCW3 must be reprogrammed prior to attempting the read. Value Command 00 No Action 01 No Action 10 Read IRQ Register 11 Read IS Register

### 29.1.11 Slave Initialization Command Word 2 (SICW2)—Offset A1h

ICW2 is used to initialize the interrupt controller with the five most significant bits of the interrupt vector address. The value programmed for bits[7:3] is used by the CPU to define the base address in the interrupt vector table for the interrupt routines associated with each IRQ on the controller. Typical ISA ICW2 values are 08h for the master controller and 70h for the slave controller.

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h

7		4					0
0	0	0	0	0	0	0	0
IVBA				IRL			



Bit Range	Default and Access	Field Name (ID): Description
7:3	0h WO	<b>Interrupt Vector Base Address (IVBA):</b> Bits [7:3] define the base address in the interrupt vector table for the interrupt routines associated with each interrupt request level input.
2:0	0h WO	<b>Interrupt Request Level (IRL):</b> When writing ICW2, these bits should all be 0. During an interrupt acknowledge cycle, these bits are programmed by the interrupt controller with the interrupt to be serviced. This is combined with bits [7:3] to form the interrupt vector driven onto the data bus during the second INTA# cycle. The code is a three bit binary code: Code Master Interrupt Slave Interrupt 000 IRQ0 IRQ8 001 IRQ1 IRQ9 010 IRQ2 IRQ10 011 IRQ3 IRQ11 100 IRQ4 IRQ12 101 IRQ5 IRQ13 110 IRQ6 IRQ14 111 IRQ7 IRQ15

### 29.1.12 Slave Initialization Command Word 3 (SICW3)—Offset A1h

\*address should be A1h

#### Access Method

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 7h

7		4		0
0	0	0	0	1 1 1
RSVD			SIC	

Bit Range	Default and Access	Field Name (ID): Description
7:3	0h RO	Reserved.
2:0	7h WO	<b>Slave Identification Code (SIC):</b> This field must be programmed to 02h to match the code broadcast by the master controller during the INTA# sequence.

### 29.1.13 Slave Initialization Command Word 4 (SICW4)—Offset A1h

\*address should be A1h





**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h

7			4				0
0	0	0	0	0	0	0	0
	RSVD		SFNM	BUF	MSBM	AEOI	MM

Bit Range	Default and Access	Field Name (ID): Description
7:5	0h RO	Reserved.
4	0h WO	<b>Special Fully Nested Mode (SFNM):</b> Should normally be disabled by writing a 0 to this bit. If SFNM=1, the special fully nested mode is programmed.
3	0h WO	<b>Buffered Mode (BUF):</b> Must be cleared for non-buffered mode. Writing 1 will result in undefined behavior.
2	0h WO	<b>Master/Slave in Buffered Mode (MSBM):</b> Not used. Should always be programmed to 0.
1	0h WO	<b>Automatic End of Interrupt (AEOI):</b> This bit should normally be programmed to 0. This is the normal end of interrupt. If this bit is 1, the automatic end of interrupt mode is programmed.
0	0h WO	<b>Microprocessor Mode (MM):</b> This bit must be written to 1 to indicate that the controller is operating in an Intel Architecture-based system. Writing 0 will result in undefined behavior.1

**29.1.14 Slave Operational Control Word 1 (SOCW1)—Offset A1h**

\*address should be A1h

**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h

7			4				0
0	0	0	0	0	0	0	0
			IRM				



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<b>Interrupt Request Mask (IRM):</b> When a 1 is written to any bit in this register, the corresponding IRQ line is masked. When a 0 is written to any bit in this register, the corresponding IRQ mask bit is cleared, and interrupt requests will again be accepted by the controller. Masking IRQ2 on the master controller will also mask the interrupt requests from the slave controller.

### 29.1.15 Master Edge/Level Control (ELCR1)—Offset 4D0h

**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h

7			4				0
0	0	0	0	0	0	0	0
ELC_7_3						RSVD	

Bit Range	Default and Access	Field Name (ID): Description
7:3	0h RW	<b>Edge Level Control (ELC_7_3):</b> In edge mode, (bit cleared), the interrupt is recognized by a low to high transition. In level mode (bit set), the interrupt is recognized by a high level.
2:0	0h RO	Reserved.

### 29.1.16 Slave Edge/Level Control (ELCR2)—Offset 4D1h

**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h

7			4				0
0	0	0	0	0	0	0	0
ELC_15_14			ELC_13	ELC_12_9			RSVD

Bit Range	Default and Access	Field Name (ID): Description
7:6	0h RW	<b>Edge Level Control (ELC_15_14):</b> In edge mode, (bit cleared), the interrupt is recognized by a low to high transition. In level mode (bit set), the interrupt is recognized by a high level. Bit 7 applies to IRQ15, and bit 6 to IRQ14.
5	0h RW	<b>Edge Level Control (ELC_13):</b> In edge mode, (bit cleared), the interrupt is recognized by a low to high transition. In level mode (bit set), the interrupt is recognized by a high level. This bit applies to IRQ13.
4:1	0h RW	<b>Edge Level Control (ELC_12_9):</b> In edge mode, (bit cleared), the interrupt is recognized by a low to high transition. In level mode (bit set), the interrupt is recognized by a high level. Bit 4 applies to IRQ12, bit 3 to IRQ11, bit 2 to IRQ10, and bit 1 to IRQ9.
0	0h RO	Reserved.

## 29.2 Interrupt PCR Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

**Table 29-2. Summary of Interrupt PCR Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
3100h	3100h	PIRQA Routing Control (PARC)—Offset 3100h	80h
3101h	3101h	PIRQB Routing Control (PBRC)—Offset 3101h	80h
3102h	3102h	PIRQC Routing Control (PCRC)—Offset 3102h	80h
3103h	3103h	PIRQD Routing Control (PDRC)—Offset 3103h	80h
3104h	3104h	PIRQE Routing Control (PERC)—Offset 3104h	80h
3105h	3105h	PIRQF Routing Control (PFRC)—Offset 3105h	80h
3106h	3106h	PIRQG Routing Control (PGRC)—Offset 3106h	80h
3107h	3107h	PIRQH Routing Control (PHRC)—Offset 3107h	80h
3140h	3141h	PCI Interrupt Route 0 (PIR0)—Offset 3140h	3210h
3142h	3143h	PCI Interrupt Route 1 (PIR1)—Offset 3142h	0h
3144h	3145h	PCI Interrupt Route 2 (PIR2)—Offset 3144h	0h
3146h	3147h	PCI Interrupt Route 3 (PIR3)—Offset 3146h	0h
3148h	3149h	PCI Interrupt Route 4 (PIR4)—Offset 3148h	0h
31FCh	31FFh	General Interrupt Control (GIC)—Offset 31FCh	0h
3200h	3203h	Interrupt Polarity Control 0 (IPC0)—Offset 3200h	FF0000h
3204h	3207h	Interrupt Polarity Control 1 (IPC1)—Offset 3204h	0h
3208h	320Bh	Interrupt Polarity Control 2 (IPC2)—Offset 3208h	0h



**Table 29-2. Summary of Interrupt PCR Registers (Continued)**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
320Ch	320Fh	Interrupt Polarity Control 3 (IPC3)—Offset 320Ch	0h
3300h	3303h	ITSS Power Reduction Control (ITSSPRC)—Offset 3300h	0h
3334h	3335h	Master Message Control (MMC)—Offset 3334h	0h


### 29.2.1 PIRQA Routing Control (PARC)—Offset 3100h

**Access Method**

**Type:** MSG Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 80h



Bit Range	Default and Access	Field Name (ID): Description
7	1h RW	<b>Interrupt Routing Enable (REN):</b> When cleared, the corresponding PIRQ is routed to one of the legacy interrupts specified in bits[3:0]. When set, the PIRQ is not routed to the 8259.
6:4	0h RO	Reserved.
3:0	0h RW	<b>IRQ Routing (IR):</b> Bits Mapping: 1001: IRQ9 1010: IRQ10 0011: IRQ3 1011: IRQ11 0100: IRQ4 1100: IRQ12 0101: IRQ5 0110: IRQ6 1110: IRQ14 0111: IRQ7 1111: IRQ15 Others: Reserved

### 29.2.2 PIRQB Routing Control (PBRC)—Offset 3101h

**Access Method**

**Type:** MSG Register  
(Size: 8 bits)

**Device:**  
**Function:**



**Default:** 80h

7			4				0
1	0	0	0	0	0	0	0
REN		RSVD			IR		

Bit Range	Default and Access	Field Name (ID): Description
7	1h RW	<b>Interrupt Routing Enable (REN):</b> When cleared, the corresponding PIRQ is routed to one of the legacy interrupts specified in bits[3:0]. When set, the PIRQ is not routed to the 8259.
6:4	0h RO	Reserved.
3:0	0h RW	<b>IRQ Routing (IR):</b> Bits Mapping: 1001: IRQ9 1010: IRQ10 0011: IRQ3 1011: IRQ11 0100: IRQ4 1100: IRQ12 0101: IRQ5 0110: IRQ6 1110: IRQ14 0111: IRQ7 1111: IRQ15 Others: Reserved

### 29.2.3 PIRQC Routing Control (PCRC)—Offset 3102h

**Access Method**

**Type:** MSG Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 80h

7			4				0
1	0	0	0	0	0	0	0
REN		RSVD			IR		



Bit Range	Default and Access	Field Name (ID): Description
7	1h RW	<b>Interrupt Routing Enable (REN):</b> When cleared, the corresponding PIRQ is routed to one of the legacy interrupts specified in bits[3:0]. When set, the PIRQ is not routed to the 8259.
6:4	0h RO	Reserved.
3:0	0h RW	<b>IRQ Routing (IR):</b> Bits Mapping: 1001: IRQ9 1010: IRQ10 0011: IRQ3 1011: IRQ11 0100: IRQ4 1100: IRQ12 0101: IRQ5 0110: IRQ6 1110: IRQ14 0111: IRQ7 1111: IRQ15 Others: Reserved

### 29.2.4 PIRQD Routing Control (PDRC)—Offset 3103h

**Access Method**

**Type:** MSG Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 80h

7			4				0
1	0	0	0	0	0	0	0
REN		RSVD			IR		



Bit Range	Default and Access	Field Name (ID): Description
7	1h RW	<b>Interrupt Routing Enable (REN):</b> When cleared, the corresponding PIRQ is routed to one of the legacy interrupts specified in bits[3:0]. When set, the PIRQ is not routed to the 8259.
6:4	0h RO	Reserved.
3:0	0h RW	<b>IRQ Routing (IR):</b> Bits Mapping: 1001: IRQ9 1010: IRQ10 0011: IRQ3 1011: IRQ11 0100: IRQ4 1100: IRQ12 0101: IRQ5 0110: IRQ6 1110: IRQ14 0111: IRQ7 1111: IRQ15 Others: Reserved

### 29.2.5 PIRQE Routing Control (PERC)—Offset 3104h

**Access Method**

**Type:** MSG Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 80h

7			4				0
1	0	0	0	0	0	0	0
REN			RSVD			IR	



Bit Range	Default and Access	Field Name (ID): Description
7	1h RW	<b>Interrupt Routing Enable (REN):</b> When cleared, the corresponding PIRQ is routed to one of the legacy interrupts specified in bits[3:0]. When set, the PIRQ is not routed to the 8259.
6:4	0h RO	Reserved.
3:0	0h RW	<b>IRQ Routing (IR):</b> Bits Mapping: 1001: IRQ9 1010: IRQ10 0011: IRQ3 1011: IRQ11 0100: IRQ4 1100: IRQ12 0101: IRQ5 0110: IRQ6 1110: IRQ14 0111: IRQ7 1111: IRQ15 Others: Reserved

### 29.2.6 PIRQF Routing Control (PFRC)—Offset 3105h

**Access Method**

**Type:** MSG Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 80h

7			4				0
1	0	0	0	0	0	0	0
REN		RSVD			IR		





Bit Range	Default and Access	Field Name (ID): Description
7	1h RW	<b>Interrupt Routing Enable (REN):</b> When cleared, the corresponding PIRQ is routed to one of the legacy interrupts specified in bits[3:0]. When set, the PIRQ is not routed to the 8259.
6:4	0h RO	Reserved.
3:0	0h RW	<b>IRQ Routing (IR):</b> Bits Mapping: 1001: IRQ9 1010: IRQ10 0011: IRQ3 1011: IRQ11 0100: IRQ4 1100: IRQ12 0101: IRQ5 0110: IRQ6 1110: IRQ14 0111: IRQ7 1111: IRQ15 Others: Reserved

### 29.2.7 PIRQ Routing Control (PGRC)—Offset 3106h

**Access Method**

**Type:** MSG Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 80h

7			4				0
1	0	0	0	0	0	0	0
REN			RSVD			IR	



Bit Range	Default and Access	Field Name (ID): Description
7	1h RW	<b>Interrupt Routing Enable (REN):</b> When cleared, the corresponding PIRQ is routed to one of the legacy interrupts specified in bits[3:0]. When set, the PIRQ is not routed to the 8259.
6:4	0h RO	Reserved.
3:0	0h RW	<b>IRQ Routing (IR):</b> Bits Mapping: 1001: IRQ9 1010: IRQ10 0011: IRQ3 1011: IRQ11 0100: IRQ4 1100: IRQ12 0101: IRQ5 0110: IRQ6 1110: IRQ14 0111: IRQ7 1111: IRQ15 Others: Reserved

### 29.2.8 PIRQH Routing Control (PHRC)—Offset 3107h

**Access Method**

**Type:** MSG Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 80h

7			4				0
1	0	0	0	0	0	0	0
REN		RSVD			IR		



Bit Range	Default and Access	Field Name (ID): Description
7	1h RW	<b>Interrupt Routing Enable (REN):</b> When cleared, the corresponding PIRQ is routed to one of the legacy interrupts specified in bits[3:0]. When set, the PIRQ is not routed to the 8259.
6:4	0h RO	Reserved.
3:0	0h RW	<b>IRQ Routing (IR):</b> Bits Mapping: 1001: IRQ9 1010: IRQ10 0011: IRQ3 1011: IRQ11 0100: IRQ4 1100: IRQ12 0101: IRQ5 0110: IRQ6 1110: IRQ14 0111: IRQ7 1111: IRQ15 Others: Reserved

### 29.2.9 PCI Interrupt Route 0 (PIR0)—Offset 3140h

**Access Method**

**Type:** MSG Register  
(Size: 16 bits)

**Device:**  
**Function:**

**Default:** 3210h

15		12		8		4		0
0	0	1	1	0	0	1	0	0
RSVD	IDR		RSVD	ICR		RSVD	IBR	
							IAR	



Bit Range	Default and Access	Field Name (ID): Description
15	0h RO	Reserved.
14:12	3h RW	<b>Interrupt D Pin Route (IDR):</b> Indicates which PIRQ in PCH is connected to the INTD# pin reported for device 31 functions: Bits    Pin                      Bits    Pin 0h    PIRQA#                      4h    PIRQE# 1h    PIRQB#                      5h    PIRQF# 2h    PIRQC#                      6h    PIRQG# 3h    PIRQD#                      7h    PIRQH#
11	0h RO	Reserved.
10:8	2h RW	<b>Interrupt C Pin Route (ICR):</b> See the IDR description. This field applies to INTC#
7	0h RO	Reserved.
6:4	1h RW	<b>Interrupt B Pin Route (IBR):</b> See the IDR description. This field applies to INTB#.
3	0h RO	Reserved.
2:0	0h RW	<b>Interrupt A Pin Route (IAR):</b> See the IDR description. This field applies to INTA#.

### 29.2.10 PCI Interrupt Route 1 (PIR1)—Offset 3142h

Same definition as PIR0.

### 29.2.11 PCI Interrupt Route 2 (PIR2)—Offset 3144h

Same definition as PIR0, except this register applies to Device 29 functions.

### 29.2.12 PCI Interrupt Route 3 (PIR3)—Offset 3146h

Same definition as PIR0, except this register applies to Device 28 functions.

### 29.2.13 PCI Interrupt Route 4 (PIR4)—Offset 3148h

Same definition as PIR0, except this register applies to Device 27 functions.

### 29.2.14 General Interrupt Control (GIC)—Offset 31FCh

Note: FEC10000h - FEC3FFFFh is allocated to PCIe when Port I/OxApic Enable (PAE) bit is set.


#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17	0h RW	<b>Alternate Access Mode Enable (AME):</b> When set, read only registers can be written, and write only registers can be read.
16	0h RW	<b>Shutdown Policy Select (SDPS):</b> When cleared (default) the PCH will update INIT# in response to the shutdown Vendor Defined Message (VDM). When set to 1, PCH will treat the shutdown VDM similar to receiving a CF9h I/O write, and will drive PLTRST# active. See Reset Behavior for variations on whether power is cycled due to this reset source depending on the programming of other bits. BIOS note: This register is reset any time PLTRST# asserts.
15:9	0h RW	<b>MAX_IRQ_ENTRY_SIZE (MAXIRQSIZE):</b> This field indicates the size of the IOAPIC entry. The default size is 120 entries. 0000000: 120 entry size 0000001: 24 entry size (Legacy mode) 0000010 - 1111111: Reserved
8:1	0h RO	Reserved.
0	0h RO/P	<b>CPU Shutdown Status (CPUSDSTS):</b> This bit is set to 1 if the CPU sends the Shutdown Special cycle message. The Shutdown Message is recognized as an INIT# event if the Shutdown Policy Select = 0, else PCH shall treat the Shutodwn Special cycle as a request for CF9 Hard Reset. This is a sticky Read Only bit that is only reset by a loss of core power.


### 29.2.15 Interrupt Polarity Control 0 (IPC0)—Offset 3200h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** FF0000h



Bit Range	Default and Access	Field Name (ID): Description
31:0	FF0000h RW	<b>IRQ 31-0 Active High Polarity Disable (IPC0_IRQxAHPOLDIS):</b> When set to 1, the interrupt polarity associated with IRQ31 down to IRQ0 is inverted to appear as Active Low to IOAPIC. When set to 0, the interrupt is appears as Active High to IOAPIC.


### 29.2.16 Interrupt Polarity Control 1 (IPC1)—Offset 3204h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>IRQ 63-32 Active High Polarity Disable (IPC1_IRQAHPOLDIS):</b> When set to 1, the interrupt polarity associated with IRQ63 down to IRQ32 is inverted to appear as Active Low to IOAPIC. When set to 0, the interrupt is appears as Active High to IOAPIC.




### 29.2.17 Interrupt Polarity Control 2 (IPC2)—Offset 3208h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW	<b>IRQ 95-64 Active High Polarity Disable (IPC2_IRQAHPOLDIS):</b> When set to 1, the interrupt polarity associated with IRQ95 down to IRQ64 is inverted to appear as Active Low to IOAPIC. When set to 0, the interrupt is appears as Active High to IOAPIC.


### 29.2.18 Interrupt Polarity Control 3 (IPC3)—Offset 320Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:0	0h RW	<b>IRQ 119-96 Active High Polarity Disable (IPC3_IRQAHPOLDIS):</b> When set to 1, the interrupt polarity associated with IRQ119 down to IRQ96 is inverted to appear as Active Low to IOAPIC. When set to 0, the interrupt is appears as Active High to IOAPIC.

### 29.2.19 ITSS Power Reduction Control (ITSSPRC)—Offset 3300h


Power controls for the entire interrupt and timer subsystem.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)


**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3	0h RW	<b>HPET Dynamic Clock Gating Enable (HPETDCGE):</b> When set, the HPET enables dynamic clock gating.
2	0h RW	<b>8254 Static Clock Gating Enable (CGE8254):</b> When set, the 8254 timer is disabled statically. This bit shall be set by BIOS if the 8254 feature is not needed in the system or before BIOS hands off the system that supports C11. Normal operation of 8254 requires this bit to 0.
1	0h RW	<b>Sideband Dynamic Clock Gating Enable (SBDCGE):</b> Setting this bit will enable all dynamic clock gating of the Sideband Clock domain.
0	0h RW	<b>PCI Dynamic Clock Gating Enable (PCIDCGE):</b> Setting this bit will enable dynamic clock gating for the Interrupt and Timer Sub System Core Logic.






## 29.2.20 Master Message Control (MMC)—Offset 3334h

### Access Method

**Type:** MSG Register  
(Size: 16 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:1	0h RO	Reserved.
0	0h RW/V	<b>Master Message Enable (MSTRMSG_EN):</b> When set, allows Interrupt and Timer Subsystem (ITSS) to release any pending/in progress IOAPIC memory write, HPET memory write, virtual wire event or error messages to the IO fabric. When cleared, ITSS prevents these messages from being issued to the IO fabric.

§ §



## 30 Real Time Clock (RTC)

### 30.1 RTC Indexed Registers Summary

The RTC contains two sets of indexed registers that are accessed using the two separate Index and Target registers (70h/71h or 72h/73h), as shown in the following table:

RTC (Standard) RAM Bank

Index	Name
00h	Seconds
01h	Seconds Alarm
02h	Minutes
03h	Minutes Alarm
04h	Hours
05h	Hours Alarm
06h	Day of Week
07h	Day of Month
08h	Month
09h	Year
0Ah	Register A
0Bh	Register B
0Ch	Register D
0Dh	Register D
0Bh-7Fh	114 Bytes of User RAM

**Table 30-1. Summary of RTC Indexed Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	0h	Seconds (Sec)—Offset 0h	0h
1h	1h	Seconds Alarm (Sec_Alarm)—Offset 1h	0h
2h	2h	Minutes (Minutes)—Offset 2h	0h
3h	3h	Minutes Alarm (Minutes_Alarm)—Offset 3h	0h
4h	4h	Hours (Hours)—Offset 4h	0h
5h	5h	Hours Alarm (Hours_Alarm)—Offset 5h	0h
6h	6h	Day of Week (Day_of_Week)—Offset 6h	0h
7h	7h	Day of Month (Day_of_Month)—Offset 7h	0h
8h	8h	Month (Month)—Offset 8h	0h
9h	9h	Year (Year)—Offset 9h	0h
Ah	Ah	Register A (RTC_REGA)—Offset Ah	20h
Bh	Bh	Register B - General Configuration (Register_B)—Offset Bh	0h
Ch	Ch	Register C - Flag Register (Register_C)—Offset Ch	0h
Dh	Dh	Register D - Flag Register (Register_D)—Offset Dh	80h

#### 30.1.1 Seconds (Sec)—Offset 0h

Seconds



### 30.1.2 Seconds Alarm (Sec\_Alarm)—Offset 1h

Seconds Alarm

### 30.1.3 Minutes (Minutes)—Offset 2h

Minutes

### 30.1.4 Minutes Alarm (Minutes\_Alarm)—Offset 3h

Minutes Alarm

### 30.1.5 Hours (Hours)—Offset 4h

Hours

### 30.1.6 Hours Alarm (Hours\_Alarm)—Offset 5h

Hours Alarm

### 30.1.7 Day of Week (Day\_of\_Week)—Offset 6h

Day of Week

### 30.1.8 Day of Month (Day\_of\_Month)—Offset 7h

Day of Month

### 30.1.9 Month (Month)—Offset 8h

Month

### 30.1.10 Year (Year)—Offset 9h

Year

### 30.1.11 Register A (RTC\_REGA)—Offset Ah

This register is used for general configuration of the RTC functions. None of the bits are affected by RSMRST# or any other reset signal.

#### Access Method

**Type:** Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 20h



7			4				0
0	0	1	0	0	0	0	0
UIP	DV			RS			

Bit Range	Default and Access	Field Name (ID): Description																																																																																					
7	0h RW	<p><b>UPDATE IN PROGRESS (UIP):</b> This bit may be monitored as a status flag.</p> <p>0 = Update cycle will not start for at least 488 micro-seconds. The time, calendar, and alarm information in RAM is always available when the UIP bit is 0.</p> <p>1 = The update is soon to occur or is in progress.</p>																																																																																					
6:4	2h RW	<p><b>Division Chain Select (DV):</b> These three bits control the divider chain for the oscillator, and are not affected by RSMRST# or any other reset signal. DV2 corresponds to bit 6.</p> <table border="1"> <thead> <tr> <th>DV2</th> <th>DV1</th> <th>DV0</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Normal Operation</td> </tr> <tr> <td>1</td> <td>1</td> <td>X</td> <td>Divider Reset</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Bypass 15 stages (test mode only)</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Bypass 10 stages (test mode only)</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Bypass 5 stages (test mode only)</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Invalid</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Invalid</td> </tr> </tbody> </table>	DV2	DV1	DV0	Function	0	1	0	Normal Operation	1	1	X	Divider Reset	1	0	1	Bypass 15 stages (test mode only)	1	0	0	Bypass 10 stages (test mode only)	0	1	1	Bypass 5 stages (test mode only)	0	0	1	Invalid	0	0	0	Invalid																																																					
DV2	DV1	DV0	Function																																																																																				
0	1	0	Normal Operation																																																																																				
1	1	X	Divider Reset																																																																																				
1	0	1	Bypass 15 stages (test mode only)																																																																																				
1	0	0	Bypass 10 stages (test mode only)																																																																																				
0	1	1	Bypass 5 stages (test mode only)																																																																																				
0	0	1	Invalid																																																																																				
0	0	0	Invalid																																																																																				
3:0	0h RW	<p><b>Rate Select (RS):</b> Selects one of 13 taps of the 15 stage divider chain. The selected tap can generate a periodic interrupt if the PIE bit is set in Register B. Otherwise this tap will set the PF flag of Register C. If the periodic interrupt is not to be used, these bits should all be set to zero. RS3 corresponds to bit 3.</p> <table border="1"> <thead> <tr> <th>RS3[4p]</th> <th>RS2</th> <th>RS1</th> <th>RS0</th> <th>Periodic Rate</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>Interrupt never toggles</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>3.90625 ms</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>7.8125 ms</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>122.070 s</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>244.141 s</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>488.281 s</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>976.5625s</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1.953125 ms</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>3.90625 ms</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>7.8125 ms</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>15.625 ms</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>31.25 ms</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>62.5 ms</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>125 ms</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>250 ms</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>500 ms</td> </tr> </tbody> </table>	RS3[4p]	RS2	RS1	RS0	Periodic Rate	0	0	0	0	Interrupt never toggles	0	0	0	1	3.90625 ms	0	0	1	0	7.8125 ms	0	0	1	1	122.070 s	0	1	0	0	244.141 s	0	1	0	1	488.281 s	0	1	1	0	976.5625s	0	1	1	1	1.953125 ms	1	0	0	0	3.90625 ms	1	0	0	1	7.8125 ms	1	0	1	0	15.625 ms	1	0	1	1	31.25 ms	1	1	0	0	62.5 ms	1	1	0	1	125 ms	1	1	1	0	250 ms	1	1	1	1	500 ms
RS3[4p]	RS2	RS1	RS0	Periodic Rate																																																																																			
0	0	0	0	Interrupt never toggles																																																																																			
0	0	0	1	3.90625 ms																																																																																			
0	0	1	0	7.8125 ms																																																																																			
0	0	1	1	122.070 s																																																																																			
0	1	0	0	244.141 s																																																																																			
0	1	0	1	488.281 s																																																																																			
0	1	1	0	976.5625s																																																																																			
0	1	1	1	1.953125 ms																																																																																			
1	0	0	0	3.90625 ms																																																																																			
1	0	0	1	7.8125 ms																																																																																			
1	0	1	0	15.625 ms																																																																																			
1	0	1	1	31.25 ms																																																																																			
1	1	0	0	62.5 ms																																																																																			
1	1	0	1	125 ms																																																																																			
1	1	1	0	250 ms																																																																																			
1	1	1	1	500 ms																																																																																			

### 30.1.12 Register B - General Configuration (Register\_B)—Offset Bh

**Access Method**



**Type:** Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h

7			4				0
0	0	0	0	0	0	0	0
SET	PIE	AIE	UIE	SQWE	DM	HOURFORM	DSE

Bit Range	Default and Access	Field Name (ID): Description
7	0h RW	<b>Update Cycle Inhibit (SET):</b> Enables/Inhibits the update cycles. 0 = Update cycle occurs normally once each second. 1 = A current update cycle will abort and subsequent update cycles will not occur until SET is returned to zero. When set is one, the BIOS may initialize time and calendar bytes safely. This bit is not affected by RSMRST# nor any other reset signal. Note: Software must ensure this bit is at least transitioned from '1' to '0' once whenever the RTC coin battery is inserted. This is to ensure that the internal RTC time updates occur properly.
6	0h RW	<b>Periodic Interrupt Enable (PIE):</b> 0 = Disabled. 1 = Enabled. Allows an interrupt to occur with a time base set with the RS bits of register A. This bit is cleared by RSMRST# assertion, but not on any other reset.
5	0h RW	<b>Alarm Interrupt Enable (AIE):</b> 0 = Disabled. 1 = Enabled. Allows an interrupt to occur when the AF is set from an alarm match from the update cycle. An alarm can occur once a second, one an hour, once a day, or once a month. This bit is cleared by RTCRST# assertion, but not on any other reset.
4	0h RW	<b>Update-ended Interrupt Enable: (UIE):</b> 0 = Disabled. 1 = Enabled. Allows an interrupt to occur when the update cycle ends. This bit is cleared by RSMRST# assertion, but not on any other reset.
3	0h RW	<b>Square Wave Enable (SQWE):</b> The Square Wave Enable bit serves no function in this device, yet is left in this register bank to provide compatibility with the Motorola 146818B. There is not SQW pin on this device. This bit is cleared by RSMRST# assertion, but not on any other reset.



Bit Range	Default and Access	Field Name (ID): Description
2	0h RW	<b>Data Mode (DM):</b> This bit specifies either binary or BCD data representation. 0 = BCD. 1 = Binary. This bit is not affected by RSMRST# nor any other reset signal.
1	0h RW	<b>Hour Format (HOURFORM):</b> This bit indicates the hour byte format. 0 = Twelve-hour mode is selected. In twelve hour mode, the seventh bit represents AM as zero and PM as one. 1 = Twenty-four hour mode is selected. This bit is not affected by RSMRST# nor any other reset signal.
0	0h RW	<b>Daylight Savings Enable (DSE):</b> The Daylight Savings Enable bit triggers two special hour updates per year when set to one. One is on the first Sunday in April, where time increments from 1:59:59 AM to 3:00:00 AM. The other is the last Sunday in October when the time first reaches 1:59:59 AM, it is changed to 1:00:00 AM. The time must increment normally for at least two update cycles (seconds) previous to these conditions for the time change to occur properly. These special update conditions do not occur when the DSE bit is set to zero. The days for the hour adjustment are those specified in United States federal law as of 1987, which is different than previous years. If BUC.DSO bit is set, the DSE bit continues to be a R/W bit, but Daylight Saving is disabled regardless of the DSE bit. This bit is not affected by RSMRST# nor any other reset signal.

### 30.1.13 Register C - Flag Register (Register\_C)—Offset Ch

**Access Method**

**Type:** Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h

7			4				0
0	0	0	0	0	0	0	0
IRQF	PF	AF	UF			RSVD	



Bit Range	Default and Access	Field Name (ID): Description
7	0h RO	<b>Interrupt Request Flag (IRQF):</b> Interrupt Request Flag = (PF * PIE) + (AF * AIE) + (UF * UFE). This also causes the RTC Interrupt to be asserted. This bit is cleared upon RSMRST# assertion or a read of Register C.
6	0h RO	<b>Periodic Interrupt Flag (PF):</b> Periodic interrupt Flag will be one when the tap as specified by the RS bits of register A is one. If no taps are specified, this flag bit will remain at zero. This bit is cleared upon RSMRST# assertion or a read of Register C.
5	0h RO	<b>Alarm Flag (AF):</b> Alarm Flag will be high after all Alarm values match the current time. This bit is cleared upon RTCRST# assertion or a read of Register C.
4	0h RO	<b>Update-ended Flag (UF):</b> Updated-ended flag will be high immediately following an update cycle for each second. The bit is cleared upon RSMRST# assertion or a read of Register C.
3:0	0h RO	Reserved.

### 30.1.14 Register D - Flag Register (Register\_D)—Offset Dh

#### Access Method

**Type:** Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 80h

7		4		0
1	0	0	0	0
VRT	RSVD		Date_Alarm	



Bit Range	Default and Access	Field Name (ID): Description
7	1h RW	<b>Valid RAM and Time Bit (VRT):</b> This bit is hard-wired to 1 in the RTC power well. This bit should always be written as a 0 for write cycle, however it will return a 1 for read cycles.
6	0h RO	Reserved.
5:0	0h RW	<b>Date Alarm (Date_Alarm):</b> These bits store the date of month alarm value. If set to 000000, then a dont care state is assumed. The host must configure the dates alarm for these bits to do anything, yet they can be written at any time. If the date alarm is not enabled, these bits will return zeros to mimic the functionality of the Motorola 146818B. These bits are not affected by any reset assertion.

## 30.2 RTC PCR Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

Table 30-2. Summary of RTC PCR Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
3400h	3403h	RTC Configuration (RC)—Offset 3400h	0h
3414h	3414h	Backed Up Control (BUC)—Offset 3414h	0h
3F04h	3F07h	RTC Update In Progress SMI Control (UIPSMI)—Offset 3F04h	0h

### 30.2.1 RTC Configuration (RC)—Offset 3400h

All bits in this register are in the Primary Well and cleared by PLTRST# assertion.

#### Access Method

**Type:** Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0
BILD			RSVD				HPM_HW_DIS HPM_SW_DIS	UL LL UE RSVD





Bit Range	Default and Access	Field Name (ID): Description
31	0h RWLO	<b>Bios Interface Lock-Down (BILD):</b> When set, prevents RTC version of TS (BUC.TS) from being changed. This bit can only be written from 0 to 1 once. This BILD bit has a different function compared to LPC, SPI and eSPI version but BIOS should set all the corresponding bits after reset in order to lock down the BIOS interface correctly.
30:7	0h RO	Reserved.
6	0h RW	<b>RTC High Power Mode HW Disable (HPM_HW_DIS):</b> 0 = HW control of the RTC internal VRM is disabled. 1 = The internal VRM that generates the rtc well supply voltage in SUS mode is disabled when SLP_S0# is asserted.
5	0h RW	<b>RTC High Power Mode SW Disable (HPM_SW_DIS):</b> 0 = The internal VRM powers the rtc well when RSMRST# is '1'. (default) 1 = The internal VRM that generates the rtc well supply voltage in SUS mode is disabled.
4	0h RWLO	<b>Upper 128 Byte Lock (UL):</b> When set, bytes 38h-3Fh in the upper 128 byte bank of RTC RAM are locked and cannot be accessed. Writes will be dropped and reads will not return any guaranteed data. Bit reset on system reset.
3	0h RWLO	<b>Lower 128 Byte Lock (LL):</b> When set, bytes 38h-3Fh in the lower 128 byte bank of RTC RAM are locked and cannot be accessed. Writes will be dropped and reads will not return any guaranteed data. Bit reset on system reset.
2	0h RW	<b>Upper 128 Byte Enable (UE):</b> When set, the upper 128 byte bank of RTC RAM can be accessed.
1:0	0h RO	Reserved.

### 30.2.2 Backed Up Control (BUC)—Offset 3414h

All bits in this register are in the RTC well and only cleared by RTCRST# assertion.

#### Access Method

**Type:** Register  
(Size: 8 bits)

**Device:**  
**Function:**

**Default:** 0h

7			4				0
0	0	0	0	0	0	0	0
	RSVD		LanDisable	DSO	NDE	RSVD	TS



Bit Range	Default and Access	Field Name (ID): Description
7:6	0h RO	Reserved.
5	0h RW/RO/F/L	<b>LAN Disable (LanDisable):</b> 0 = LAN is Enabled 1 = LAN is Disabled. This register is reset to 0 on RTCRST# assertion. If the Function Disable SUS Well Lockdown register is set, this bit can not be changed by software.
4	0h RW	<b>Daylight Savings Override (DSO):</b> 0 = The DSE bit in the RTC register B bit(0) is a RW bit that is configurable by software to enable the daylight savings. 1 = The DSE bit in the RTC Register B bit(0) is a RW bit but has no effect, daylight savings is hard-disabled internally. System BIOS shall configure this bit accordingly during the boot process before RTC time is initialized.
3	0h RW	<b>NetDetect Enable (NDE):</b> If this bit is '1' and the South MLink Enable bit is '0' (ME PM RTCPMCFG.SMLEN), then the GPIO(14) input signal is muxed onto the South MLink MLCLK pin as a NetDetect Request signal to the wireless LAN component. If the South MLink Enable bit is a '1', then the South MLink MLCLK pin is used as MLCLK, independent of the value of this register. If both the South MLink Enable bit is '0' and this NetDetect Enable bit is '0', then the South MLink MLCLK pin is tri-stated. This register is in the RTC well instead of the SUS well to maintain state if the SUS well power is removed in S4.
2:1	0h RO	Reserved.
0	0h RW	<b>Top Swap (TS):</b> 0 = PCH will not invert A16, A17 or A18. 1 = PCH will invert A16, A17 or A18 for cycles going to the BIOS space. If booting from SPI LPC (FWH), then the boot-block size is 64 KB and A16 is inverted if Top Swap is enabled. If booting from SPI, then the Top Swap Block size soft strap determines if A16, A17 or A18 should be inverted if Top Swap is enabled. If PCH is strapped for Top Swap (GPP_B14/SPKR is high at rising edge of PCH_PWROK), then this bit cannot be cleared by software. The strap jumper should be removed and the system rebooted.


### 30.2.3 RTC Update In Progress SMI Control (UIPSMI)—Offset 3F04h

#### Access Method

**Type:** Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17	0h RWC	<b>RTC UIP Low-to-High (UIP_L2H)</b>
16	0h RWC	<b>RTC UIP High-to-Low (UIP_H2L)</b>
15:2	0h RO	Reserved.
1	0h RWC	<b>RTC UIP Low-to-High SMI Enable (UIP_L2H_SMI_en):</b> When this bit is set, a '1' in bit 17 will assert the internal SMI signal to the Power Management SMI logic.
0	0h RWC	<b>RTC UIP High-to-Low SMI Enable (UIP_H2L_SMI_en):</b> When this bit is set, a '1' in bit 16 will assert the internal SMI signal to the Power Management SMI logic.

§ §






### 31.1.2 TCO\_DAT\_IN Register (TDI)—Offset 2h

**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<b>TCO_DAT_IN (TDI):</b> Data Register for passing commands from the OS to the SMI handler. Writes to this register will cause an SMI and set the OS_TCO_SMI bit in the TCO_STS register.


### 31.1.3 TCO\_DAT\_OUT Register (TDO)—Offset 3h

**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<b>TCO_DAT_OUT (TDO):</b> Data Register for passing commands from the SMI handler to the OS. Writes to this register will set the TCO_INT_STS bit in the TCO_STS register. It also causes an interrupt, as selected by the TCO_IRQ_SEL bits.

### 31.1.4 TCO1\_STS Register (TSTS1)—Offset 4h

Unless otherwise indicated, these bits are sticky and are cleared by writing a 1 to the corresponding bit position.

**Access Method**



**Type:** IO Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h

15	0	0	0	12	0	0	0	0	8	0	0	0	0	4	0	0	0	0
	RSVD		TCO_SLVSEL	CPUSERR_STS	RSVD	CPUSMI_STS	CPUSCI_STS	BIOSWR_STS	NEWCENTURY_STS		RSVD		TIMEOUT	TCO_INT_STS	OS_TCO_SMI	NMI2SMI_STS		

Bit Range	Default and Access	Field Name (ID): Description
15:14	0h RO	Reserved.
13	0h RO/Strap	<b>TCO Slave Select (TCO_SLVSEL):</b> This register bit indicates the value of TCO Slave Select Soft Strap.
12	0h RW/1C	<b>CPUSERR_STS (CPUSERR_STS):</b> This bit is set to 1 if the CPU complex sends a DMI special cycle message indicating that it wants to cause an SERR#. The software must read the MCH to find out why it wanted the SERR#. Software must write a 1 back to this bit to clear it.
11	0h RO	Reserved.
10	0h RW/1C	<b>CPUSMI_STS (CPUSMI_STS):</b> This bit is set to 1 if the CPU complex sends a DMI special cycle message indicating that it wants to cause an SMI. The software must read the CPU to find out why it wanted the SMI. Software must write a 1 back to this bit to clear it.
9	0h RW/1C	<b>CPUSCI_STS:</b> This bit is set to 1 if the CPU complex sends a DMI special cycle message indicating that it wants to cause an SCI. The software must read the CPU to find out why it wanted the SCI. Software must write a 1 back to this bit to clear it.
8	0h RW/1C	<b>BIOSWR_STS:</b> Intel PCH sets this bit to 1 and generates an SMI# to indicate an illegal attempt to write to the BIOS located in the FWH that is accessed over the LPC. This occurs when either: a) The BIOSWP bit is changed from 0 to 1 and the LE bit is also set, or b) Any write is attempted to the BIOS and the BIOSWP bit is also set. This bit doesn't get set to 1 when: 1) a or b above occurs on eSPI controller. 2) a or b above occurs on SPI Flash controller. Note: On write cycles attempted to the 4MB lower alias to the BIOS space, the BIOSWR_STS bit will not be set.



Bit Range	Default and Access	Field Name (ID): Description
7	0h RW/1C	<p><b>NEWCENTURY_STS (NEWCENTURY_STS):</b> This bit will be set when the year rolls over from 1999 to 2000. If the bit is already 1, it will remain 1. This bit can be cleared either by software writing a 1 back to the bit position, or by RTCRST# going active. When this bit is set, an SMI# will be generated. However, this will not be a wake event (i.e. if the system is in a sleeping state when the NEWCENTURY_STS bit is set, the system will not wake up). Note: This bit 7 is not valid when the RTC battery is first put in (or if the RTC battery does not provide sufficient power when the system is unplugged). Software can determine that the RTC well was not maintained by checking the RTC_PWR_STS bit (GEN_PMCON_3 register in the Power Management Controller, D31:F2:A4, bit 2) or by other means (such as doing a checksum on the RTC RAM array). If the RTC well is determined to not have been maintained, the BIOS should set the time to a legal value and then clear the NEWCENTURY_STS bit. Note: This bit may take up to 3 RTCCLKs for the bit to be cleared when a 1 is written to the bit to clear it. After writing a 1 to the NEWCENTURY_STS bit, software should also not exit the SMI handler until after the bit has been cleared. This is to make sure the SMI is not re-entered. BIOS Assumption: When booting, the BIOS checks the NEWCENTURY_STS bit. If set, the BIOS should increment the value in the RTC RAM register associated with the century. The BIOS should then clear the NEWCENTURY_STS bit. This scenario would occur if the system was asleep when the century rolls over. If the system is in an S0 state (not sleeping) and the SMI# occurs with the NEWCENTURY_STS bit sets, the SMI handler should increment the value in the RTC RAM register and clear the NEWCENTURY_STS bit.</p>
6:4	0h RO	Reserved.
3	0h RW/1C	<p><b>TIMEOUT (TIMEOUT):</b> Bit set to 1 by Intel PCH to indicate that the SMI was caused by TCO timer reaching 0. Note: The SMI handler should clear this bit to prevent an immediate re-entry to the SMI handler.</p>
2	0h RW/1C	<p><b>TCO_INT_STS (TCO_INT_STS):</b> Bit set to 1 when SMI handler caused the interrupt by writing to the TCO_DAT_OUT register.</p>
1	0h RW/1C	<p><b>OS_TCO_SMI:</b> Bit set to 1 when OS code caused an SMI# by writing to the TCO_DAT_IN register.</p>
0	0h RO/V	<p><b>NMI2SMI_STS:</b> The PCH sets this bit when an SMI# occurs because an event occurred that would otherwise have caused an NMI.</p>

### 31.1.5 TCO2\_STS Register (TSTS2)—Offset 6h

#### Access Method



**Type:** IO Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h

15	12	8	4	0
0	0	0	0	0
RSVD			SMLINK_SLAVE_SMI_STS	RSVD
				SECOND_TO_STS
				INTRD_DET

Bit Range	Default and Access	Field Name (ID): Description
15:5	0h RO	Reserved.
4	0h RW/1C	<p><b>SMLINK_SLAVE_SMI_STS:</b> The PCH will set this bit to 1 when it receives the SMI message (encoding 08h in the command type) on the SMLinks Slave Interface.</p> <p>Software clears the bit by writing a 1 to this bit position. This bit is in the resume well. It is reset by RSMRST#, but not by the PCI Reset associated with exit from S3-S5 states. This allows the software (presumably BIOS) to get the interrupt, see this new bit set, and decidedly go into the pre-determined (by local policy) sleep state.</p>





Bit Range	Default and Access	Field Name (ID): Description
3:2	0h RO	Reserved.
1	0h RW/1C	<b>SECOND_TO_STS:</b> Intel PCH sets this bit to 1 to indicate that the TIMEOUT bit had been (or is currently) set and a second timeout occurred before the TCO_RLD register was written. If this bit is set and the NO_REBOOT config bit is 0, then the Intel PCH will reboot the system after the second timeout. The reboot is done by asserting PLTRST#. This bit is only cleared by writing a 1 to this bit or by a RSMRST#.
0	0h RW/1C	<b>INTRD_DET (INTRD_DET):</b> The bit is set to 1 by the PCH to indicate that an intrusion was detected. This bit is cleared by writing a 1 to this bit or by RTCRST#. Note: This bit has a recovery time. After writing a 1 to this bit position (to clear it), the bit may be read back as a 1 for up to 65 microseconds before it is read as a 0. Software must be aware of this recovery time when reading this bit after clearing it. Note: If the INTRUDER# signal is active when the software attempts to clear the INTRD_DET bit, the bit will remain as a 1, and the SMI# will be generated again immediately. The SMI handler can clear the INTRD_SEL bits to avoid further SMIs. However, if the INTRUDER# signal goes inactive and then active again, there will not be further SMIs. If the INTRUDER# signal goes inactive some point after the INTRD_DET bit is written as a 1, then the INTRD_DET signal will go to a 0 when INTRUDER# input signal goes inactive. Note that this is slightly different than a classic sticky bit, since most sticky bits would remain active indefinitely when the signal goes active and would immediately go inactive when a 1 is written to the bit.

### 31.1.6 TCO1\_CNT Register (TCTL1)—Offset 8h

#### Access Method

**Type:** IO Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h

15	12	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD	TCO_LOCK TCO_TMR_HALT	NMI2SMI_EN NMI_NOW	RSVD	



Bit Range	Default and Access	Field Name (ID): Description
15:13	0h RO	Reserved.
12	0h RW	<b>TCO_LOCK:</b> When set to 1, this bit prevents writes from changing the TCO_EN bit (in offset 30h of Power Management I/O space). Once this bit is set to 1, it can not be cleared by software writing a 0 to this bit location. A core-well reset is required to change this bit from 1 to 0. This bit defaults to 0.
11	0h RW	<b>TCO_TMR_HALT:</b> 1 = The TCO timer will halt. It will not count, and thus cannot reach a value that would cause an SMI# or to cause the SECOND_TO_STS bit to be set. This will also prevent rebooting. 0 = The TCO timer is enabled to count. This is the default.
10	0h RW	<b>Reserved</b>
9	0h RW	<b>NMI2SMI_EN:</b> Setting this bit 1 forces all NMIs to instead cause an SMI#, and will be reported in the TCO1_STS register. NMI2SMI_EN bit is set AND the NMI_EN# bit is set to 0, the NMI# will be routed to cause an SMI#. No NMI will be caused. However, if the GBL_SMI_EN bit is not set, then no SMI# will be generated, either. If NMI2SMI_EN is set but the NMI_EN# bit is set to 1, then no NMI or SMI# will be generated. The following table shows the possible combinations: NMI_EN#, GBL_SMI_EN 00: No SMI# based on NMI events (since no SMI# at all because SMI_EN = 0) 01: SMI# will be caused based on NMI events 10: No SMI# at all because SMI_EN is 0 11: No SMI# based on NMI events because NMI_EN#=1
8	0h RW	<b>NMI_NOW:</b> Writing a 1 to this bit causes an NMI. This allows the BIOS or SMI handler to force entry to the NMI handler. The NMI handler is expected to clear this bit. Another NMI will not be generated until the bit is cleared by writing a 1 back to the same bit position.
7:0	0h RO	Reserved.

### 31.1.1.7 TCO2\_CNT Register (TCTL2)—Offset Ah

#### Access Method

**Type:** IO Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 4

**Default:** 8h



15	12	8	4	0
0	0	0	0	0
RSVD			OS_POLICY	SMB_ALERT_DISABLE
			INTRD_SEL	RSVD

Bit Range	Default and Access	Field Name (ID): Description
15:6	0h RO	Reserved.
5:4	0h RW	<b>OS_POLICY (OS_POLICY):</b> OS-based software writes to these bits to select the policy that the BIOS will use after the platform resets due the WDT. The following convention is recommended for the BIOS and OS: 00 Boot normally 01 Shut down 10 Dont load OS. Hold in pre-boot state and use LAN to determine next step 11 Reserved Implementation note: These are just scratch pad bits. They should not be reset when the TCO logic resets the platform due to Watchdog Timer.
3	1h RW	<b>SMB_ALERT_DISABLE:</b> Disables muxed GPIO/SMBALERT# signal as an alert source for the heartbeats and the SMBus slave. At reset (RSMRST# pin assertion only), this bit is set and the muxed GPIO/SMBALERT# alerts are disabled.
2:1	0h RW	<b>INTRD_SEL (INTRD_SEL):</b> Selects the action to take if the INTRUDER# signal goes active. 11: Reserved 01: Interrupt (as selected by TCO_INT_SEL). 10: SMI# 00 INTRUDER# doesn't cause SMI# or interrupt
0	0h RO	Reserved.

### 31.1.8 TCO\_MESSAGE1 and TCO\_MESSAGE2 (TMSG)—Offset Ch



TCOBASE+0Ch (MSG1) TCOBASE+0Dh (MSG2) BIOS can write into these registers to indicate its boot progress. The external microcontroller can read these registers to monitor the boot progress

#### Access Method

**Type:** IO Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RW	<b>TCO_MESSAGE2 (MSG2)</b>
7:0	0h RW	<b>TCO_MESSAGE1 (MSG1)</b>

### 31.1.9 TCO\_WDSTATUS Register (TWDS)—Offset Eh

**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
7:0	0h RW	<b>TCO_WDSTATUS Register (TWDS):</b> The BIOS or system management software can write into this register to indicate more details on the boot progress. The register will rest to 00h based on a RSMRST# (but not PCI Reset). The external microcontroller can read this register to monitor boot progress.


### 31.1.10 LEGACY\_ELIM Register (LE)—Offset 10h

**Access Method**

**Type:** IO Register  
(Size: 8 bits)

**Device:** 31  
**Function:** 4

**Default:** 3h



Bit Range	Default and Access	Field Name (ID): Description
7:2	0h RO	Reserved.
1	1h RW	<b>IRQ12_CAUSE (IRQ12_CAUSE):</b> When software sets the bit to 1, IRQ12 will be high (asserted). When software sets the bit to 0, IRQ12 will be low (not asserted). Default for this bit is 1.
0	1h RW	<b>IRQ1_CAUSE (IRQ1_CAUSE):</b> When software sets the bit to 1, IRQ1 will be high (asserted). When software sets the bit to 0, IRQ1 will be low (not asserted). Default for this bit is 1.


### 31.1.11 TCO\_TMR Register (TTMR)—Offset 12h

**Access Method**

**Type:** IO Register  
(Size: 16 bits)

**Device:** 31  
**Function:** 4

**Default:** 4h



Bit Range	Default and Access	Field Name (ID): Description
15:10	0h RO	Reserved.
9:0	4h RW	<b>TCOTMR (TTMR):</b> Value that is loaded into the timer each time the TCO_RLD register is written. Values of 0000h or 0001h will be ignored and should not be attempted. The timer is clocked at approximately 0.6 seconds, and thus allows timeouts ranging from 1.2 second to 613.8 seconds. Note: The timer has an error of +/- 1 tick (0.6s).





## 32 DMI

### 32.1 DMI PCR Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

**Table 32-1. Summary of DMI PCR Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
2014h	2017h	Virtual Channel 0 Resource Control (V0CTL)—Offset 2014h	80000010h
2018h	201Bh	Virtual Channel 0 Resource Status (V0STS)—Offset 2018h	0h
2020h	2023h	Virtual Channel 1 Resource Control (V1CTL)—Offset 2020h	0h
2024h	2027h	Virtual Channel 1 Resource Status (V1STS)—Offset 2024h	0h
2040h	2043h	ME Virtual Channel (VCm) Resource Control (VMCTL)—Offset 2040h	0h
2046h	2049h	ME Virtual Channel (VCm) Resource Status (VMSTS)—Offset 2046h	0h
2084h	2087h	Uncorrectable Error Status (UES)—Offset 2084h	0h
2088h	208Bh	Uncorrectable Error Mask (UEM)—Offset 2088h	0h
208Ch	208Fh	Uncorrectable Error Severity (UEV)—Offset 208Ch	0h
2090h	2093h	Correctable Error Status (CES)—Offset 2090h	0h
2094h	2097h	Correctable Error Mask (CEM)—Offset 2094h	2000h
20ACh	20AFh	Root Error Command (REC)—Offset 20ACh	0h
20B0h	20B3h	Root Error Status (RES)—Offset 20B0h	0h
20B4h	20B7h	Error Source Identification (ESID)—Offset 20B4h	0h
21A4h	21A7h	Link Capabilities (LCAP)—Offset 21A4h	12C40h
21A8h	21ABh	Link Control and Link Status (LCTL_LSTS)—Offset 21A8h	410000h
21ACh	21AFh	Link Capabilities 2 (LCAP2)—Offset 21ACh	0h
21B0h	21B3h	Link Control 2 and Link Status 2 (LCTL2_LSTS2)—Offset 21B0h	1h
21BCh	21BFh	Lane 0 and Lane 1 Equalization Control (L01EC)—Offset 21BCh	F000F00h
21C0h	21C3h	Lane 2 and Lane 3 Equalization Control (L23EC)—Offset 21C0h	F000F00h
2234h	2237h	DMI Control Register (DMIC)—Offset 2234h	0h
2238h	223Bh	DMI HW Autonomous Width Control (DMIHWAWC)—Offset 2238h	800h
223Ch	223Fh	IOSF Primary Control And Status (IPCS_IOSFSBCS)—Offset 223Ch	0h
2304h	2307h	DMI Port Link Control (DMILINKC)—Offset 2304h	0h
2310h	2313h	DMI Configuration (DMICFG)—Offset 2310h	0h
2320h	2323h	DMI PLL Shutdown (DMIPLLDOWN)—Offset 2320h	0h
2334h	2337h	DMI Power Management Control (DMIPMCTL)—Offset 2334h	0h
2338h	233Bh	DMI Additional Link Control (DMIALC)—Offset 2338h	0h
2340h	2343h	DMI NFTS (DMINFTS)—Offset 2340h	0h
2344h	2347h	DMI L0s Control (DMIL0SC)—Offset 2344h	0h
2450h	2453h	Equalization Configuration 1 (EQCFG1)—Offset 2450h	0h
2478h	247Bh	GEN3 L0s Control (G3L0SCTL)—Offset 2478h	C00001Eh



**Table 32-1. Summary of DMI PCR Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
2724h	2727h	Thermal Throttling BIOS Assigned Thermal Base Address (TTTBARB)—Offset 2724h	0h
2728h	272Bh	Thermal Throttling BIOS Assigned Thermal Base High Address (TTTBARBH)—Offset 2728h	0h
2730h	2733h	LPC Generic I/O Range 1 (LPCLGIR1)—Offset 2730h	0h
2734h	2737h	LPC Generic I/O Range 2 (LPCLGIR2)—Offset 2734h	0h
2738h	273Bh	LPC Generic I/O Range 3 (LPCLGIR3)—Offset 2738h	0h
273Ch	273Fh	LPC Generic I/O Range 4 (LPCLGIR4)—Offset 273Ch	0h
2740h	2743h	LPC Generic Memory Range (LPCGMR)—Offset 2740h	0h
2744h	2747h	LPC BIOS Decode Enable (LPCBDE)—Offset 2744h	FFCFh
2748h	274Bh	uCode Patch Region (UCPR)—Offset 2748h	1h
274Ch	274Fh	General Control and Status (GCS)—Offset 274Ch	0h
2750h	2753h	I/O Trap Register 1 low (IOT1_LOW)—Offset 2750h	0h
2754h	2757h	I/O Trap Register 1 high (IOT1_HIGH)—Offset 2754h	0h
2758h	275Bh	I/O Trap Register 2 low (IOT2_LOW)—Offset 2758h	0h
275Ch	275Fh	I/O Trap Register 2 high (IOT2_HIGH)—Offset 275Ch	0h
2760h	2763h	I/O Trap Register 3 low (IOT3_LOW)—Offset 2760h	0h
2764h	2767h	I/O Trap Register 3 high (IOT3_HIGH)—Offset 2764h	0h
2768h	276Bh	I/O Trap Register 4 low (IOT4_LOW)—Offset 2768h	0h
276Ch	276Fh	I/O Trap Register 4 high (IOT4_HIGH)—Offset 276Ch	0h
2770h	2773h	LPC I/O Decode Range (LPCIOD)—Offset 2770h	0h
2774h	2777h	LPC I/O Enable (LPCIOE)—Offset 2774h	0h
2778h	277Bh	TCO Base Address (TCOBASE)—Offset 2778h	0h
27ACh	27AFh	PM Base Address (PMBASEA)—Offset 27ACh	0h
27B0h	27B3h	PM Base Control (PMBASEC)—Offset 27B0h	0h
27B4h	27B7h	ACPI Base Address (ACPIBA)—Offset 27B4h	0h
27B8h	27BBh	ACPI Base Destination ID (ACPIBDID)—Offset 27B8h	0h


### 32.1.1 Virtual Channel 0 Resource Control (VOCTL)—Offset 2014h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 80000010h





Bit Range	Default and Access	Field Name (ID): Description
31	1h RO	<b>Virtual Channel Enable (EN):</b> Enables the VC when set. Disables the VC when cleared.
30:27	0h RO	Reserved.
26:24	0h RO	<b>Virtual Channel Identifier (ID):</b> Indicates the ID to use for this virtual channel
23:16	0h RO	Reserved.
15:10	0h RW/L	<b>Extended TC/VC Map (ETVM):</b> Defines the upper 8-bits of the VC0 16-bit TC/VC mapping registers. These registers use the PCI Express reserved TC[3] traffic class bit. This register is locked down if the TCA1.TCLOCKDN register is Read-Only if DMIC.SRL field is set.
9:7	0h RO	Reserved.
6:1	8h RW/L	<b>Transaction Class / Virtual Channel Map (TVM):</b> Indicates which transaction classes are mapped to this virtual channel. When a bit is set, this transaction class is mapped to the virtual channel. This register is Read-Only if DMIC.SRL field is set.
0	0h RO	Reserved.

### 32.1.2 Virtual Channel 0 Resource Status (VOSTS)—Offset 2018h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD				NP	RSVD			

Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17	0h RO/V	<b>VC Negotiation Pending (NP):</b> When set, indicates the virtual channel is still being negotiated with ingress ports.
16:0	0h RO	Reserved.






### 32.1.3 Virtual Channel 1 Resource Control (V1CTL)—Offset 2020h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/L	<b>Virtual Channel Enable (EN):</b> Enables the VC when set. Disables the VC when cleared.
30:28	0h RO	Reserved.
27:24	0h RW/L	<b>Virtual Channel Identifier (ID):</b> Indicates the ID to use for this virtual channel. Note: BIOS is required to program VCID[3] to 0 when operating at DMI2.
23:16	0h RO	Reserved.
15:10	0h RW/L	<b>Extended TC/VC Map (ETVM):</b> Defines the upper 8-bits of the VC1 16-bit TC/VC mapping registers. These registers use the PCI Express reserved TC[3] traffic class bit. This register is Read-Only if the DMIC.SRL field is set. If VC1 is not enabled, the register output sent to the users of this register is forced to 0.
9:8	0h RO	Reserved.
7:1	0h RW/L	<b>Transaction Class / Virtual Channel Map (TVM):</b> Indicates which transaction classes are mapped to this virtual channel. When a bit is set, this transaction class is mapped to the virtual channel. This register is Read-Only if the DMIC.SRL field is set. If VC1 is not enabled, the register output sent to the users of this register is forced to 0.
0	0h RO	Reserved.

### 32.1.4 Virtual Channel 1 Resource Status (V1STS)—Offset 2024h

**Access Method**



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD				NP	RSVD			

Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17	0h RO/V	<b>VC Negotiation Pending (NP):</b> When set, indicates the virtual channel is still being negotiated with ingress ports.
16:0	0h RO	Reserved.

### 32.1.5 ME Virtual Channel (VCm) Resource Control (VMCTL)— Offset 2040h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
EN	RSVD	ID	RSVD	ETVM	RSVD	TVM	RSVD	

Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/L	<b>Virtual Channel Enable (EN):</b> Enables the VC when set. Disables the VC when cleared.
30:28	0h RO	Reserved.
27:24	0h RW/L	<b>Virtual Channel Identifier (ID):</b> Indicates the ID to use for this virtual channel. Note: BIOS is required to program VCID[3] to 0 when operating at DM12.
23:16	0h RO	Reserved.

Bit Range	Default and Access	Field Name (ID): Description
15:10	0h RW/L	<b>Extended TC/VC Map (ETVM):</b> Defines the upper 8-bits of the VCm 16-bit TC/VC mapping registers. These registers use the PCI Express reserved TC[3] traffic class bit. This register is Read-Only if the DMIC.SRL field is set. If VCm is not enabled, the register output sent to the users of this register is forced to 0.
9:8	0h RO	Reserved.
7:1	0h RW/L	<b>Transaction Class / Virtual Channel Map (TVM):</b> Indicates which transaction classes are mapped to this virtual channel. When a bit is set, this transaction class is mapped to the virtual channel. This register is Read-Only if the DMIC.SRL field is set. If VCm is not enabled, the register output sent to the users of this register is forced to 0.
0	0h RO	Reserved.


### 32.1.6 ME Virtual Channel (VCm) Resource Status (VMSTS)—Offset 2046h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17	0h RO/V	<b>VC Negotiation Pending (NP):</b> When set, indicates the virtual channel is still being negotiated with ingress ports.
16:0	0h RO	Reserved.

### 32.1.7 Uncorrectable Error Status (UES)—Offset 2084h

These registers are reset by core PWROK



## Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0									
1	8	4	0	6	2												
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0									
	RSVD		URE	RSVD	MT	RO	UC	CA	CT	FCPE	PT		RSVD		DLPE	RSVD	TE

Bit Range	Default and Access	Field Name (ID): Description
31:21	0h RO	Reserved.
20	0h RWC/P	<b>Unsupported Request Error Status (URE):</b> Indicates an unsupported request was received.
19	0h RO	Reserved.
18	0h RWC/P	<b>Malformed TLP Status (MT):</b> Indicates a malformed TLP was received.
17	0h RWC/P	<b>Receiver Overflow Status (RO):</b> Indicates a receiver overflow occurred.
16	0h RO	<b>Unexpected Completion Status (UC):</b> Reserved, not supported.
15	0h RWC/P	<b>Completer Abort Status (CA):</b> Indicates a completer abort was received.
14	0h RO	<b>Completion Timeout Status (CT):</b> Reserved, not supported.
13	0h RO	<b>Flow Control Protocol Error Status (FCPE):</b> Reserved, not supported.
12	0h RWC/P	<b>Poisoned TLP Status (PT):</b> Indicates a poisoned TLP was received.
11:5	0h RO	Reserved.
4	0h RWC/P	<b>Data Link Protocol Error Status (DLPE):</b> Indicates a data link protocol error occurred.
3:1	0h RO	Reserved.
0	0h RO	<b>Training Error Status (TE):</b> Not supported.



### 32.1.8 Uncorrectable Error Mask (UEM)—Offset 2088h


When set, the corresponding error in the UES register is masked, and the logged error will cause no action. When cleared, the corresponding error is enabled. These registers are reset by core PWROK

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:21	0h RO	Reserved.
20	0h RW/P	<b>Unsupported Request Error Mask (URE):</b> Mask for uncorrectable errors.
19	0h RO	<b>ECRC Error Mask (EE):</b> ECRC is not supported.
18	0h RW/P	<b>Malformed TLP Mask (MT):</b> Mask for malformed TLPs.
17	0h RW/P	<b>Receiver Overflow Mask (RO):</b> Mask for receiver overflows.
16	0h RO	<b>Unexpected Completion Mask (UC):</b> Reserved, Not supported.
15	0h RW/P	<b>Completer Abort Mask (CM):</b> Mask for completer abort.
14	0h RO	<b>Completion Timeout Mask (CT):</b> Reserved, not supported.
13	0h RO	<b>Flow Control Protocol Error Mask (FCPE):</b> Not supported.
12	0h RW/P	<b>Poisoned TLP Mask (PT):</b> Mask for poisoned TLPs.
11:5	0h RO	Reserved.
4	0h RW/P	<b>Data Link Protocol Error Mask (DLPE):</b> Mask for data link protocol errors.
3:1	0h RO	Reserved.
0	0h RO	<b>Training Error Mask (TE):</b> Not supported.



### 32.1.9 Uncorrectable Error Severity (UEV)—Offset 208Ch

These registers are reset by core PWROK

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0								
1	8	4	0	6	2											
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0								
RSVD				URE	EE	MT	RO	UC	CA	CT	FCPE	PT	RSVD	DLPE	RSVD	TE

Bit Range	Default and Access	Field Name (ID): Description
31:21	0h RO	Reserved.
20	0h RW/P	<b>Unsupported Request Error Severity (URE):</b> Severity for unsupported request reception.
19	0h RO	<b>ECRC Error Severity (EE):</b> Not Supported.
18	0h RW/P	<b>Malformed TLP Severity (MT):</b> Severity for malformed TLP reception.
17	0h RW/P	<b>Receiver Overflow Severity (RO):</b> Severity for receiver overflow occurrences.
16	0h RO	<b>Unexpected Completion Severity (UC):</b> Reserved, Not supported.
15	0h RW/P	<b>Completer Abort Severity (CA):</b> Severity for completer.
14	0h RO	<b>Completion Timeout Severity (CT):</b> Reserved, Not supported.
13	0h RO	<b>Flow Control Protocol Error Severity (FCPE):</b> Not supported.
12	0h RW/P	<b>Poisoned TLP Severity (PT):</b> Severity for poisoned TLP reception.
11:5	0h RO	Reserved.
4	0h RW/P	<b>Data Link Protocol Error Severity (DLPE):</b> Severity for data link protocol errors.
3:1	0h RO	Reserved.
0	0h RW/P	<b>Training Error Severity (TE):</b> TE not supported. This bit is RW for ease of implementation.



### 32.1.10 Correctable Error Status (CES)—Offset 2090h


These registers are reset by core PWROK

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RO	Reserved.
13	0h RWC/P	<b>Advisory Non-Fatal Error Status (ANFES):</b> When set, indicates that a Advisory Non-Fatal Error occurred.
12	0h RWC/P	<b>Replay Timer Timeout Status (RTT):</b> Indicates the replay timer timed out.
11:9	0h RO	Reserved.
8	0h RWC/P	<b>Replay Number Rollover Status (RNR):</b> Indicates the replay number rolled over.
7	0h RWC/P	<b>Bad DLLP Status (BD):</b> Indicates a bad DLLP was received.
6	0h RWC/P	<b>Bad TLP Status (BT):</b> Indicates a bad TLP was received.
5:1	0h RO	Reserved.
0	0h RWC/P	<b>Receiver Error Status (RE):</b> Indicates a receiver error occurred.

### 32.1.11 Correctable Error Mask (CEM)—Offset 2094h

When set, the corresponding error in the CES register is masked, and the logged error will cause no action. When cleared, the corresponding error is enabled. These registers are reset by core PWROK

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**



**Default:** 2000h

3	2	2	2	1	1	8	4	0				
1	8	4	0	6	2							
0	0	0	0	0	0	0	0	0				
0	0	0	0	0	0	0	0	0				
RSVD					ANFEM	RTT	RSVD	RNR	BD	BT	RSVD	RE

Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RO	Reserved.
13	1h RW/P	<b>Advisory Non-Fatal Error Mask (ANFEM):</b> When set, masks Advisory Non-Fatal errors from (a) signaling ERR_COR to the device control register and (b) updating the Uncorrectable Error Status register. This register is set by default to enable compatibility with software that does not comprehend Role-Based Error Reporting.
12	0h RW/P	<b>Replay Timer Timeout Mask (RTT):</b> Mask for replay timer timeout.
11:9	0h RO	Reserved.
8	0h RW/P	<b>Replay Number Rollover Mask (RNR):</b> Mask for replay number rollover.
7	0h RW/P	<b>Bad DLLP Mask (BD):</b> Mask for bad DLLP reception.
6	0h RW/P	<b>Bad TLP Mask (BT):</b> Mask for bad TLP reception.
5:1	0h RO	Reserved.
0	0h RW/P	<b>Receiver Error Mask (RE):</b> Mask for receiver errors.

### 32.1.12 Root Error Command (REC)—Offset 20ACh

In an exposed AER capability, this register allows errors to generate interrupts. For this implementation, and for RCRBs in general, interrupts cannot be generated, so this register is reserved.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
DPDP	UTPB	RSVD						

Bit Range	Default and Access	Field Name (ID): Description
31	0h RW	<b>Drop Poisoned Downstream Packets (DPDP):</b> When set to a '1': if downstream packet on DMI is received with the EP bit set, this packet and all subsequent packets with data received on DMI for any VC will have their Unsupported Transaction (UT) field set causing them to be forwarded to the Error Handler. When cleared to a '0', downstream packets from DMI with the EP bit set are forwarded onto the downstream backbone normally.
30	0h RW	<b>Unsupported Transaction Policy Bit (UTPB):</b> When set to 1, the Unsupported Transactions detected on DMI will not set the UES.URE bit. This subsequently ensures that SERR will never be signaled in response to Unsupported Transactions regardless of UEV.URE. When set to 0, the Unsupported Transactions detected on DMI will set the UES.URE bit.
29:0	0h RO	Reserved.

### 32.1.13 Root Error Status (RES)—Offset 20B0h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
RSVD							ENR	RSVD	CR

Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RO	Reserved.
2	0h RWC	<b>ERR_FATAL/NONFATAL Received (ENR):</b> Set when either a fatal or a non-fatal error message is received or an internal fatal error is detected (all internal uncorrectable errors are fatal).



Bit Range	Default and Access	Field Name (ID): Description
1	0h RO	Reserved.
0	0h RWC	<b>ERR_COR Received (CR):</b> Set when a correctable error message is received or an internal correctable error is detected.

### 32.1.14 Error Source Identification (ESID)—Offset 20B4h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
EFNFSID					ECSID			

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO/V	<b>ERR_FATAL/NONFATAL Source Identification (EFNFSID):</b> Loaded with the requester ID indicated in the received ERR_FATAL or ERR_NONFATAL message when RES.ENR is first set, or the internal requester ID if an internally detected error
15:0	0h RO/V	<b>ERR_COR Source Identification (ECSID):</b> Loaded with the requester ID indicated in the received ERR_COR message when RES.CR is first set, or the internal requester ID if an internally detected error

### 32.1.15 Link Capabilities (LCAP)—Offset 21A4h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 12C40h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	0 0 1 0	1 1 0 0	0 1 0 0	0 0 0 0
PN		RSVD		EL1	ELO	APMS	MLW	MLS



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	<b>Port Number (PN):</b> Indicates the port number for the DMI is 0.
23:18	0h RO	Reserved.
17:15	2h RWO	<b>L1 Exit Latency (EL1):</b> Indicates that the exit latency is 2s to 4s 000b - Less than 1 s 001b - 1 s to less than 2 s 010b - 2 s to less than 4 s 011b - 4 s to less than 8 s 100b - 8 s to less than 16 s 101b - 16 s to less than 32 s 110b - 32 s to 64 s 111b - More than 64 s
14:12	2h RW	<b>L0s Exit Latency (ELO):</b> This field is RW and updatable by BIOS. When BIOS sets this field, it must also update DMI's L0s Control.NFTS field.
11:10	3h RW	<b>Active State Link PM Support (APMS):</b> Indicates the level of ASPM support on DMI. 00: No ASPM Support 01: L0s Supported 10: L1 Supported 11: L0s and L1 Supported
9:4	4h RO	<b>Maximum Link Width (MLW):</b> Indicates the maximum link width is 4 lanes.
3:0	0h RO/F	<b>Max Link Speed (MLS):</b> This field indicates the maximum Link speed of the associated Port. 0001b: 2.5 GT/s is supported. 0010b: 5.0 GT/s, is supported. 0011: 8.0 GT/s is supported

### 32.1.16 Link Control and Link Status (LCTL\_LSTS)—Offset 21A8h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 410000h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 1 0 0	0 0 0 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD		NLW	CLS	RSVD	ES	RSVD	ASPM	



Bit Range	Default and Access	Field Name (ID): Description
31:26	0h RO	Reserved.
25:20	4h RO/V	<b>Negotiated Link Width (NLW):</b> Negotiated link width Valid Encodings: 00_0001b: x1 00_0010b: x2 00_0100b: x4
19:16	1h RO/V	<b>Current Link Speed (CLS):</b> This field indicates the negotiated Link speed of the given link. 0001b = 2.5 GT/s 0010b = 5.0 GT/s 0010b = 8.0 GT/s
15:8	0h RO	Reserved.
7	0h RW	<b>Extended Synch (ES):</b> When set, forces extended transmission of FTS ordered sets when exiting L0s prior to entering L0 and extra TS1 sequences at exit from L1 prior to entering L0.
6:2	0h RO	Reserved.
1:0	0h RW	<b>Active State Link PM Control (ASPM):</b> Indicates whether DMI should enter L0s or L1 or both. 00 Disabled 01 L0s Entry Enabled 10 L1 Entry Enabled 11 L0s and L1 Entry Enabled


### 32.1.17 Link Capabilities 2 (LCAP2)—Offset 21ACh

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:1	0h RO/F	<p><b>Support Link Speed Vector (SLSV):</b> This field indicates the supported Link speed of the associated Port. For each bit, a value of 1b indicates that the corresponding Link speed is supported, otherwise, the Link speed is not supported.</p> <p>Bit definitions within this field are:            Bit 0: 2.5 GT/s.            Bit 1: 5.0 GT/s.            Bit 2: 8.0 GT/s.            Bits 6:3: Reserved.</p> <p>This field reports a value of 0000001b if GEN1 data rate is supported but both GEN2 and GEN3 data rate support are not.            This field reports a value of 0000011b if both GEN1 and GEN2 data rate are supported but GEN3 data rate support is not.            Otherwise, this register reports 0000111b</p>
0	0h RO	Reserved.


### 32.1.18 Link Control 2 and Link Status 2 (LCTL2\_LSTS2)—Offset 21B0h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 1h





Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3:0	1h RW/F	<p><b>Target Link Speed (TLS):</b> This field sets an upper limit on Link operational speed by restricting the values advertised by the upstream component in its training sequences. The encoded value specifies a bit location in the Supported Link Speeds Vector (in the Link Capabilities 2 register) that corresponds to the current Link speed. Defined encodings are:                      0001b: Supported Link Speeds Vector field bit 0.                      0010b: Supported Link Speeds Vector field bit 1.                      0011b: Supported Link Speeds Vector field bit 2.                      0100b: Supported Link Speeds Vector field bit 3.                      0101b: Supported Link Speeds Vector field bit 4.                      0110b: Supported Link Speeds Vector field bit 5.                      0111b: Supported Link Speeds Vector field bit 6.                      All other encodings are reserved.                      If a value is written to this field that does not correspond to a supported speed, as indicated by the Supported Link Speeds Vector, the result is undefined.                      The default value of this field is 2.5 GT/s for survivability reason.                      Note: This register field could be used by REUT software to limit the link speed to 2.5 GT/s or 5 GT/s data rate.                      Register Attribute: Dynamic.</p>

### 32.1.19 Lane 0 and Lane 1 Equalization Control (L01EC)—Offset 21BCh

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** F000F00h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	1 1 1 1	0 0 0 0	0 0 0 0	0 0 0 0	1 1 1 1	0 0 0 0	0 0 0 0	0 0 0 0
RSVD	UPL1TP	RSVD	UPL0TP	RSVD	UPL1TP	RSVD	UPL0TP	RSVD



Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	Reserved.
27:24	Fh RW	<b>Upstream Port Lane 1 Transmitter Preset (UPL1TP):</b> Upstream Port Lane 1 Transmitter Preset (UPL1TP): Field contains the Transmit Preset value sent or received during Link Equalization.
23:12	0h RO	Reserved.
11:8	Fh RW	<b>Upstream Port Lane 0 Transmitter Preset (UPL0TP):</b> Upstream Port Lane 0 Transmitter Preset (UPL0TP): Field contains the Transmit Preset value sent or received during Link Equalization.
7:0	0h RO	Reserved.

### 32.1.20 Lane 2 and Lane 3 Equalization Control (L23EC)—Offset 21C0h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** F000F00h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	1 1 1 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 1 1 1	0 0 0 0	0 0 0 0
RSVD	UPL3TP	RSVD			UPL2TP	RSVD		

Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO	Reserved.
27:24	Fh RW	<b>Upstream Port Lane 3 Transmitter Preset (UPL3TP):</b> Upstream Port Lane 3 Transmitter Preset (UPL3TP): Field contains the Transmit Preset value sent or received during Link Equalization.



Bit Range	Default and Access	Field Name (ID): Description
23:12	0h RO	Reserved.
11:8	Fh RW	<b>Upstream Port Lane 2 Transmitter Preset (UPL2TP):</b> Upstream Port Lane 2 Transmitter Preset (UPL1TP): Field contains the Transmit Preset value sent or received during Link Equalization.
7:0	0h RO	Reserved.

### 32.1.21 DMI Control Register (DMIC)—Offset 2234h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
SRL	RSVD	ORCE	RSVD	PTOCGE	DMILCKREQEN	DMIBCLKREQEN	DMILCGEN	DMIBCGEN

Bit Range	Default and Access	Field Name (ID): Description
31	0h RWO	<b>Secured Register Lock (SRL):</b> When this bit is set, all the secured registers will be locked and will be Read-Only.
30:26	0h RO	Reserved.
25:24	0h RW	<b>Offset Re-calibration Enable (ORCE):</b> Enable offset re-calibration mechanism to cater for temperature variation during run-time.  00b = Disable offset re-calibration. 01b = Enable offset re-calibration for Gen 2 and Gen 3 data rate only. 10b = Reserved. 11b = Enable offset re-calibration for all data rates.
23:5	0h RO	Reserved.





Bit Range	Default and Access	Field Name (ID): Description
4	0h RW	<b>Partition/Trunk Oscillator Clock Gate Enable (PTOCGE):</b> When set, this bit allows the oscillator clock to be gated at the partition/trunk level when the conditions are met. When cleared, the oscillator clock gating at the partition/trunk level is disabled.
3	0h RW	<b>DMI Link CLKREQ Enable (DMILCLKREQEN):</b> When set, this bit enables DMI to de-assert the DMI link CLKREQ. When cleared, DMI link CLKREQ is not allowed to de-assert.
2	0h RW	<b>DMI Backbone CLKREQ Enable (DMIBBCLKREQEN):</b> When set, this bit enables DMI to de-assert the Primary backbone CLKREQ. When cleared, DMI Primary backbone CLKREQ is not allowed to de-assert.
1	0h RW	<b>DMI Link Dynamic Clock Gate Enable (DMILCGEN):</b> When set, this bit enables dynamic clock gating on the DMI Link clock domain logic. When cleared, dynamic clock gating on the DMI Link clock domain is disabled.
0	0h RW	<b>DMI Backbone Dynamic Clock Gate Enable (DMIBCGEN):</b> When set, this bit enables dynamic clock gating on the DMI backbone domain logic. When cleared, dynamic clock gating on the DMI backbone clock domain is disabled.

### 32.1.22 DMI HW Autonomous Width Control (DMIHWAWC)—Offset 2238h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 800h

3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 0 0 0	0 0 0 0	0 0 0 0			
RSVD						TS3TW	TS2TW	TS1TW	TS0W	RSVD	DMITSAWEN



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RO	Reserved.
11:10	2h RW	<b>Thermal Sensor 3 Target Width (TS3TW):</b> If Thermal Sensor Autonomous Width Enable is 1, then this register determines the DMI Link Width when the output from the Thermal Sensor is T3. 00 : x4 01 : x2 10 : x1 11 : Reserved Default for T3 is to throttle to x1
9:8	0h RW	<b>Thermal Sensor 2 Target Width (TS2TW):</b> If Thermal Sensor Autonomous Width Enable is 1, then this register determines the DMI Link Width when the output from the Thermal Sensor is T2. 00 : x4 01 : x2 10 : x1 11 : Reserved Default for T2 is to throttle to x2
7:6	0h RW	<b>Thermal Sensor 1 Target Width (TS1TW):</b> If Thermal Sensor Autonomous Width Enable is 1, then this register determines the DMI Link Width when the output from the Thermal Sensor is T1. 00 : x4 01 : x2 10 : x11 11 : Reserved Default for T1 is no throttling. 5:4
5:4	0h RW	<b>Thermal Sensor 0 Width (TS0W):</b> If Thermal Sensor Autonomous Width Enable is 1, then this register determines the DMI Link Width when the output from the Thermal Sensor is T0. 00 : x4 01 : x2 10 : x1 11 : Reserved Default for T0 is no throttling.
3:1	0h RO	Reserved.
0	0h RW	<b>DMI Thermal Sensor Autonomous Width Enable (DMITSAWEN):</b> 0: Thermal Sensor initiated Autonomous Width Negotiation is disabled 1 : Thermal Sensor initiated Autonomous Width Negotiation is enabled Note: The Other Link Control.Hardware Autonomous Width Disable register must be 0 and the CPU Complex has advertised upconfig capability in order for the DMI Link to change link width based on HW events.




### 32.1.23 IOSF Primary Control And Status (IPCS\_IOSFSBCS)—Offset 223Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:15	0h RO	Reserved.
14:12	0h RW	<b>IOSF Primary ISM Idle Counter (PRIC):</b> BIOS may need to program this register field.
11:0	0h RO	Reserved.

### 32.1.24 DMI Port Link Control (DMILINKC)—Offset 2304h

BIOS may need to program this register.

### 32.1.25 DMI Configuration (DMICFG)—Offset 2310h

BIOS may need to program this register.

### 32.1.26 DMI PLL Shutdown (DMIPLLDOWN)—Offset 2320h

BIOS may need to program this register.

### 32.1.27 DMI Power Management Control (DMIPMCTL)—Offset 2334h

BIOS may need to program this register.

### 32.1.28 DMI Additional Link Control (DMIALC)—Offset 2338h

BIOS may need to program this register.

### 32.1.29 DMI NFTS (DMINFTS)—Offset 2340h

BIOS may need to program this register.



### 32.1.30 DMI L0s Control (DMIL0SC)—Offset 2344h

BIOS may need to program this register.

### 32.1.31 Equalization Configuration 1 (EQCFG1)—Offset 2450h

This register must be configured prior to enabling 8.0 GT/s data rate.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD				RTLEPCEB	RSVD			

Bit Range	Default and Access	Field Name (ID): Description
31:17	0h RO	Reserved.
16	0h RW	<b>Remote Transmit Link Equalization Preset/Coefficient Evaluation Bypass (RTLEPCEB):</b> BIOS must ensure that the link runs in either GEN1 or GEN2 when the registers are configured.
15:0	0h RO	Reserved.

### 32.1.32 GEN3 L0s Control (G3L0SCTL)—Offset 2478h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** C00001Eh

3	2	2	2	1	1	8	4	0			
1	8	4	0	6	2						
0	0	0	0	1	1	0	0	0			
0	0	0	0	0	0	0	0	0			
G3ASLOSPL				RSVD				G3CCNFTS			



Bit Range	Default and Access	Field Name (ID): Description
31:24	Ch RW	<b>Gen3 Active State L0s Preparation Latency (G3ASL0SPL):</b> Determines how long the Link layer has to indicate IDLE before the link initialization and control logic enters L0s 00: 0 clocks (enter immediately) 01: 1 clock ... FF: 255 clocks The value of this register is only used if the Gen3 L0s Entry Idle Control register is set to 11 and operating in Gen3 mode.
23:8	0h RO	Reserved.
7:0	1Eh RW	<b>Gen3 Common Clock N_FTS (G3CCNFTS):</b> Number of Fast Training Sequence ordered sets required to be transmitted for a root port Receiver to exit L0s in a common clock configuration (LCTL.CCC=1) when operating in Gen3 mode. The N_FTS value is sent in TS1 and TS2 training sets during link training. 00: 0 FTS sets 01: 1 FTS set ... FF: 255 FTS sets

### 32.1.33 Thermal Throttling BIOS Assigned Thermal Base Address (TTTBARB)—Offset 2724h


This BAR creates 4K bytes of memory space to signify the base address of Thermal memory mapped configuration registers. This memory space is active when TBARB.SPTYPEN is asserted. This BAR is owned by the BIOS, and allows the BIOS to locate the Thermal registers in system memory space.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW/L	<b>Thermal Base Address (TBA):</b> Base address for the Thermal logic memory mapped configuration registers. 4KB bytes are requested by hardwiring bits 11:4 to 0s. This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.



Bit Range	Default and Access	Field Name (ID): Description
11:1	0h RO	Reserved.
0	0h RW/L	<b>Space Type Enable (SPTYPEN):</b> When set to 1b by software, enables the decode of this memory BAR. This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.

### 32.1.34 Thermal Throttling BIOS Assigned Thermal Base High Address (TTTBARBH)—Offset 2728h

This BAR extension holds the high 32 bits of the 64 bit TBARB.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0 0	0 0 0 0
TBAH								

Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>Thermal Base Address High (TBAH):</b> TBAR bits 61:32. This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.

### 32.1.35 LPC Generic I/O Range 1 (LPCLGIR1)—Offset 2730h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0 0	0 0 0 0	
RSVD		ADDRMASK		RSVD	ADDR			RSVD	LPCDEN



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:18	0h RW/L	<b>Address Mask (ADDRMASK):</b> A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size. This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.
17:16	0h RO	Reserved.
15:2	0h RW/L	<b>Address (ADDR):</b> DWord-aligned address. Note that PCH does not provide decode down to the word or byte level. This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.
1	0h RO	Reserved.
0	0h RW/L	<b>LPC Decode Enable (LPCDEN):</b> When this bit is set to 1, then the range specified in this register is enabled for decoding to LPC. This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.

### 32.1.36 LPC Generic I/O Range 2 (LPCLGIR2)—Offset 2734h

Same description as LPCLGIR1 register.

### 32.1.37 LPC Generic I/O Range 3 (LPCLGIR3)—Offset 2738h

Same description as LPCLGIR1 register.

### 32.1.38 LPC Generic I/O Range 4 (LPCLGIR4)—Offset 273Ch

Same description as LPCLGIR1 register.


### 32.1.39 LPC Generic Memory Range (LPCGMR)—Offset 2740h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h









Bit Range	Default and Access	Field Name (ID): Description
13	1h RW/L	<b>E8-EF Enable (EE8):</b> Enables decoding of 512K of the following BIOS range: Data space: FFE80000h – FFEFFFFFFh Feature space: FFA80000h – FFAFFFFFFh This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.
12	1h RW/L	<b>E0-E8 Enable (EE0):</b> Enables decoding of 512K of the following BIOS range: Data space: FFE00000h – FFE7FFFFh Feature Space: FFA00000h – FFA7FFFFh This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.
11	1h RW/L	<b>D8-DF Enable (ED8):</b> Enables decoding of 512K of the following BIOS range: Data space: FFD80000h – FFDFFFFFFh Feature space: FF980000h – FF9FFFFFFh This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.
10	1h RW/L	<b>D0-D7 Enable (ED0):</b> Enables decoding of 512K of the following BIOS range: Data space: FFD00000h – FFD7FFFFh Feature space: FF900000h – FF97FFFFh This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.
9	1h RW/L	<b>C8-CF Enable (EC8):</b> Enables decoding of 512K of the following BIOS range: Data space: FFC80000h – FFCFFFFFFh Feature space: FF880000h – FF8FFFFFFh This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.
8	1h RW/L	<b>C0-C7 Enable (EC0):</b> Enables decoding of 512K of the following BIOS range: Data space: FFC00000h – FFC7FFFFh Feature space: FF800000h – FF87FFFFh This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.
7	1h RW/L	<b>Legacy F Segment Enable (LFE):</b> This enables the decoding of the legacy 64KB range at F0000h – FFFFFh This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.
6	1h RW/L	<b>Legacy E Segment Enable (LEE):</b> This enables the decoding of the legacy 64KB range at E0000h – EFFFFh This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.
5:4	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
3	1h RW/L	<b>70-7F Enable (E70):</b> Enables decoding of 1MB of the following BIOS range: Data space: FF700000h – FF7FFFFFFh Feature space: FF300000h – FF3FFFFFFh This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.
2	1h RW/L	<b>60-6F Enable (E60):</b> Enables decoding of 1MB of the following BIOS range: Data space: FF600000h – FF6FFFFFFh Feature Space: FF200000h – FF2FFFFFFh This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.
1	1h RW/L	<b>50-5F Enable (E50):</b> Enables decoding of 1MB of the following BIOS range: Data space: FF500000h – FF5FFFFFFh Feature Space: FF100000h – FF1FFFFFFh This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.
0	1h RW/L	<b>40-4F Enable (E40):</b> Enables decoding of 1MB of the following BIOS range: Data space: FF400000h – FF4FFFFFFh Feature space: FF000000h – FF0FFFFFFh This register is Read-Only if the DMIC.SRL field is set. Register Attribute: Static.

### 32.1.41 uCode Patch Region (UCPR)—Offset 2748h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 1h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	1
RSVD								UPRE



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	1h RW/L	<b>uCode Patch Region Enable (UPRE):</b> When set, enables memory access targeting the uCode patch region (0xFE00000 to 0xFEFFFFFF) to be forwarded to SPI Flash. This register is Read-Only if the DMIC.SRL field is set. Note: This bit should never be set if the boot flash is on LPC. This bit can only be set if the boot flash is on SPI. Register Attribute: Static.

### 32.1.42 General Control and Status (GCS)—Offset 274Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
		RPRDID			RSVD	RPR BBS		RSVD



Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/L	<p><b>RPR Destination ID (RPRDID):</b> This field specifies the PCIe port Destination ID that is the target of the I/O ranges specified in the RPR field.</p> <p>Only one PCIe root port at a time can be enabled for Port 8xh support.</p> <p>This field is only valid when GCS.RPR field is set.</p> <p>BIOS must program the bits which are not used to zeros.</p> <p>This register is Read-Only if the DMIC.SRL field is set.</p> <p>Register Attribute: Static.</p>
15:12	0h RO	Reserved.
11	0h RW/L	<p><b>Reserved Page Route (RPR):</b> Determines where to send the reserved page registers. These addresses are sent to PCIe Root Port or LPC/eSPI for the purpose of generating POST codes. The I/O addresses modified by this field are: 80h - 8Fh.</p> <p>When cleared, DMI will not perform source decode on the I/O ranges specified above. The cycles hitting these ranges will end up in P2SB which will then forward the cycle to LPC or eSPI through IOSF Sideband.</p> <p>When set, access to the I/O ranges specified above will be forwarded to PCIe Root Port with the destination ID specified in GCS.RPRDID using DMI source decode.</p> <p>The aliases for these registers, at 90h, 94h, 95h, 96h, 98h, 9Ch, 9Dh, and 9Eh, are never source decoded by DMI.</p> <p>This register is Read-Only if the DMIC.SRL field is set.</p> <p>Register Attribute: Static.</p>
10	0h RW/L/S	<p><b>Boot BIOS Strap (BBS):</b> This field determines the destination of accesses to the BIOS memory range.</p> <p>Bits Description</p> <p>0 SPI</p> <p>1 LPC/eSPI</p> <p>When SPI or LPC/eSPI is selected, the range that is decoded is further qualified by other configuration bits described in the respective sections.</p> <p>The value in this field can be overwritten by software as long as the BIOS Interface Lock-Down (bit 0) and DMIC.SRL are not set.</p> <p>Register Attribute: Static.</p>
9:0	0h RO	Reserved.


### 32.1.43 I/O Trap Register 1 low (IOT1\_LOW)—Offset 2750h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:18	0h RW	<b>Address Mask (ADDRMASK):</b> A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for traps on address ranges up to 256 bytes in size.
17:16	0h RO	Reserved.
15:2	0h RW	<b>Address (ADDR):</b> DWord-aligned address.
1	0h RO	Reserved.
0	0h RW	<b>Trap and SMI# Enable (TNSMIEN):</b> When this bit is set to 1, then the trapping logic specified in this register is enabled.


### 32.1.44 I/O Trap Register 1 high (IOT1\_HIGH)—Offset 2754h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17	0h RW	<b>Read/Write Mask (RWMASK):</b> When this bit is 1, the trapping logic will operate on both read and write cycles. When this bit is 0, the cycle must match the type specified in bit 16.
16	0h RW	<b>Read/Write (RW):</b> 1 = Read 0 = Write The value in this field does not matter if bit 17 is set.
15:8	0h RO	Reserved.
7:4	0h RW	<b>Byte Enable Mask (BEMASK):</b> A 1 in any bit position indicates that any value in the corresponding byte enable bit in a received cycle will be treated as a match. The corresponding bit in the Byte Enables field, below, is ignored.
3:0	0h RW	<b>Byte Enables (BE):</b> Active-high, DWord-aligned byte enables.

### 32.1.45 I/O Trap Register 2 low (IOT2\_LOW)—Offset 2758h

Same definition as IOT1\_LOW register.

### 32.1.46 I/O Trap Register 2 high (IOT2\_HIGH)—Offset 275Ch

Same definition as IOT1\_HIGH register.

### 32.1.47 I/O Trap Register 3 low (IOT3\_LOW)—Offset 2760h

Same definition as IOT1\_LOW register.

### 32.1.48 I/O Trap Register 3 high (IOT3\_HIGH)—Offset 2764h

Same definition as IOT1\_HIGH register.

### 32.1.49 I/O Trap Register 4 low (IOT4\_LOW)—Offset 2768h

Same definition as IOT1\_LOW register.

### 32.1.50 I/O Trap Register 4 high (IOT4\_HIGH)—Offset 276Ch

Same definition as IOT1\_HIGH register.

### 32.1.51 LPC I/O Decode Range (LPCIOD)—Offset 2770h


**Access Method**



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**


**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:13	0h RO	Reserved.
12	0h RW/L	<b>FDD Range (FDD)</b>
11:10	0h RO	Reserved.
9:8	0h RW/L	<b>LPT Range (LPT):</b> The following table describes which range to decode for the LPT Port. Bits Decode Range 00 378h - 37Fh and 778h - 77Fh 01 278h - 27Fh (port 279h is read only) and 678h - 67Fh 10 3BCh - 3BEh and 7BCh - 7BEh 11 Reserved This register is Read-Only if the DMIC.SRL field is set.
7	0h RO	Reserved.
6:4	0h RW/L	<b>ComB Range (CB):</b> The following table describes which range to decode for the COMB Port. Bits Decode Range 000 3F8h - 3FFh (COM1) 001 2F8h - 2FFh (COM2) 010 220h - 227h 011 228h - 22Fh 100 238h - 23Fh 101 2E8h - 2EFh (COM 4) 110 338h - 33Fh 111 3E8h - 3EFh (COM 3) This register is Read-Only if the DMIC.SRL field is set.
3	0h RO	Reserved.
2:0	0h RW/L	<b>ComA Range (CA):</b> The following table describes which range to decode for the COMA Port. Bits Decode Range 000 3F8h - 3FFh (COM1) 001 2F8h - 2FFh (COM2) 010 220h - 227h 011 228h - 22Fh 100 238h - 23Fh 101 2E8h - 2EFh (COM 4) 110 338h - 33Fh 111 3E8h - 3EFh (COM 3) This register is Read-Only if the DMIC.SRL field is set.

### 32.1.52 LPC I/O Enable (LPCIOE)—Offset 2774h

#### Access Method



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD						HGE	LGE	RSVD
						FDE	PPE	CBE
						CAE		

Bit Range	Default and Access	Field Name (ID): Description
31:10	0h RO	Reserved.
9	0h RW/L	<b>High Gameport Enable (HGE):</b> Enables decoding of the I/O locations 208h to 20Fh to LPC. This register is Read-Only if the DMIC.SRL field is set.
8	0h RW/L	<b>Low Gameport Enable (LGE):</b> Enables decoding of the I/O locations 200h to 207h to LPC. This register is Read-Only if the DMIC.SRL field is set.
7:4	0h RO	Reserved.
3	0h RW/L	<b>Floppy Drive Enable (FDE):</b> Enables decoding of the FDD range to LPC. Range is selected by LIOD.FDE. This register is Read-Only if the DMIC.SRL field is set.
2	0h RW/L	<b>Parallel Port Enable (PPE):</b> Enables decoding of the LPT range to LPC. Range is selected by LIOD.LPT. This register is Read-Only if the DMIC.SRL field is set.
1	0h RW/L	<b>Com Port B Enable (CBE):</b> Enables decoding of the COMB range to LPC. Range is selected by LIOD.CB. This register is Read-Only if the DMIC.SRL field is set.
0	0h RW/L	<b>Com Port A Enable (CAE):</b> Enables decoding of the COMA range to LPC. Range is selected by LIOD.CA. This register is Read-Only if the DMIC.SRL field is set.

### 32.1.53 TCO Base Address (TCOBASE)—Offset 2778h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
RSVD				TCOBA			RSVD	TCOEN	RSVD

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RO	Reserved.
15:5	0h RW/L	<b>TCO Base Address (TCOBA):</b> Provides the 32 bytes of I/O space for TCO logic, that can be map anywhere in the 64k I/O space on 32-byte boundaries. This register is Read-Only if the DMIC.SRL field is set.
4:2	0h RO	Reserved.
1	0h RW/L	<b>TCO Enable (TCOEN):</b> When set, decode of the I/O range specified by the TCO base address. This register is Read-Only if the DMIC.SRL field is set.
0	0h RO	Reserved.

### 32.1.54 PM Base Address (PMBASEA)—Offset 27ACh

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
PMBAMRL				PMBAMRB				

Bit Range	Default and Access	Field Name (ID): Description
31:16	0h RW/L	<b>PM Base Address Memory Range Limit (PMBAMRL):</b> This field specifies limit address bits[31:16] for the PM Base Address memory range. Bits [15:0] are assumed to be FFFFh. This register is Read-Only if the DMIC.SRL field is set.
15:0	0h RW/L	<b>PM Base Address Memory Range Base (PMBAMRB):</b> This field specifies base address bits[31:16] for the PM Base Address memory range. Bits [15:0] are assumed to be 0000h. This register is Read-Only if the DMIC.SRL field is set.



### 32.1.55 PM Base Control (PMBASEC)—Offset 27B0h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
PMBAMRDE		PMBDID							

Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/L	<b>PM Base Address Memory Range Decode Enable (PMBAMRDE):</b> When enabled, memory cycles that falls within the PMBASEADDR.PMBAMRB and PMBASEADDR.PMBAMRL range inclusive will be forwarded using source decode to the destination ID specified in PMBASEC.PMBDID field. This register is Read-Only if the DMIC.SRL field is set.
30:0	0h RW/L	<b>PM Base Destination ID (PMBDID):</b> The destination ID to be used to forward the cycle decoded to hit the PM Base Address range. BIOS must program the bits which are not used to zeros. Hardware will ignore the unused bits. This register is Read-Only if the DMIC.SRL field is set.

### 32.1.56 ACPI Base Address (ACPIBA)—Offset 27B4h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0	
1	8	4	0	6	2				
0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	
RSVD		ADDR72MASK		RSVD	ADDR			RSVD	ACPIBADE



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:18	0h RW/L	<b>Address[7:2] Mask (ADDR72MASK):</b> A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size. This register is Read-Only if the DMIC.SRL field is set.
17:16	0h RO	Reserved.
15:2	0h RW/L	<b>Address[15:2] (ADDR):</b> DWord-aligned address. Note that PCH does not provide decode down to the word or byte level. This register is Read-Only if the DMIC.SRL field is set.
1	0h RO	Reserved.
0	0h RW/L	<b>ACPI Base Address Decode Enable (ACPIBADE):</b> When this bit is set to 1, then the range specified in this register is enabled for decoding to the destination ID specified in ACPIBDID register. This register is Read-Only if the DMIC.SRL field is set.


### 32.1.57 ACPI Base Destination ID (ACPIBDID)—Offset 27B8h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RW/L	<b>ACPI Base Destination ID (ACPIBDID):</b> The destination ID to be used to forward the cycle decoded to hit the ACPI Base Address range. BIOS must program the bits which are not used to zeros. Hardware will ignore the unused bits. This register is Read-Only if the DMIC.SRL field is set.

§ §




# 33 PSF Registers

## 33.1 PSF1 PCR Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

**Table 33-1. Summary of PSF1 PCR Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
200h	203h	PCI Base Address (PSF1_T0_SHDW_GBE_REG_BASE)—Offset 200h	0h
31Ch	31Fh	D22:F4 Function Disable (PSF_1_AGN_T0_SHDW_PCIE_CSE_RS0_D22_F4)—Offset 31Ch	0h
338h	33Bh	D20:F3 PCI Configuration Disable (PSF_1_AGN_T0_SHDW_CFG_DIS_CAM_RS0_D20_F3_OFFSET3)—Offset 338h	0h
41Ch	41Fh	D22:F1 Function Disable (PSF_1_AGN_T0_SHDW_PCIE_CSE_RS0_D22_F1)—Offset 41Ch	0h
61Ch	61Fh	D22:F0 Function Disable (PSF_1_AGN_T0_SHDW_PCIE_CSE_RS0_D22_F0)—Offset 61Ch	0h
81Ch	81Fh	D22:F2 Function Disable (PSF_1_AGN_T0_SHDW_PCIE_PTIO_RS0_D22_F2)—Offset 81Ch	0h
B1Ch	B1Fh	Offset 0B1Ch: PCI Configuration space enable bits (PSF_1_AGN_T0_SHDW_PCIE_PTIO_RS0_D22_F3_OFFSET11)—Offset B1Ch	0h
C1Ch	C1Fh	Offset 0C1Ch: PCI Configuration space enable bits (PSF_1_AGN_T0_SHDW_PCIE_PTIO_RS0_D22_F2_OFFSET12)—Offset C1Ch	0h
1000h	1003h	PCI Base Address (PSF1_T0_SHDW_SATA_REG_BASE)—Offset 1000h	0h
101Ch	101Fh	D23:F0 PCI Configuration Space Enable (PSF_1_AGN_T0_SHDW_PCIE_VR_RS0_D23_F0_OFFSET16)—Offset 101Ch	0h
203Ch	203Fh	PCIe Port20 PCI Configuration Space Enable (PSF_1_AGN_T1_SHDW_PCIE_SPE_RS0_D27_F3)—Offset 203Ch	0h
213Ch	213Fh	PCIe Port 19 PCI Configuration Space Enable (PSF_1_AGN_T1_SHDW_PCIE_SPE_RS0_D27_F2)—Offset 213Ch	0h
223Ch	223Fh	PCIe Port 18 PCI Configuration Space Enable (PSF_1_AGN_T1_SHDW_PCIE_SPE_RS0_D27_F1)—Offset 223Ch	0h
233Ch	233Fh	PCIe Port 17 PCI Configuration Space Enable (PSF_1_AGN_T1_SHDW_PCIE_SPE_RS0_D27_F0)—Offset 233Ch	0h
243Ch	243Fh	PCIe Port 16 PCI Configuration Space Enable (PSF_1_AGN_T1_SHDW_PCIE_SPD_RS0_D29_F7)—Offset 243Ch	0h
253Ch	253Fh	PCIe Port 15 PCI Configuration Space Enable (PSF_1_AGN_T1_SHDW_PCIE_SPD_RS0_D29_F6)—Offset 253Ch	0h
263Ch	263Fh	PCIe Port 14 PCI Configuration Space Enable (PSF_1_AGN_T1_SHDW_PCIE_SPD_RS0_D29_F5)—Offset 263Ch	0h
273Ch	273Fh	PCIe Port 13 PCI Configuration Space Enable (PSF_1_AGN_T1_SHDW_PCIE_SPD_RS0_D29_F4)—Offset 273Ch	0h



**Table 33-1. Summary of PSF1 PCR Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
283Ch	283Fh	PCIe Port 12 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPC_RS0_D29_F3)—Offset 283Ch	0h
293Ch	293Fh	PCIe Port 11 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPC_RS0_D29_F2)—Offset 293Ch	0h
2A3Ch	2A3Fh	PCIe Port 10 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPC_RS0_D29_F1)—Offset 2A3Ch	0h
2B3Ch	2B3Fh	PCIe Port 9 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPC_RS0_D29_F0)—Offset 2B3Ch	0h
2C3Ch	2C3Fh	PCIe Port 8 PCI Configuration Space Enable (SF_1_AGNT_T1_SHDW_PCIEN_SPB_RS0_D28_F7)—Offset 2C3Ch	0h
2D3Ch	2D3Fh	PCIe Port 7 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPB_RS0_D28_F6)—Offset 2D3Ch	0h
2E3Ch	2E3Fh	PCIe Port 6 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPB_RS0_D28_F5)—Offset 2E3Ch	0h
2F3Ch	2F3Fh	PCIe Port 5 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPB_RS0_D28_F4)—Offset 2F3Ch	0h
303Ch	303Fh	PCIe Port 4 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPA_RS0_D28_F3)—Offset 303Ch	0h
313Ch	313Fh	PCIe Port 3 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPA_RS0_D28_F2)—Offset 313Ch	0h
323Ch	323Fh	PCIe Port 2 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPA_RS0_D28_F1)—Offset 323Ch	0h
333Ch	333Fh	PCIe Port 1 PCI Configuration Space Enable (PSF_1_AGNT_T1_SHDW_PCIEN_SPA_RS0_D28_F0)—Offset 333Ch	0h
4000h	4003h	PSF Global Configuration (PSF_1_PSF_GLOBAL_CONFIG)—Offset 4000h	0h
4010h	4013h	Rootspace Configuration (PSF_1_ROOTSPACE_CONFIG_RS0)—Offset 4010h	2h
4014h	4017h	Rootspace Configuration (PSF_1_ROOTSPACE_CONFIG_RS1)—Offset 4014h	2h
4018h	401Bh	Offset 4018h: PSF Port Configuration Register (PSF_1_PSF_PORT_CONFIG_PG0_PORT0)—Offset 4018h	0h
4038h	403Bh	PSF Port Configuration (PSF_1_PSF_PORT_CONFIG_PG1_PORT7)—Offset 4038h	0h
403Ch	403Fh	Offset 403Ch: PSF Port Configuration Register (PSF_1_PSF_PORT_CONFIG_PG1_PORT8)—Offset 403Ch	0h
4048h	404Bh	Multicast Control Register (PSF_1_PSF_MC_CONTROL_MCAST0_RS0_EOI)—Offset 4048h	0h
4058h	405Bh	Destination ID (PSF_1_PSF_MC_AGENT_MCAST0_RS0_TGT0_EOI)—Offset 4058h	0h
4060h	4063h	Offset 4060h: Destination ID (PSF_1_PSF_MC_AGENT_MCAST0_RS0_TGT2_EOI)—Offset 4060h	0h
41C0h	41C3h	PCI Function Configuration Header (PSF_1_T1_AGENT_FUNCTION_CONFIG_SPA_RS0_D28_F0)—Offset 41C0h	1C0h
41CCh	41CFh	PCI Function Configuration (PSF_1_T1_AGENT_FUNCTION_CONFIG_SPA_RS0_D28_F3_OFFSET48)—Offset 41CCh	6h
4214h	4217h	Grant Count Reload (PSF_1_DEV_GNRCNT_RELOAD_DGCR0)—Offset 4214h	4h
42D8h	42DBh	Grant Count Reload (PSF_1_DEV_GNRCNT_RELOAD_DGCR49)—Offset 42D8h	0h




### 33.1.1 PCI Base Address (PSF1\_T0\_SHDW\_GBE\_REG\_BASE)—Offset 200h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:17	0h RW	<b>GBE PCI BAR (AddrBase)</b>
16:0	0h RO	Reserved.


### 33.1.2 D22:F4 Function Disable (PSF\_1\_AGNT\_T0\_SHDW\_PCIEN\_CSE\_RS0\_D22\_F4)—Offset 31Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>IDE-R Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.


### 33.1.3 D20:F3 PCI Configuration Disable (PSF\_1\_AGNT\_TO\_SHDW\_CFG\_DIS\_CAM\_RS0\_D20\_F3\_0 FFSET3)—Offset 338h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>CfgDis:</b> If set, the PCI configuration space of this device is switched off, and hidden from the OS.


### 33.1.4 D22:F1 Function Disable (PSF\_1\_AGNT\_TO\_SHDW\_PCIEEN\_CSE\_RS0\_D22\_F1)—Offset 41Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>Intel(R) MEI #2 Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.


### 33.1.5 D22:F0 Function Disable (PSF\_1\_AGNT\_TO\_SHDW\_PCIEN\_CSE\_RS0\_D22\_F0)— Offset 61Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>Intel(R) MEI #1 Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.






### 33.1.6 D22:F2 Function Disable (PSF\_1\_AGNT\_T0\_SHDW\_PCIEN\_PTIO\_RS0\_D22\_F2)— Offset 81Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>FunDis:</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.


### 33.1.7 Offset 0B1Ch: PCI Configuration space enable bits (PSF\_1\_AGNT\_T0\_SHDW\_PCIEN\_PTIO\_RS0\_D22\_F3\_OFF SET11)—Offset B1Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>D22:F3 Function Disable (FunDis):</b> Default value=0, When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be shadowed. This bit is writable through IOSF SB interface only.
7:0	0h RO	Reserved.


### 33.1.8 Offset 0C1Ch: PCI Configuration space enable bits (PSF\_1\_AGNT\_TO\_SHDW\_PCIEN\_PTIO\_RS0\_D22\_F2\_OFF SET12)—Offset C1Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>D22:F2 Function Disable (FunDis):</b> Default value=0, When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be shadowed. This bit is writable through IOSF SB interface only.
7:0	0h RO	Reserved.


### 33.1.9 PCI Base Address (PSF1\_T0\_SHDW\_SATA\_REG\_BASE)—Offset 1000h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:13	0h RW	<b>SATA PCI BAR (AddrBase)</b>
12:0	0h RO	Reserved.


### 33.1.10 D23:F0 PCI Configuration Space Enable (PSF\_1\_AGNT\_T0\_SHDW\_PCIEN\_VR\_RS0\_D23\_F0\_OFFSE T16)—Offset 101Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>Function Disable (FunDis):</b> Default value=0, When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be shadowed. This bit is writable through IOSF SB interface only.
7:0	0h RO	Reserved.

### 33.1.11 PCIe Port20 PCI Configuration Space Enable (PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPE\_RS0\_D27\_F3)—Offset 203Ch


**Access Method**



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h RW	<b>Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be shadowed. This bit is writable through IOSF SB interface only.
7:2	0h RO	Reserved.
1	0h RW	<b>Memory Space Enable (MemEn):</b> This bit is writable through both IOSF SB interface and through cfgWr transactions on IOSF primary.
0	0h RW	<b>IO Space Enable (IOEn):</b> This bit is writable through both IOSF SB interface and through cfgWr transactions on IOSF primary.

**33.1.12 PCIe Port 19 PCI Configuration Space Enable (PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPE\_RS0\_D27\_F2)—Offset 213Ch**


Same definition as PCIe Port 19 PCI Configuration Space Enable register at offset 203Ch.

**33.1.13 PCIe Port 18 PCI Configuration Space Enable (PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPE\_RS0\_D27\_F1)—Offset 223Ch**

Same definition as PCIe Port 18 PCI Configuration Space Enable register at offset 203Ch.

**33.1.14 PCIe Port 17 PCI Configuration Space Enable (PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPE\_RS0\_D27\_F0)—Offset 233Ch**

Same definition as PCIe Port 17 PCI Configuration Space Enable register at offset 203Ch.



**33.1.15 PCIe Port 16 PCI Configuration Space Enable (PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPD\_RS0\_D29\_F7)—  
Offset 243Ch**

Same definition as PCIe Port 16 PCI Configuration Space Enable register at offset 203Ch.

**33.1.16 PCIe Port 15 PCI Configuration Space Enable (PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPD\_RS0\_D29\_F6)—  
Offset 253Ch**

Same definition as PCIe Port 15 PCI Configuration Space Enable register at offset 203Ch.

**33.1.17 PCIe Port 14 PCI Configuration Space Enable (PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPD\_RS0\_D29\_F5)—  
Offset 263Ch**

Same definition as PCIe Port 14 PCI Configuration Space Enable register at offset 203Ch.

**33.1.18 PCIe Port 13 PCI Configuration Space Enable (PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPD\_RS0\_D29\_F4)—  
Offset 273Ch**

Same definition as PCIe Port 13 PCI Configuration Space Enable register at offset 203Ch.

**33.1.19 PCIe Port 12 PCI Configuration Space Enable (PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPC\_RS0\_D29\_F3)—  
Offset 283Ch**

Same definition as PCIe Port 12 PCI Configuration Space Enable register at offset 203Ch.

**33.1.20 PCIe Port 11 PCI Configuration Space Enable (PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPC\_RS0\_D29\_F2)—  
Offset 293Ch**

Same definition as PCIe Port 11 PCI Configuration Space Enable register at offset 203Ch.

**33.1.21 PCIe Port 10 PCI Configuration Space Enable (PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPC\_RS0\_D29\_F1)—  
Offset 2A3Ch**

Same definition as PCIe Port 10 PCI Configuration Space Enable register at offset 203Ch.



**33.1.22 PCIe Port 9 PCI Configuration Space Enable  
(PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPC\_RS0\_D29\_F0)—  
Offset 2B3Ch**

Same definition as PCIe Port 9 PCI Configuration Space Enable register at offset 203Ch.

**33.1.23 PCIe Port 8 PCI Configuration Space Enable  
(SF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPB\_RS0\_D28\_F7)—  
Offset 2C3Ch**

Same definition as PCIe Port 8 PCI Configuration Space Enable register at offset 203Ch.

**33.1.24 PCIe Port 7 PCI Configuration Space Enable  
(PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPB\_RS0\_D28\_F6)—  
Offset 2D3Ch**

Same definition as PCIe Port 7 PCI Configuration Space Enable register at offset 203Ch.

**33.1.25 PCIe Port 6 PCI Configuration Space Enable  
(PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPB\_RS0\_D28\_F5)—  
Offset 2E3Ch**

Same definition as PCIe Port 6 PCI Configuration Space Enable register at offset 203Ch.

**33.1.26 PCIe Port 5 PCI Configuration Space Enable  
(PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPB\_RS0\_D28\_F4)—  
Offset 2F3Ch**

Same definition as PCIe Port 5 PCI Configuration Space Enable register at offset 203Ch.

**33.1.27 PCIe Port 4 PCI Configuration Space Enable  
(PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPA\_RS0\_D28\_F3)—  
Offset 303Ch**

Same definition as PCIe Port 4 PCI Configuration Space Enable register at offset 203Ch.

**33.1.28 PCIe Port 3 PCI Configuration Space Enable  
(PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPA\_RS0\_D28\_F2)—  
Offset 313Ch**

Same definition as PCIe Port 3 PCI Configuration Space Enable register at offset 203Ch.

**33.1.29 PCIe Port 2 PCI Configuration Space Enable  
(PSF\_1\_AGNT\_T1\_SHDW\_PCIEN\_SPA\_RS0\_D28\_F1)—  
Offset 323Ch**

Same definition as PCIe Port 2 PCI Configuration Space Enable register at offset 203Ch.



### 33.1.30 PCIe Port 1 PCI Configuration Space Enable (PSF\_1\_AGNT\_T1\_SHDW\_PCIEEN\_SPA\_RS0\_D28\_F0)—Offset 333Ch

Same definition as PCIe Port 1 PCI Configuration Space Enable register at offset 203Ch.


### 33.1.31 PSF Global Configuration (PSF\_1\_PSF\_GLOBAL\_CONFIG)—Offset 4000h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h	<b>enTCG:</b> If set, PSF will use its clkreq/ack signals to request and maintain a clock for a transaction. If set to 0, PSF will permanently assert all clkreq and signals.
3:0	0h RO	Reserved.


### 33.1.32 Rootspace Configuration (PSF\_1\_ROOTSPACE\_CONFIG\_RS0)—Offset 4010h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 2h





Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	1h	<b>EnAddrP2p</b> : If set, address-based p2p transactions are allowed for this root space.
0	0h RW	<b>Vtd Enable (VtdEn)</b> : If set Intel Virtualization Technology for Directed I/O is enabled for this root space. This bit should reflect the system-wide vt-d setting, and is typically maintained by BIOS.


### 33.1.33 Rootspace Configuration (PSF\_1\_ROOTSPACE\_CONFIG\_RS1)—Offset 4014h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 2h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	1h	<b>EnAddrP2p</b> : Default value=0x1, If set, address-based p2p transactions are allowed for this root space.
0	0h	<b>VtdEn</b> : Default value=0x0, If set Intel Virtualization Technology for Directed I/O is enabled for this root space. This bit should reflect the system-wide vt-d setting, and is typically maintained by BIOS

### 33.1.34 Offset 4018h: PSF Port Configuration Register (PSF\_1\_PSF\_PORT\_CONFIG\_PG0\_PORT0)—Offset 4018h

BIOS may program this register.

### 33.1.35 PSF Port Configuration (PSF\_1\_PSF\_PORT\_CONFIG\_PG1\_PORT7)—Offset 4038h

BIOS may program this register.





### 33.1.36 Offset 403Ch: PSF Port Configuration Register (PSF\_1\_PSF\_PORT\_CONFIG\_PG1\_PORT8)—Offset 403Ch

BIOS may program this register.


### 33.1.37 Multicast Control Register (PSF\_1\_PSF\_MC\_CONTROL\_MCAST0\_RS0\_EOI)—Offset 4048h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:1	0h	<b>Multicast (NumMC):</b> Number of multicast Agents on this root-space on the PSF segment.
0	0h	<b>Multicast Enable (MultCEn):</b> Multicast Enable. If set Multicast transactions are supported on this root-space.

### 33.1.38 Destination ID (PSF\_1\_PSF\_MC\_AGENT\_MCAST0\_RS0\_TGT0\_EOI)—Offset 4058h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
CHANMAP	RSVD		PSFID		PortGroupID	PortID		ChannelID

Bit Range	Default and Access	Field Name (ID): Description
31	0h	<b>Channel ID Map (CHANMAP):</b> If this bit is set, the ChannelID field is ignored and is looked up in the CHANMAP register set that belongs to PortGroupID:PortID
30:24	0h RO	Reserved.
23:16	0h	<b>PSF ID (PSFID):</b> Default value=0x0,
15	0h	<b>Port Group ID (PortGroupID):</b> Default value=0
14:8	0h	<b>Port ID (PortID):</b> Default value=0x0, Since 1'b0 indicates source-decode, the port ID needs to be larger than 0
7:0	0h	<b>Channel ID (ChannelID):</b> Default value=0x0,

### 33.1.39 Offset 4060h: Destination ID (PSF\_1\_PSF\_MC\_AGENT\_MCAST0\_RS0\_TGT2\_EOI)– Offset 4060h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
	RSVD		PSFID		PortGroupID	PortID		ChannelID



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:16	0h	<b>PSFID:</b> Default value=0x0,
15	0h	<b>PortGroupID:</b> Default value=0x0, 1'b1
14:8	0h	<b>PortID:</b> Default value=0x0, Since 1'b0 indicates source-decode, the port ID needs to be larger than 0
7:0	0h	<b>ChannelID:</b> Default value=0x0,

### 33.1.40 PCI Function Configuration Header (PSF\_1\_T1\_AGENT\_FUNCTION\_CONFIG\_SPA\_RS0\_D28\_F0)—Offset 41C0h


This register controls the PCI configuration header of a PCI function.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 1C0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8:4	1Ch	<b>Device:</b> Default value=28, Device number of the PCI function. This field resets to the device number as configured at compile time
3:1	0h	<b>Function:</b> Default value=0, Function number of the PCI function. This field resets to the function number as configured at compile time
0	0h	<b>IFR:</b> Default value=0, If written as a '1', all shadow registers associated with this function will be reset. This bit self-clears after the reset sequence has finished. This bit always reads as 0.




### 33.1.41 PCI Function Configuration (PSF\_1\_T1\_AGENT\_FUNCTION\_CONFIG\_SPA\_RS0\_D28\_F3\_OFFSET48)—Offset 41CCh

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 6h



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3:1	3h	<b>Function:</b> Default value=0x3, Function number of the PCI function.
0	0h RO	Reserved.


### 33.1.42 Grant Count Reload (PSF\_1\_DEV\_GNTCNT\_RELOAD\_DGCR0)—Offset 4214h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 4h





Bit Range	Default and Access	Field Name (ID): Description
31:6	0h RO	Reserved.
5:0	4h	<b>GntCntReload:</b> Default value=0x4, Value that is used to reload an arbitration grant-counter for a transaction or decode requester. The value 0 is reserved and should not be used. These bits are not synchronized, so they should only be written when there are no IOSF Primary transactions ongoing on PSF. This field width is variable, and dependent on PSF configuration parameters.

### 33.1.43 Grant Count Reload (PSF\_1\_DEV\_GNTCNT\_RELOAD\_DGCR49)—Offset 42D8h

BIOS may program this register.

## 33.2 PSF2 PCR Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

Table 33-2. Summary of PSF2 PCR Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
11Ch	11Fh	D20:F2 Function Disable (PSF_2_AGNT_T0_SHDW_PCIEN_TRH_RS0_D20_F2_OFFSET1)—Offset 11Ch	0h
138h	13Bh	D20:F2 PCI Configuration Disable (PSF_2_AGNT_T0_SHDW_CFG_DIS_TRH_RS0_D20_F2_OFFSET1)—Offset 138h	0h
21Ch	21Fh	D20:F1 Function Disable (PSF_2_AGNT_T0_SHDW_PCIEN_SCC_RS0_D20_F1_OFFSET2)—Offset 21Ch	0h
31Ch	31Fh	D20:F0 Function Disable (PSF_2_AGNT_T0_SHDW_PCIEN_SCC_RS0_D20_F0_OFFSET3)—Offset 31Ch	0h
41Ch	41Fh	D30:F5 Function Disable (PSF_2_AGNT_T0_SHDW_PCIEN_SCC_RS0_D30_F5_OFFSET4)—Offset 41Ch	0h
51Ch	51Fh	D30:F4 Function Disable (PSF_2_AGNT_T0_SHDW_PCIEN_SCC_RS0_D30_F4_OFFSET5)—Offset 51Ch	0h
4000h	4003h	PSF Global Configuration (PSF_2_PSF_GLOBAL_CONFIG)—Offset 4000h	0h
4010h	4013h	Rootspace Configuration (PSF_2_ROOTSPACE_CONFIG_RS0)—Offset 4010h	2h
4014h	4017h	Rootspace Configuration (PSF_2_ROOTSPACE_CONFIG_RS1)—Offset 4014h	2h



### 33.2.1 D20:F2 Function Disable (PSF\_2\_AGNT\_T0\_SHDW\_PCIEN\_TRH\_RS0\_D20\_F2\_OFF SET1)—Offset 11Ch

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>Thermal Reporting Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.

### 33.2.2 D20:F2 PCI Configuration Disable (PSF\_2\_AGNT\_T0\_SHDW\_CFG\_DIS\_TRH\_RS0\_D20\_F2\_O FFSET1)—Offset 138h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>CfgDis:</b> Default value=0x0, If set, the PCI configuration space of this device is switched off, and hidden from the OS. This bit is writable through IOSF SB interface only.

### 33.2.3 D20:F1 Function Disable (PSF\_2\_AGNT\_T0\_SHDW\_PCIEN\_SCC\_RS0\_D20\_F1\_OFFS ET2)—Offset 21Ch

#### Access Method



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>USB Dual Role (OTG) Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.

### 33.2.4 D20:F0 Function Disable (PSF\_2\_AGNT\_T0\_SHDW\_PCIEN\_SCC\_RS0\_D20\_F0\_OFFS ET3)—Offset 31Ch

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>xHCI Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.

### 33.2.5 D30:F5 Function Disable (PSF\_2\_AGNT\_T0\_SHDW\_PCIEN\_SCC\_RS0\_D30\_F5\_OFFS ET4)—Offset 41Ch

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>FunDis:</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.

### 33.2.6 D30:F4 Function Disable (PSF\_2\_AGN\_T0\_SHDW\_PCIEN\_SCC\_RS0\_D30\_F4\_OFFS ET5)—Offset 51Ch

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>FunDis:</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.

### 33.2.7 PSF Global Configuration (PSF\_2\_PSF\_GLOBAL\_CONFIG)—Offset 4000h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h	<b>enTCG</b> : If set, PSF will use its clkreq/ack signals to request and maintain a clock for a transaction. If set to 0, PSF will permanently assert all clkreq and signals.
3:0	0h RO	Reserved.

### 33.2.8 Rootspace Configuration (PSF\_2\_ROOTSPACE\_CONFIG\_RS0)—Offset 4010h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 2h

Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	1h	<b>Address Enable (EnAddrP2p)</b> : Default value=0x1, If set, address-based p2p transactions are allowed for this root space.
0	0h	<b>VTd Enable (VtdEn)</b> : Default value=0x0, If set Intel Virtualization Technology for Directed I/O is enabled for this root space. This bit should reflect the system-wide vt-d setting, and is typically maintained by BIOS

### 33.2.9 Rootspace Configuration (PSF\_2\_ROOTSPACE\_CONFIG\_RS1)—Offset 4014h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 2h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	1h	<b>EnAddrP2p</b> : Default value=0x1, If set, address-based p2p transactions are allowed for this root space.
0	0h	<b>VtdEn</b> : Default value=0x0, If set Intel Virtualization Technology for Directed I/O is enabled for this root space. This bit should reflect the system-wide vt-d setting, and is typically maintained by BIOS

### 33.3 PSF3 PCR Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

**Table 33-3. Summary of PSF3 PCR Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
200h	203h	PCI Base Address (PSF3_T0_SHDW_TRACE_HUB_ACPI_REG_BASE)—Offset 200h	0h
21Ch	21Fh	Offset 021Ch: PCI Configuration space enable bits (PSF_3_AGNT_T0_SHDW_PCIEN_NPK_RS0_D20_F4_OFFSET2)—Offset 21Ch	0h
238h	23Bh	Intel Trace Hub PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_NPK_RS0_D20_F4_OFFSET2)—Offset 238h	0h
300h	303h	PCI Base Address (PSF3_T0_SHDW_TRACE_HUB_REG_BASE)—Offset 300h	0h
31Ch	31Fh	D31:F7 PCI Configuration Space Enable (PSF_3_AGNT_T0_SHDW_PCIEN_NPK_RS0_D31_F7_OFFSET3)—Offset 31Ch	0h
338h	33Bh	PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_NPK_RS0_D31_F7_OFFSET3)—Offset 338h	0h
51Ch	51Fh	PCI Configuration Space Enable (PSF_3_AGNT_T0_SHDW_PCIEN_SMB_RS0_D31_F4_OFFSET5)—Offset 51Ch	0h
538h	53Bh	PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_SMB_RS0_D31_F4_OFFSET5)—Offset 538h	0h
800h	803h	PCI Base Address (PSF3_T0_SHDW_ISH_REG_BASE)—Offset 800h	0h
81Ch	81Fh	D19:F0 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEN_ISH_RS0_D19_F0_OFFSET8)—Offset 81Ch	0h
91Ch	91Fh	D30:F3 Function Disable (SF_3_AGNT_T0_SHDW_PCIEN_LPSS_RS0_D30_F3_OFFSET9)—Offset 91Ch	0h
938h	93Bh	Offset 0938h: PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_LPSS_RS0_D25_F2_OFFSET9)—Offset 938h	0h



**Table 33-3. Summary of PSF3 PCR Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
A00h	A03h	PCI Base Address (PSF3_T0_SHDW_GSPI1_REG_BASE)—Offset A00h	0h
A1Ch	A1Fh	D30:F3 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEN_LPSS_RS0_D30_F3_OFFSET10)—Offset A1Ch	0h
A38h	A3Bh	Offset 0A38h: PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_LPSS_RS0_D30_F3_OFFSET10)—Offset A38h	0h
B00h	B03h	PCI Base Address (PSF3_T0_SHDW_SPI0_REG_BASE)—Offset B00h	0h
B1Ch	B1Fh	D30:F1 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEN_LPSS_RS0_D30_F1_OFFSET11)—Offset B1Ch	0h
B38h	B3Bh	Offset 0B38h: PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_LPSS_RS0_D30_F2_OFFSET11)—Offset B38h	0h
C00h	C03h	PCI Base Address (PSF3_T0_SHDW_UART1_REG_BASE)—Offset C00h	0h
C1Ch	C1Fh	D30:F0 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEN_LPSS_RS0_D30_F0_OFFSET12)—Offset C1Ch	0h
C38h	C3Bh	Offset 0C38h: PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_LPSS_RS0_D30_F1_OFFSET12)—Offset C38h	0h
D00h	D03h	PCI Base Address (PSF3_T0_SHDW_UART0_REG_BASE)—Offset D00h	0h
D1Ch	D1Fh	D25:F0 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEN_LPSS_RS0_D25_F0_OFFSET13)—Offset D1Ch	0h
D38h	D3Bh	Offset 0D38h: PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_LPSS_RS0_D30_F0_OFFSET13)—Offset D38h	0h
E1Ch	E1Fh	D21:F3 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEN_LPSS_RS0_D21_F3_OFFSET14)—Offset E1Ch	0h
E38h	E3Bh	Offset 0E38h: PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_LPSS_RS0_D25_F1_OFFSET14)—Offset E38h	0h
F00h	F03h	PCI Base Address (PSF3_T0_SHDW_UART2_REG_BASE)—Offset F00h	0h
F1Ch	F1Fh	D21:F2 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEN_LPSS_RS0_D21_F2_OFFSET15)—Offset F1Ch	0h
F38h	F3Bh	Offset 0F38h: PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_LPSS_RS0_D25_F0_OFFSET15)—Offset F38h	0h
1000h	1003h	PCI Base Address (PSF3_T0_SHDW_I2C3_REG_BASE)—Offset 1000h	0h
101Ch	101Fh	D21:F1 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEN_LPSS_RS0_D21_F1_OFFSET16)—Offset 101Ch	0h
1038h	103Bh	Offset 1038h: PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_LPSS_RS0_D21_F3_OFFSET16)—Offset 1038h	0h
1100h	1103h	PCI Base Address (PSF3_T0_SHDW_I2C2_REG_BASE)—Offset 1100h	0h
111Ch	111Fh	D21:F0 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEN_LPSS_RS0_D21_F0_OFFSET17)—Offset 111Ch	0h



**Table 33-3. Summary of PSF3 PCR Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
1138h	113Bh	Offset 1138h: PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_LPSS_RS0_D21_F2_OFFSET17)—Offset 1138h	0h
1200h	1203h	PCI Base Address (PSF3_T0_SHDW_I2C1_REG_BASE)—Offset 1200h	0h
121Ch	121Fh	D25:F1 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEIEN_LPSS_RS0_D25_F1_OFFSET18)—Offset 121Ch	0h
1238h	123Bh	Offset 1238h: PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_LPSS_RS0_D21_F1_OFFSET18)—Offset 1238h	0h
1300h	1303h	PCI Base Address (PSF3_T0_SHDW_I2C0_REG_BASE)—Offset 1300h	0h
131Ch	131Fh	D25:F0 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEIEN_LPSS_RS0_D25_F0_OFFSET19)—Offset 131Ch	0h
1338h	133Bh	Offset 1338h: PCI Configuration Disable (PSF_3_AGNT_T0_SHDW_CFG_DIS_LPSS_RS0_D21_F0_OFFSET19)—Offset 1338h	0h
171Ch	171Fh	D31:F6 Function Disable (PSF_3_AGNT_T0_SHDW_PCIEIEN_GBE_RS0_D31_F6)—Offset 171Ch	0h
1900h	1903h	PCI Base Address (PSF3_T0_SHDW_AUD_REG_BASE)—Offset 1900h	0h
191Ch	191Fh	PCI Configuration Space Enable (PSF_3_AGNT_T0_SHDW_PCIEIEN_AUD_RS0_D31_F3_OFFSET25)—Offset 191Ch	0h
4000h	4003h	PSF Global Configuration (PSF_3_PSF_GLOBAL_CONFIG)—Offset 4000h	0h
4010h	4013h	Root Space Config (PSF_3_ROOTSPACE_CONFIG_RS0)—Offset 4010h	2h
4014h	4017h	Rootspace Configuration (PSF_3_ROOTSPACE_CONFIG_RS1)—Offset 4014h	2h
404Ch	404Fh	Multicast Control (PSF_3_PSF_MC_CONTROL_MCAST0_RS0_EOI)—Offset 404Ch	0h
4054h	4057h	Destination ID (PSF_3_PSF_MC_AGENT_MCAST0_RS0_TGT0_EOI)—Offset 4054h	0h


### 33.3.1 PCI Base Address (PSF3\_T0\_SHDW\_TRACE\_HUB ACPI\_REG\_BASE)—Offset 200h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RW	<b>Trace Hub PCI BAR (AddrBase)</b>
17:0	0h RO	Reserved.


### 33.3.2 Offset 021Ch: PCI Configuration space enable bits (PSF\_3\_AGNT\_T0\_SHDW\_PCIEN\_NPK\_RS0\_D20\_F4\_OFF SET2)—Offset 21Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>D20:F4 Function Disable (FunDis):</b> Default value=0x0, When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be shadowed. This bit is writable through IOSF SB interface only.
7:0	0h RO	Reserved.

### 33.3.3 Intel Trace Hub PCI Configuration Disable (PSF\_3\_AGNT\_T0\_SHDW\_CFG\_DIS\_NPK\_RS0\_D20\_F4\_O FFSET2)—Offset 238h

If set, this bit disables the shadowed PCI configuration header of the device. When a PCI configuration header is disabled, cfgWr transactions are no longer shadowed, and whatever the current contents of the address resources (BAR[0..1]) and requester ID (B:D:F) becomes the fixed location of the device in the address space. With its PCI configuration header disabled, the device effectively becomes an ACPI device, with fixed address ranges and requester ID.


**Access Method**



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>CfgDis:</b> Default value=0x0, If set, the PCI configuration space of this device is switched off, and hidden from the OS. This bit is writable through IOSF SB interface only.


### 33.3.4 PCI Base Address (PSF3\_TO\_SHDW\_TRACE\_HUB\_REG\_BASE)—Offset 300h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RW	<b>Trace Hub PCI BAR (AddrBase)</b>
19:0	0h RO	Reserved.




### 33.3.5 D31:F7 PCI Configuration Space Enable (PSF\_3\_AGNT\_T0\_SHDW\_PCIEN\_NPK\_RS0\_D31\_F7\_OFF SET3)—Offset 31Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>Function Disable (FunDis):</b> Default value=0x0, When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be shadowed. This bit is writable through IOSF SB interface only.
7:0	0h RO	Reserved.


### 33.3.6 PCI Configuration Disable (PSF\_3\_AGNT\_T0\_SHDW\_CFG\_DIS\_NPK\_RS0\_D31\_F7\_O FFSET3)—Offset 338h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>CfgDis:</b> Default value=0x0, If set, the PCI configuration space of this device is switched off, and hidden from the OS. This bit is writable through IOSF SB interface only.


### 33.3.7 PCI Configuration Space Enable (PSF\_3\_AGNT\_T0\_SHDW\_PCIEEN\_SMB\_RS0\_D31\_F4\_OFF SET5)—Offset 51Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>FunDis:</b> Default value=0x0, When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be shadowed. This bit is writable through IOSF SB interface only.
7:0	0h RO	Reserved.

### 33.3.8 PCI Configuration Disable (PSF\_3\_AGNT\_T0\_SHDW\_CFG\_DIS\_SMB\_RS0\_D31\_F4\_0 FFSET5)—Offset 538h


**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>CfgDis:</b> Default value=0x0, If set, the PCI configuration space of this device is switched off, and hidden from the OS. This bit is writable through IOSF SB interface only.


### 33.3.9 PCI Base Address (PSF3\_T0\_SHDW\_ISH\_REG\_BASE)—Offset 800h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:20	0h RW	<b>ISH PCI BAR (AddrBase)</b>
19:0	0h RO	Reserved.

### 33.3.10 D19:F0 Function Disable (PSF\_3\_AGNT\_T0\_SHDW\_PCIEN\_ISH\_RS0\_D19\_F0\_OFFS ET8)—Offset 81Ch


**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>ISH Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.


### 33.3.11 D30:F3 Function Disable (SF\_3\_AGNT\_TO\_SHDW\_PCIEN\_LPSS\_RS0\_D30\_F3\_OFFS ET9)—Offset 91Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>SPI1 Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out
7:0	0h RO	Reserved.




### 33.3.12 Offset 0938h: PCI Configuration Disable (PSF\_3\_AGNT\_T0\_SHDW\_CFG\_DIS\_LPSS\_RS0\_D25\_F2\_OFFSET9)—Offset 938h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>PCI Config Disable (CfgDis):</b> Default value=0, If set, the PCI configuration space of this device is switched off, and hidden from the OS. This bit is writable through IOSF SB interface only.


### 33.3.13 PCI Base Address (PSF3\_T0\_SHDW\_GSPI1\_REG\_BASE )—Offset A00h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>GSPI1 PCI BAR (AddrBase)</b>
11:0	0h RO	Reserved.


### 33.3.14 D30:F3 Function Disable (PSF\_3\_AGNT\_TO\_SHDW\_PCIEN\_LPSS\_RS0\_D30\_F3\_OFF SET10)—Offset A1Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>FunDis:</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.

### 33.3.15 Offset 0A38h: PCI Configuration Disable (PSF\_3\_AGNT\_TO\_SHDW\_CFG\_DIS\_LPSS\_RS0\_D30\_F3\_O FFSET10)—Offset A38h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD								CfgDis

Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>PCI Config Disable (CfgDis):</b> Default value=0, If set, the PCI configuration space of this device is switched off, and hidden from the OS. This bit is writable through IOSF SB interface only.

### 33.3.16 PCI Base Address (PSF3\_TO\_SHDW\_SPI0\_REG\_BASE)—Offset B00h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
AddrBase						RSVD		

Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>GSPI PCI BAR (AddrBase)</b>
11:0	0h RO	Reserved.

### 33.3.17 D30:F1 Function Disable (PSF\_3\_AGNT\_TO\_SHDW\_PCIEN\_LPSS\_RS0\_D30\_F1\_OFF SET11)—Offset B1Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**



**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD						FunDis	RSVD	

Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>UART1 Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.

### 33.3.18 Offset 0B38h: PCI Configuration Disable (PSF\_3\_AGNT\_T0\_SHDW\_CFG\_DIS\_LPSS\_RS0\_D30\_F2\_0 FFSET11)—Offset B38h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD								CfgDis

Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>PCI Config Disable (CfgDis):</b> Default value=0, If set, the PCI configuration space of this device is switched off, and hidden from the OS. This bit is writable through IOSF SB interface only.

### 33.3.19 PCI Base Address (PSF3\_T0\_SHDW\_UART1\_REG\_BASE)—Offset C00h


#### Access Method



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>UART1 PCI BAR (AddrBase)</b>
11:0	0h RO	Reserved.


### 33.3.20 D30:F0 Function Disable (PSF\_3\_AGNT\_TO\_SHDW\_PCIEN\_LPSS\_RS0\_D30\_F0\_OFF SET12)—Offset C1Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>UART0 Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.




### 33.3.21 Offset 0C38h: PCI Configuration Disable (PSF\_3\_AGNT\_T0\_SHDW\_CFG\_DIS\_LPSS\_RS0\_D30\_F1\_0\_FFSET12)—Offset C38h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>PCI Config Disable (CfgDis):</b> Default value=0, If set, the PCI configuration space of this device is switched off, and hidden from the OS. This bit is writable through IOSF SB interface only.


### 33.3.22 PCI Base Address (PSF3\_T0\_SHDW\_UART0\_REG\_BASE)—Offset D00h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>UART PCI BAR (AddrBase)</b>
11:0	0h RO	Reserved.


### 33.3.23 D25:F0 Function Disable (PSF\_3\_AGNT\_T0\_SHDW\_PCIEN\_LPSS\_RS0\_D25\_F0\_OFF SET13)—Offset D1Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>UART2 Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.


### 33.3.24 Offset 0D38h: PCI Configuration Disable (PSF\_3\_AGNT\_T0\_SHDW\_CFG\_DIS\_LPSS\_RS0\_D30\_F0\_O FFSET13)—Offset D38h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>PCI Config Disable (CfgDis):</b> Default value=0, If set, the PCI configuration space of this device is switched off, and hidden from the OS. This bit is writable through IOSF SB interface only.


### 33.3.25 D21:F3 Function Disable (PSF\_3\_AGNT\_T0\_SHDW\_PCIEN\_LPSS\_RS0\_D21\_F3\_OFF SET14)—Offset E1Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>I2C3 Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out
7:0	0h RO	Reserved.

### 33.3.26 Offset 0E38h: PCI Configuration Disable (PSF\_3\_AGNT\_T0\_SHDW\_CFG\_DIS\_LPSS\_RS0\_D25\_F1\_0 FFSET14)—Offset E38h


**Access Method**



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>PCI Config Disable (CfgDis):</b> Default value=0, If set, the PCI configuration space of this device is switched off, and hidden from the OS. This bit is writable through IOSF SB interface only.


### 33.3.27 PCI Base Address (PSF3\_TO\_SHDW\_UART2\_REG\_BASE)—Offset F00h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>UART2 PCI BAR (AddrBase)</b>
11:0	0h RO	Reserved.




### 33.3.28 D21:F2 Function Disable (PSF\_3\_AGNT\_T0\_SHDW\_PCIEN\_LPSS\_RS0\_D21\_F2\_OFF SET15)—Offset F1Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>I2C2 Functional Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.


### 33.3.29 Offset 0F38h: PCI Configuration Disable (PSF\_3\_AGNT\_T0\_SHDW\_CFG\_DIS\_LPSS\_RS0\_D25\_F0\_0 FFSET15)—Offset F38h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>PCI Config Disable (CfgDis):</b> Default value=0, If set, the PCI configuration space of this device is switched off, and hidden from the OS. This bit is writable through IOSF SB interface only.


### 33.3.30 PCI Base Address (PSF3\_TO\_SHDW\_I2C3\_REG\_BASE)—Offset 1000h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>I2C3 PCI BAR (AddrBase)</b>
11:0	0h RO	Reserved.

### 33.3.31 D21:F1 Function Disable (PSF\_3\_AGNT\_TO\_SHDW\_PCIE\_N\_LPSS\_RS0\_D21\_F1\_OFF SET16)—Offset 101Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
RSVD						FunDis	RSVD	

Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>I2C1 Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.

### 33.3.32 Offset 1038h: PCI Configuration Disable (PSF\_3\_AGNT\_T0\_SHDW\_CFG\_DIS\_LPSS\_RS0\_D21\_F3\_OFFSET16)–Offset 1038h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
RSVD								CfgDis

Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>PCI Config Disable (CfgDis):</b> Default value=0, If set, the PCI configuration space of this device is switched off, and hidden from the OS. This bit is writable through IOSF SB interface only.

### 33.3.33 PCI Base Address (PSF3\_T0\_SHDW\_I2C2\_REG\_BASE)–Offset 1100h


**Access Method**



**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>I2C2 PCI BAR (AddrBase)</b>
11:0	0h RO	Reserved.


### 33.3.34 D21:F0 Function Disable (PSF\_3\_AGNT\_T0\_SHDW\_PCIEN\_LPSS\_RS0\_D21\_F0\_OFF SET17)—Offset 111Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>I2C0 Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.




### 33.3.35 Offset 1138h: PCI Configuration Disable (PSF\_3\_AGNT\_T0\_SHDW\_CFG\_DIS\_LPSS\_RS0\_D21\_F2\_0\_FFSET17)–Offset 1138h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>PCI Config Disable (CfgDis):</b> Default value=0, If set, the PCI configuration space of this device is switched off, and hidden from the OS. This bit is writable through IOSF SB interface only.


### 33.3.36 PCI Base Address (PSF3\_T0\_SHDW\_I2C1\_REG\_BASE)–Offset 1200h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h







Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>I2C1 PCI BAR (AddrBase)</b>
11:0	0h RO	Reserved.


### 33.3.37 D25:F1 Function Disable (PSF\_3\_AGNT\_TO\_SHDW\_PCIEN\_LPSS\_RS0\_D25\_F1\_OFF SET18)—Offset 121Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>I2C5 Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.


### 33.3.38 Offset 1238h: PCI Configuration Disable (PSF\_3\_AGNT\_TO\_SHDW\_CFG\_DIS\_LPSS\_RS0\_D21\_F1\_O FFSET18)—Offset 1238h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>PCI Config Disable (CfgDis):</b> Default value=0, If set, the PCI configuration space of this device is switched off, and hidden from the OS. This bit is writable through IOSF SB interface only.


### 33.3.39 PCI Base Address (PSF3\_T0\_SHDW\_I2C0\_REG\_BASE)—Offset 1300h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:12	0h RW	<b>I2C PCI BAR (AddrBase)</b>
11:0	0h RO	Reserved.

### 33.3.40 D25:F0 Function Disable (PSF\_3\_AGNT\_T0\_SHDW\_PCIEN\_LPSS\_RS0\_D25\_F0\_OFF SET19)—Offset 131Ch


**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**



**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>UART2 Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.


### 33.3.41 Offset 1338h: PCI Configuration Disable (PSF\_3\_AGNT\_TO\_SHDW\_CFG\_DIS\_LPSS\_RS0\_D21\_F0\_OFFSET19)—Offset 1338h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:1	0h RO	Reserved.
0	0h	<b>PCI Config Disable (CfgDis):</b> Default value=0, If set, the PCI configuration space of this device is switched off, and hidden from the OS. This bit is writable through IOSF SB interface only.




### 33.3.42 D31:F6 Function Disable (PSF\_3\_AGNT\_T0\_SHDW\_PCIEN\_GBE\_RS0\_D31\_F6)— Offset 171Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>GbE Function Disable (FunDis):</b> When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be carried out.
7:0	0h RO	Reserved.


### 33.3.43 PCI Base Address (PSF3\_T0\_SHDW\_AUD\_REG\_BASE)— Offset 1900h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:14	0h RW	<b>Audio PCI BAR (AddrBase)</b>
13:0	0h RO	Reserved.


### 33.3.44 PCI Configuration Space Enable (PSF\_3\_AGNT\_T0\_SHDW\_PCIEN\_AUD\_RS0\_D31\_F3\_OFF SET25)—Offset 191Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:9	0h RO	Reserved.
8	0h	<b>FunDis:</b> Default value=0x0, When set, transactions targeting this PCI function will not be positively decoded, and cfgWr transactions to this function will not be shadowed. This bit is writable through IOSF SB interface only.
7:0	0h RO	Reserved.

### 33.3.45 PSF Global Configuration (PSF\_3\_PSF\_GLOBAL\_CONFIG)—Offset 4000h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
RSVD							enTCG	RSVD

Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h	<b>enTCG:</b> If set, PSF will use its clkreq/ack signals to request and maintain a clock for a transaction. If set to 0, PSF will permanently assert all clkreq and signals.
3:0	0h RO	Reserved.

### 33.3.46 Root Space Config (PSF\_3\_ROOTSPACE\_CONFIG\_RS0)— Offset 4010h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 2h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	1
RSVD							EnAddrP2p	VtdEn

Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	1h	<b>Address Enable (EnAddrP2p):</b> Default value=0x1, If set, address-based p2p transactions are allowed for this root space.
0	0h	<b>VTd Enable (VtdEn):</b> Default value=0x0, If set Intel Virtualization Technology for Directed I/O is enabled for this root space. This bit should reflect the system-wide vt-d setting, and is typically maintained by BIOS




### 33.3.47 Rootspace Configuration (PSF\_3\_ROOTSPACE\_CONFIG\_RS1)—Offset 4014h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 2h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	1h	<b>EnAddrP2p:</b> Default value=0x1, If set, address-based p2p transactions are allowed for this root space.
0	0h	<b>VtdEn:</b> Default value=0x0, If set Intel Virtualization Technology for Directed I/O is enabled for this root space. This bit should reflect the system-wide vt-d setting, and is typically maintained by BIOS


### 33.3.48 Multicast Control (PSF\_3\_PSF\_MC\_CONTROL\_MCAST0\_RS0\_EOI)—Offset 404Ch

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:8	0h RO	Reserved.
7:1	0h	<b>Multicast Agent (NumMC):</b> Number of multicast Agents on this root-space on the PSF segment.
0	0h	<b>Multicast Enable (MultCEn):</b> Multicast Enable. If set Multicast transactions are supported on this root-space, and can be received on any PSF port.


### 33.3.49 Destination ID (PSF\_3\_PSF\_MC\_AGENT\_MCAST0\_RS0\_TGT0\_EOI)—Offset 4054h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31	0h	<b>Channel ID Map (CHANMAP):</b> If this bit is set, the ChannelID field is ignored and looked up in the CHANMAP register set that belongs to PortGroupID:PortID
30:24	0h RO	Reserved.
23:16	0h	<b>PSF ID (PSFID):</b> Default value=0x0,
15	0h	<b>Port Group ID (PortGroupID):</b> Default value=0x0
14:8	0h	<b>Port ID (PortID):</b> Since 1'b0 indicates source-decode, the port ID needs to be larger than 0
7:0	0h	<b>Channel ID (ChannelID):</b> Default value=0x0,





### 33.4 PSF4 PCR Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

Table 33-4. Summary of PSF4 PCR Registers

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
4000h	4003h	PSF Global Configuration (PSF_4_PSF_GLOBAL_CONFIG)—Offset 4000h	0h
4010h	4013h	Root Space Configuration (PSF_4_ROOTSPACE_CONFIG_RS0)—Offset 4010h	2h
4014h	4017h	Root Space Configuration (PSF_4_ROOTSPACE_CONFIG_RS1)—Offset 4014h	2h

#### 33.4.1 PSF Global Configuration (PSF\_4\_PSF\_GLOBAL\_CONFIG)—Offset 4000h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

Bit Range	Default and Access	Field Name (ID): Description
31:5	0h RO	Reserved.
4	0h	<b>enTCG:</b> If set, PSF will use its clkreq/ack signals to request and maintain a clock for a transaction. If set to 0, PSF will permanently assert all clkreq and signals.
3:0	0h RO	Reserved.

#### 33.4.2 Root Space Configuration (PSF\_4\_ROOTSPACE\_CONFIG\_RS0)—Offset 4010h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 2h



Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	1h	<b>Address Enable (EnAddrP2p):</b> Default value=0x1, If set, address-based p2p transactions are allowed for this root space.
0	0h	<b>Vtd Enable (VtdEn):</b> Default value=0x0, If set Intel Virtualization Technology for Directed I/O is enabled for this root space. This bit should reflect the system-wide vt-d setting, and is typically maintained by BIOS

### 33.4.3 Root Space Configuration (PSF\_4\_ROOTSPACE\_CONFIG\_RS1)—Offset 4014h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 2h

Bit Range	Default and Access	Field Name (ID): Description
31:2	0h RO	Reserved.
1	1h	<b>EnAddrP2p:</b> Default value=0x1, If set, address-based p2p transactions are allowed for this root space.
0	0h	<b>VtdEn:</b> Default value=0x0, If set Intel Virtualization Technology for Directed I/O is enabled for this root space. This bit should reflect the system-wide vt-d setting, and is typically maintained by BIOS

§ §



# 34 IO Trap Registers

## 34.1 IO Trap Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

**Table 34-1. Summary of IO Trap Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
1D00h	1D03h	PSTH Control Register (PSTHCTL)—Offset 1D00h	0h
1E00h	1E03h	Trap Status Register (TRPSTS)—Offset 1E00h	0h
1E10h	1E13h	Trapped Cycle Register (TRPCYC1)—Offset 1E10h	0h
1E18h	1E1Bh	Trapped Write Data Register (TRPWRDATA1)—Offset 1E18h	0h
1E80h	1E83h	I/O Trap Registers 1 (IOTRP1_1)—Offset 1E80h	0h
1E84h	1E87h	I/O Trap Registers 1 (IOTRP1_2)—Offset 1E84h	0h
1E88h	1E8Bh	I/O Trap Registers 2 (IOTRP2_1)—Offset 1E88h	0h
1E8Ch	1E8Fh	I/O Trap Registers 2 (IOTRP2_2)—Offset 1E8Ch	0h
1E90h	1E93h	I/O Trap Registers 3 (IOTRP3_1)—Offset 1E90h	0h
1E94h	1E97h	I/O Trap Registers 3 (IOTRP3_2)—Offset 1E94h	0h
1E98h	1E9Bh	I/O Trap Registers 4 (IOTRP4_1)—Offset 1E98h	0h
1E9Ch	1E9Fh	I/O Trap Registers 4 (IOTRP4_2)—Offset 1E9Ch	0h


### 34.1.1 PSTH Control Register (PSTHCTL)—Offset 1D00h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:3	0h RO	Reserved.
2	0h RW	<b>PSTH IOSF Primary Clock Gating Enable (PSTHIOSFPTCGE):</b> 0 = Disable 1 = Enable
1	0h RW	<b>PSTH IOSF Sideband Clock Gating Enable (PSTHIOSFSTCGE):</b> 0 = Disable 1 = Enable
0	0h RW	<b>PSTH Dynamic Clock Gating Enable (PSTHDCGE):</b> 0 = Disable 1 = Enable

### 34.1.2 Trap Status Register (TRPSTS)—Offset 1E00h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD								SMISTAT



Bit Range	Default and Access	Field Name (ID): Description
31:4	0h RO	Reserved.
3:0	0h RWC	<b>Cycle Trap SMI# Status (SMISTAT):</b> These bits are set by hardware when the corresponding Cycle Trap register is enabled and a matching cycle is received (and trapped). These bits are OR'ed together to create a single status bit in the Power Management register space. Note that the SMI# and trapping must be enabled in order to set these bits. This is because, in order to do the cycle comparison, packets must be delayed by several clocks from the DMI pins to the internal receiver. This delay is only enabled when at least one of the trap ranges is enabled. These bits are set before the completion is generated for the trapped cycle, thereby guaranteeing that the processor can enter the SMI# handler when the instruction completes. Each status bit is cleared by writing a '1' to the corresponding bit location in this register.

### 34.1.3 Trapped Cycle Register (TRPCYC1)—Offset 1E10h


This register saves information about the I/O Cycle that was trapped and generated the SMI# for software to read.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:25	0h RO	Reserved.
24	0h RO/V	<b>Read-Write (TRPRWR):</b> 1 = Read, 0 = Write
23:20	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
19:16	0h RO/V	<b>Active-High Byte Enables (TRPBE):</b> This is the DWord-aligned byte enables associated with the trapped cycle. A 1 in any bit location indicates that the corresponding byte is enabled in the cycle.
15:2	0h RO/V	<b>IO Address (TRPADDR):</b> This is the DWord-aligned address of the trapped cycle.
1:0	0h RO	Reserved.

### 34.1.4 Trapped Write Data Register (TRPWDATA1)—Offset 1E18h


This register saves the data from I/O write cycles that are trapped for software to read

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:0	0h RO/V	<b>Data (TRPDATA):</b> DWord of I/O write data. This field is undefined after trapping a read cycle.

### 34.1.5 I/O Trap Registers 1 (IOTRP1\_1)—Offset 1E80h


These registers are used to specify the set of I/O cycles to be trapped and to enable this functionality.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:18	0h RW	<b>Address Mask (TRP1ADDRM):</b> A '1' in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for traps on address ranges up to 256 bytes in size.
17:16	0h RO	Reserved.
15:2	0h RW	<b>Address (TRP1ADDR):</b> DWord-aligned address
1	0h RO	Reserved.
0	0h RW	<b>Trap and SMI Enable (TRP1EN):</b> When this bit is set to 1, then the trapping logic specified in this register is enabled.

### 34.1.6 I/O Trap Registers 1 (IOTRP1\_2)—Offset 1E84h


These registers are used to specify the set of I/O cycles to be trapped and to enable this functionality.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17	0h RW	<b>Read-Write Mask (TRP1RWM):</b> When this bit is '1', the trapping logic will operate on both read and write cycles. When this bit is '0', the cycle must match the type specified in bit 48.
16	0h RW	<b>Read/Write (TRP1RW):</b> 1 = Read, 0 = Write, the value in this field does not matter if bit 49 is set.
15:8	0h RO	Reserved.
7:4	0h RW	<b>Byte Enable Mask (TRP1BEM):</b> A '1' in any bit position indicates that any value in the corresponding byte enable bit in a received cycle will be treated as a match. The corresponding bit in the Byte Enables field, below, is ignored.
3:0	0h RW	<b>Byte Enables (TRP1BE):</b> Active-high, DWord-aligned byte enables

### 34.1.1.7 I/O Trap Registers 2 (IOTRP2\_1)—Offset 1E88h

These registers are used to specify the set of I/O cycles to be trapped and to enable this functionality.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD				TRP2ADDRM	RSVD	TRP2ADDR		RSVD TRP2EN





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:18	0h RW	<b>Address Mask (TRP2ADDRM):</b> A '1' in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for traps on address ranges up to 256 bytes in size.
17:16	0h RO	Reserved.
15:2	0h RW	<b>Address (TRP2ADDR):</b> DWord-aligned address
1	0h RO	Reserved.
0	0h RW	<b>Trap and SMI Enable (TRP2EN):</b> When this bit is set to 1, then the trapping logic specified in this register is enabled.

### 34.1.8 I/O Trap Registers 2 (IOTRP2\_2)—Offset 1E8Ch


These registers are used to specify the set of I/O cycles to be trapped and to enable this functionality.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17	0h RW	<b>Read-Write Mask (TRP2RWM):</b> When this bit is '1', the trapping logic will operate on both read and write cycles. When this bit is '0', the cycle must match the type specified in bit 48.
16	0h RW	<b>Read/Write (TRP2RW):</b> 1 = Read, 0 = Write, the value in this field does not matter if bit 49 is set.



Bit Range	Default and Access	Field Name (ID): Description
15:8	0h RO	Reserved.
7:4	0h RW	<b>Byte Enable Mask (TRP2BEM):</b> A '1' in any bit position indicates that any value in the corresponding byte enable bit in a received cycle will be treated as a match. The corresponding bit in the Byte Enables field, below, is ignored.
3:0	0h RW	<b>Byte Enables (TRP2BE):</b> Active-high, DWord-aligned byte enables

### 34.1.9 I/O Trap Registers 3 (IOTRP3\_1)—Offset 1E90h


These registers are used to specify the set of I/O cycles to be trapped and to enable this functionality.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:18	0h RW	<b>Address Mask (TRP3ADDRM):</b> A '1' in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for traps on address ranges up to 256 bytes in size.
17:16	0h RO	Reserved.



Bit Range	Default and Access	Field Name (ID): Description
15:2	0h RW	<b>Address (TRP3ADDR):</b> DWord-aligned address
1	0h RO	Reserved.
0	0h RW	<b>Trap and SMI Enable (TRP3EN):</b> When this bit is set to 1, then the trapping logic specified in this register is enabled.

### 34.1.10 I/O Trap Registers 3 (IOTRP3\_2)—Offset 1E94h


These registers are used to specify the set of I/O cycles to be trapped and to enable this functionality.

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17	0h RW	<b>Read-Write Mask (TRP3RWM):</b> When this bit is '1', the trapping logic will operate on both read and write cycles. When this bit is '0', the cycle must match the type specified in bit 48.
16	0h RW	<b>Read/Write (TRP3RW):</b> 1 = Read, 0 = Write, the value in this field does not matter if bit 49 is set.
15:8	0h RO	Reserved.
7:4	0h RW	<b>Byte Enable Mask (TRP3BEM):</b> A '1' in any bit position indicates that any value in the corresponding byte enable bit in a received cycle will be treated as a match. The corresponding bit in the Byte Enables field, below, is ignored.
3:0	0h RW	<b>Byte Enables (TRP3BE):</b> Active-high, DWord-aligned byte enables



### 34.1.11 I/O Trap Registers 4 (IOTRP4\_1)—Offset 1E98h


These registers are used to specify the set of I/O cycles to be trapped and to enable this functionality.

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:18	0h RW	<b>Address Mask (TRP4ADDRM):</b> A '1' in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for traps on address ranges up to 256 bytes in size.
17:16	0h RO	Reserved.
15:2	0h RW	<b>Reserved (TRP4ADDR):</b> DWord-aligned address
1	0h RO	Reserved.
0	0h RW	<b>Trap and SMI Enable (TRP4EN):</b> When this bit is set to 1, then the trapping logic specified in this register is enabled.

### 34.1.12 I/O Trap Registers 4 (IOTRP4\_2)—Offset 1E9Ch


These registers are used to specify the set of I/O cycles to be trapped and to enable this functionality.

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h



Bit Range	Default and Access	Field Name (ID): Description
31:18	0h RO	Reserved.
17	0h RW	<b>Read-Write Mask (TRP4RWM):</b> When this bit is '1', the trapping logic will operate on both read and write cycles. When this bit is '0', the cycle must match the type specified in bit 48.
16	0h RW	<b>Read/Write (TRP4RW):</b> 1 = Read, 0 = Write, the value in this field does not matter if bit 49 is set.
15:8	0h RO	Reserved.
7:4	0h RW	<b>Byte Enable Mask (TRP4BEM):</b> A '1' in any bit position indicates that any value in the corresponding byte enable bit in a received cycle will be treated as a match. The corresponding bit in the Byte Enables field, below, is ignored.
3:0	0h RW	<b>Byte Enables (TRP4BE):</b> Active-high, DWord-aligned byte enables

§ §



# 35 FIA Configuration Registers

## 35.1 FIA Configuration PCR Registers Summary

These registers are within the PCH Private Configuration Space which is accessible through the PCH Sideband Interface. They can be accessed via (SBREG\_BAR + PortID + Register Offset).

**Table 35-1. Summary of FIA Configuration PCR Registers**

Offset Start	Offset End	Register Name (ID)—Offset	Default Value
0h	3h	Common Control (CC)—Offset 0h	0h
100h	103h	Device Reference Clock Request Mapping 1 (DRCRM1)—Offset 100h	76543210h
104h	107h	Device Reference Clock Request Mapping 2 (DRCRM2)—Offset 104h	FEDCBA98h
108h	10Bh	Device Reference Clock Request Mapping 3 (DRCRM3)—Offset 108h	F000FFFFh
200h	203h	Strap Configuration 1 (STRPFUSECFG1)—Offset 200h	0h
250h	253h	HSIO Lane Owner Status 1 (LOS1)—Offset 250h	0h
254h	257h	HSIO Lane Owner Status 2 (LOS2)—Offset 254h	0h
258h	25Bh	HSIO Lane Owner Status 3 (LOS3)—Offset 258h	0h
25Ch	25Fh	HSIO Lane Owner Status 4 (LOS4)—Offset 25Ch	0h


### 35.1.1 Common Control (CC)—Offset 0h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h





Bit Range	Default and Access	Field Name (ID): Description
31	0h RW/O	<b>Secured Register Lock (SRL):</b> When this bit is set, all the secured registers will be locked and will be Read-Only.
30:18	0h RO	Reserved.
17	0h RW	<b>Partition/Trunk Oscillator Clock Gating Enable (PTOCGE):</b> When set, the oscillator and side clock will be dynamically clock gated when the conditions to clock gate are met. When clear, the oscillator and side clock will never be dynamically clock gated.
16	0h RW	<b>Oscillator/Side Clock Dynamic Clock Gating Enable (OSDCGE):</b> When set, the oscillator and side clock will be dynamically clock gated when the conditions to clock gate are met. When clear, the oscillator and side clock will never be dynamically clock gated.
15	0h RW	<b>Side Clock Partition/Trunk Clock Gating Enable (SCPTCGE):</b> When set, the Side Clock will be clock gated at the partition/trunk level when the conditions to clock gate are met. When clear, the Side Clock will never be clock gated at the partition/trunk level.
14:0	0h RO	Reserved.

### 35.1.2 Device Reference Clock Request Mapping 1 (DRCRM1)—Offset 100h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 76543210h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 1 1 1	0 1 1 0	0 1 0 1	0 1 0 0	0 0 1 1	0 0 1 0	0 0 0 1	0 0 0 0	
P8CKRQM	P7CKRQM	P6CKRQM	P5CKRQM	P4CKRQM	P3CKRQM	P2CKRQM	P1CKRQM	



Bit Range	Default and Access	Field Name (ID): Description
31:28	7h RW/L	<b>PCI Express Port 8 CLKREQ Mapping (P8CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 8.
27:24	6h RW/L	<b>PCI Express Port 7 CLKREQ Mapping (P7CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 7.
23:20	5h RW/L	<b>PCI Express Port 6 CLKREQ Mapping (P6CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 6.
19:16	4h RW/L	<b>PCI Express Port 5 CLKREQ Mapping (P5CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 5.
15:12	3h RW/L	<b>PCI Express Port 4 CLKREQ Mapping (P4CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 4.
11:8	2h RW/L	<b>PCI Express Port 3 CLKREQ Mapping (P3CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 3.
7:4	1h RW/L	<b>PCI Express Port 2 CLKREQ Mapping (P2CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 2.
3:0	0h RW/L	<p><b>PCI Express Port 1 CLKREQ Mapping (P1CKRQM):</b> The mapping of PCI Express Port 1 to the corresponding CLKREQ# pin is configured by this field.</p> <p>0000b: Port 1 maps to CLKREQ0# pin.                      0001b: Port 1 maps to CLKREQ1# pin.                      0010b: Port 1 maps to CLKREQ2# pin.                      0011b: Port 1 maps to CLKREQ3# pin.                      0100b: Port 1 maps to CLKREQ4# pin.                      0101b: Express Port 1 maps to CLKREQ5# pin.                      ....[br                      1111b: Port 1 maps to CLKREQ15# pin.</p> <p>Software must never map multiple Express Ports to the same CLKREQ# pin. The hardware behavior is undefined if this ever happens.</p> <p>Note: This field must be configured prior to enabling any power management features.</p> <p>Note: This register bit is Read-Only when the CC.SRL bit is set.</p> <p>Register Attribute: Static.</p>





### 35.1.3 Device Reference Clock Request Mapping 2 (DRCRM2)—Offset 104h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** FEDCBA98h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
1 1 1 1	1 1 1 0	1 1 0 1	1 1 0 0	1 0 1 1	1 0 1 0	1 0 0 1	1 0 0 0	0
P16CKRQM	P15CKRQM	P14CKRQM	P13CKRQM	P12CKRQM	P11CKRQM	P10CKRQM	P9CKRQM	

Bit Range	Default and Access	Field Name (ID): Description
31:28	Fh RW/L	<b>PCI Express Port 16 CLKREQ Mapping (P16CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 16.
27:24	Eh RW/L	<b>Express Port 15 CLKREQ Mapping (P15CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 15.
23:20	Dh RW/L	<b>PCI Express Port 14 CLKREQ Mapping (P14CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 14.
19:16	Ch RW/L	<b>PCI Express Port 13 CLKREQ Mapping (P13CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 13.
15:12	Bh RW/L	<b>PCI Express Port 12 CLKREQ Mapping (P12CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 12.



Bit Range	Default and Access	Field Name (ID): Description
11:8	Ah RW/L	<b>PCI Express Port 11 CLKREQ Mapping (P11CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 11.
7:4	9h RW/L	<b>PCI Express Port 10 CLKREQ Mapping (P10CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 10.
3:0	8h RW/L	<p><b>PCI Express Port 9 CLKREQ Mapping (P9CKRQM):</b> The mapping of PCI Express Port 9 to the corresponding CLKREQ# pin is configured by this field.</p> <p>0000b: Port 9 maps to CLKREQ0# pin.                      0001b: Port 9 maps to CLKREQ1# pin.                      0010b: Port 9 maps to CLKREQ2# pin.                      0011b: Port 9 maps to CLKREQ3# pin.                      0100b: Port 9 maps to CLKREQ4# pin.                      0101b: Port 9 maps to CLKREQ5# pin.                      ....                      1111b: Port 9 maps to CLKREQ15# pin.</p> <p>Software must never map multiple Express Ports to the same CLKREQ# pin. The hardware behavior is undefined if this ever happens.</p> <p>Note: This field must be configured prior to enabling any power management features.</p> <p>Note: This register bit is Read-Only when the CC.SRL bit is set.</p> <p>Register Attribute: Static.</p>

### 35.1.4 Device Reference Clock Request Mapping 3 (DRCRM3)—Offset 108h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** F000FFFFh

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
1 1 1 1	0 0 0 0	0 0 0 0	0 0 0 0	1 1 1 1	1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1	1 1 1 1
GBEPCKRQM	RSVD				P20CKRQM	P19CKRQM	P18CKRQM	P17CKRQM



Bit Range	Default and Access	Field Name (ID): Description
31:28	Fh RW/L	<p><b>GbE Port CLKREQ Mapping (GBEPCKRQM):</b> The mapping of GbE port to the corresponding CLKREQ# pin is configured by this field.</p> <p>0000b: GbE port maps to CLKREQ0# pin.            0001b: GbE port maps to CLKREQ1# pin.            0010b: GbE port maps to CLKREQ2# pin.            0011b: GbE port maps to CLKREQ3# pin.            0100b: GbE port maps to CLKREQ4# pin.            0101b: GbE port maps to CLKREQ5# pin.            .....            1111b: GbE port maps to CLKREQ15# pin.</p> <p>Software must never map multiple Express Ports to the same CLKREQ# pin. The hardware behavior is undefined if this ever happens.</p> <p>Note: This field must be configured prior to enabling any power management features.</p> <p>Note: This register bit is Read-Only when the CC.SRL bit is set.</p> <p>Register Attribute: Static.</p>
27:16	0h RO	Reserved.
15:12	Fh RW/L	<p><b>PCI Express Port 20 CLKREQ Mapping (P20CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 20.</p>



Bit Range	Default and Access	Field Name (ID): Description
11:8	Fh RW/L	<b>PCI Express Port 19 CLKREQ Mapping (P19CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 19.
7:4	Fh RW/L	<b>PCI Express Port 18 CLKREQ Mapping (P18CKRQM):</b> Same description as bit [3:0], except that this field applies to PCIe Port 18.
3:0	Fh RW/L	<p><b>PCI Express Port 17 CLKREQ Mapping (P17CKRQM):</b> The mapping of PCI Express Port 17 to the corresponding CLKREQ# pin is configured by this field.</p> <p>0000b: Port 17 maps to CLKREQ0# pin.                      0001b: Port 17 maps to CLKREQ1# pin.                      0010b: Port 17 maps to CLKREQ2# pin.                      0011b: Port 17 maps to CLKREQ3# pin.                      0100b: Port 17 maps to CLKREQ4# pin.                      0101b: Port 17 maps to CLKREQ5# pin.                      ....                      1111b: Port 17 maps to CLKREQ15# pin.</p> <p>Software must never map multiple Express Ports to the same CLKREQ# pin. The hardware behavior is undefined if this ever happens.</p> <p>Note: This field must be configured prior to enabling any power management features.</p> <p>Note: This register bit is Read-Only when the CC.SRL bit is set.</p> <p>Register Attribute: Static.</p>

### 35.1.5 Strap Configuration 1 (STRPFUSECFG1)—Offset 200h


#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
GBE_PCIE_PEN	GBE_PCIEPORTSEL	RSVD		PSCPSP		RSVD		CDCGDIS MPGD



Bit Range	Default and Access	Field Name (ID): Description
31	0h RO/V	<b>GbE Over PCI Express Port Enable Strap (GBE_PCIE_PEN):</b> 0 : GbE MAC/PHY port communication is not enabled over PCI Express. 1 : The PCI Express port will be used for GbE MAC/PHY over PCI Express communication. Note: This field is only applicable if GbE is supported, otherwise this will be RO Reserved bit.
30:28	0h RO/V	<b>GBE PCIe Port Select Strap (GBE_PCIEPORTSEL):</b> Used to determine which PCIe port to be used for GbE MAC/PHY over PCI Express communication. 000: Port 4. 001: Port 5 010: Port 9 011: Port 12 100: Port 13. Others: Reserved. Note: This field is only applicable if GbE is supported, otherwise this will be Intel RO Reserved bit.
27:18	0h RO	Reserved.
17:8	0h RO/V	<b>PCIe/SATA Combo Port Select Polarity (PSCPSP):</b> 0: When the Combo Port Select pin is '0, PCIe mode is selected. When the Combo Port Select pin is '1, SATA mode is selected. 1: When the Combo Port Select pin is '0, SATA mode is selected. When the Combo Port Select pin is '1, PCIe mode is selected.  This field is expected to be set to '1 when the combo port is mapped to M.2 or SATAe connector and set to '0 when the combo port is mapped to mSATA connector.
7:2	0h RO	Reserved.
1	0h RO/V	<b>Core Dynamic Clock Gating Disable (CDCGDIS):</b> 0: Core dynamic clock gating enabled. 1: Core dynamic clock gating disabled. This affects clock gating in SATA, DMI, PCIe, PMC, Audio, LAN, and SMBUS.
0	0h RO/V	<b>mod-PHY Power Gating Disabled (MPGD):</b> 0b: mod-PHY power gating capability is enabled. 1b: mod-PHY power gating capability is disabled.

### 35.1.6 HSI0 Lane Owner Status 1 (LOS1)—Offset 250h

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**



**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
L70	L60	L50	L40	L30	L20	L10	L00	

Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO/V	<b>Lane 7 Owner (L70):</b> Same description as bits [3:0].
27:24	0h RO/V	<b>Lane 6 Owner (L60):</b> Same description as bits [3:0].
23:20	0h RO/V	<b>Lane 5 Owner (L50):</b> Same description as bits [3:0].
19:16	0h RO/V	<b>Lane 4 Owner (L40):</b> Same description as bits [3:0].
15:12	0h RO/V	<b>Lane 3 Owner (L30):</b> Same description as bits [3:0].
11:8	0h RO/V	<b>Lane 2 Owner (L20):</b> Same description as bits [3:0].
7:4	0h RO/V	<b>Lane 1 Owner (L10):</b> Same description as bits [3:0].
3:0	0h RO/V	<b>Lane 0 Owner (L00):</b> This register indicates the lane owner for Lane 0.  0000: PCIe/DMI. 0001: USB3. 0010: SATA. 0011: GbE. Others: Reserved.

### 35.1.7 HSIO Lane Owner Status 2 (LOS2)—Offset 254h

**Access Method**

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
L150	L140	L130	L120	L110	L100	L90	L80	



Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO/V	<b>Lane 15 Owner (L150):</b> Same description as bits [3:0].
27:24	0h RO/V	<b>Lane 14 Owner (L140):</b> Same description as bits [3:0].
23:20	0h RO/V	<b>Lane 13 Owner (L130):</b> Same description as bits [3:0].
19:16	0h RO/V	<b>Lane 12 Owner (L120):</b> Same description as bits [3:0].
15:12	0h RO/V	<b>Lane 11 Owner (L110):</b> Same description as bits [3:0].
11:8	0h RO/V	<b>Lane 10 Owner (L100):</b> Same description as bits [3:0].
7:4	0h RO/V	<b>Lane 9 Owner (L90):</b> Same description as bits [3:0].
3:0	0h RO/V	<b>Lane 8 Owner (L80):</b> This register indicates the lane owner for Lane 8.  0000: PCIe/DMI. 0001: USB3. 0010: SATA. 0011: GbE. Others: Reserved.

### 35.1.8 HSIO Lane Owner Status 3 (LOS3)—Offset 258h

Size: 32 bits

FIA Private Configuration Register: Offset 258h: LOS3 - Lane Owner Status 3

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3	2	2	2	1	1	8	4	0
1	8	4	0	6	2			
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0
L230	L220	L210	L200	L190	L180	L170	L160	



Bit Range	Default and Access	Field Name (ID): Description
31:28	0h RO/V	<b>Lane 23 Owner (L230):</b> Same description as bits [3:0].
27:24	0h RO/V	<b>Lane 22 Owner (L220):</b> Same description as bits [3:0].
23:20	0h RO/V	<b>Lane 21 Owner (L210):</b> Same description as bits [3:0].
19:16	0h RO/V	<b>Lane 20 Owner (L200):</b> Same description as bits [11:8].
15:12	0h RO/V	<b>Lane 19 Owner (L190):</b> Same description as bits [3:0].
11:8	0h RO/V	<b>Lane 18 Owner (L180):</b> Same description as bits [3:0].
7:4	0h RO/V	<b>Lane 17 Owner (L170):</b> Same description as bits [3:0].
3:0	0h RO/V	<b>Lane 16 Owner (L160):</b> This register indicates the lane owner for Lane 16.  0000: PCIe/DMI. 0001: USB3. 0010: SATA. 0011: GbE. 0110: CSI2. Others: Reserved.

### 35.1.9 HSIO Lane Owner Status 4 (LOS4)—Offset 25Ch

FIA Private Configuration Register: Offset 25Ch: LOS4 - Lane Owner Status 4

#### Access Method

**Type:** MSG Register  
(Size: 32 bits)

**Device:**  
**Function:**

**Default:** 0h

3 1	2 8	2 4	2 0	1 6	1 2	8	4	0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RSVD		L290	L280	L270	L260	L250	L240	





Bit Range	Default and Access	Field Name (ID): Description
31:24	0h RO	Reserved.
23:20	0h RO/V	<b>Lane 29 Owner (L290):</b> Same description as bits [3:0].
19:16	0h RO/V	<b>Lane 28 Owner (L280):</b> Same description as bits [3:0].
15:12	0h RO/V	<b>Lane 27 Owner (L270):</b> Same description as bits [3:0].
11:8	0h RO/V	<b>Lane 26 Owner (L260):</b> Same description as bits [3:0].
7:4	0h RO/V	<b>Lane 25 Owner (L250):</b> Same description as bits [3:0].
3:0	0h RO/V	<b>Lane 24 Owner (L240):</b> Lane 24 Owner (L240): This register indicates the lane owner for Lane 24.  0000: PCIe/DMI. 0001: USB3. 0010: SATA. 0011: GbE. Others: Reserved.

§ §