



# **11<sup>th</sup> Generation Intel<sup>®</sup> Core<sup>™</sup> Processor**

## **Specification Update**

---

***Supporting 11<sup>th</sup> Generation Intel<sup>®</sup> Core<sup>™</sup> Processor, Intel<sup>®</sup> Pentium<sup>®</sup> Processor, and Intel<sup>®</sup> Celeron<sup>®</sup> Processor for UP3, UP3 IOT, UP4, H35, H81, UP3-Refresh, and H35-Refresh Processor Line Platforms, formerly known as Tiger Lake***

***Revision 027***

***November 2023***



You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

All product plans and roadmaps are subject to change without notice.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at intel.com.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Altering clock frequency, voltage, or memory interface speeds may void any product warranties and reduce stability, security, performance, and life of the processor and other components. Intel has not validated processor running memory above Plan-Of-Record (POR) speed. DRAM/DIMM devices should support desired speed, check with DRAM/DIMM vendors for details. System manufacturers are responsible for all validation and assume the risk of any stability, security, performance, or other functional issues resulting from such alterations.

© Intel Corporation. Intel, the Intel logo, Intel Core, Celeron, Pentium, and other Intel marks are trademarks of Intel Corporation or its subsidiaries.

\*Other names and brands may be claimed as the property of others.

© 2020-2023 Intel Corporation. All rights reserved.

# Contents

---

Contents .....	3
Revision History .....	4
Preface .....	6
Identification Information .....	8
Summary Tables of Changes .....	12
Errata Details.....	18
Specification Changes .....	35

## Figures

Figure 1. Processor Based on UP3/H35/UP3-Refresh/H35-Refresh Processor Line Multi-Chip Package BGA Top-Side Markings .....	9
Figure 2. Processor Based on UP4 Processor Line Multi-Chip Package BGA Top-Side Markings .....	10
Figure 3. Processor Based on H81 Processor Line Multi-Chip Package BGA Top-Side Markings .....	11

## Tables

Table 1. Processor Lines Component Identification.....	8
--	---



## Revision History

Revision Number	Description	Revision Date
001	<ul style="list-style-type: none"><li>Initial Revision</li></ul>	September 2020
002	<ul style="list-style-type: none"><li>Added Errata: TGL016, TGL017</li></ul>	September 2020
003	<ul style="list-style-type: none"><li>Added IOT UP3 Processor Line</li><li>Added Errata: TGL018, TGL019, TGL020</li></ul>	October 2020
004	<ul style="list-style-type: none"><li>Added Errata: TGL021, TGL022, TGL023, TGL024, TGL025</li><li>Updated Erratum: TGL014</li><li>Added UP3 IOT and UP4 support</li></ul>	November 2020
005	<ul style="list-style-type: none"><li>Added Errata: TGL026, TGL027, TGL028, TGL029</li><li>Removed Erratum: TGL026</li><li>Updated Erratum: TGL003</li></ul>	January 2021
006	<ul style="list-style-type: none"><li>Added Errata: TGL030, TGL031</li><li>Added H35 Processor Line</li></ul>	February 2021
007	<ul style="list-style-type: none"><li>Added Errata: TGL032, TGL033</li></ul>	March 2021
008	<ul style="list-style-type: none"><li>Added Errata: TGL034, TGL035</li></ul>	April 2021
009	<ul style="list-style-type: none"><li>Added Errata: TGL036, TGL037</li><li>Removed Erratum: TGL018</li></ul>	May 2021
010	<ul style="list-style-type: none"><li>Added Erratum: TGL038</li><li>Added H81 Processor Line</li></ul>	June 2021
011	<ul style="list-style-type: none"><li>Added Processor Lines: UP3-Refresh, H35-Refresh</li><li>Added Erratum TGL018</li><li>Updated Affected Documents table</li></ul>	July 2021
012	<ul style="list-style-type: none"><li>Added Errata: <a href="#">TGL039</a>, <a href="#">TGL040</a>, <a href="#">TGL042</a></li></ul>	August 2021
013	<ul style="list-style-type: none"><li>Added Erratum: <a href="#">TGL043</a></li></ul>	September 2021
014	<ul style="list-style-type: none"><li>Added Errata: <a href="#">TGL044</a>, <a href="#">TGL045</a>, <a href="#">TGL046</a>, <a href="#">TGL047</a></li></ul>	October 2021
015	<ul style="list-style-type: none"><li>Updated <a href="#">Specification Changes</a> table</li></ul>	December 2021
016	<ul style="list-style-type: none"><li>Added Errata: <a href="#">TGL048</a>, <a href="#">TGL049</a>, <a href="#">TGL050</a>, <a href="#">TGL051</a></li></ul>	February 2022
017	<ul style="list-style-type: none"><li>Added Erratum: <a href="#">TGL052</a></li></ul>	March 2022
018	<ul style="list-style-type: none"><li>Added Errata: <a href="#">TGL053</a>, <a href="#">TGL054</a></li></ul>	May 2022
019	<ul style="list-style-type: none"><li>Added Errata: <a href="#">TGL055</a>, <a href="#">TGL056</a></li><li>Updated Erratum: <a href="#">TGL034</a></li></ul>	June 2022
020	<ul style="list-style-type: none"><li>Added Errata: <a href="#">TGL057</a>, <a href="#">TGL058</a></li></ul>	July 2022
021	<ul style="list-style-type: none"><li>Added Errata: <a href="#">TGL059</a>, <a href="#">TGL060</a>, <a href="#">TGL061</a></li></ul>	September 2022
022	<ul style="list-style-type: none"><li>Added Erratum: <a href="#">TGL062</a></li></ul>	January 2023
023	<ul style="list-style-type: none"><li>Added Erratum: <a href="#">TGL063</a></li></ul>	April 2023

Revision Number	Description	Revision Date
024	• Added Erratum: <a href="#">TGL064</a>	May 2023
025	• Added Erratum: <a href="#">TGL065</a>	July 2023
026	• Added Erratum: <a href="#">TGL066</a>	August 2023
027	• Added Erratum: <a href="#">TGL067</a>	November 2023

§§

# Preface

This document is an update to the specifications contained in the documents listed in the following Affected Documents/Related Documents table. It is a compilation of device and document errata, specification clarifications and changes. The document is intended for hardware system manufacturers and for software developers of applications, operating system, and tools.

Information types defined in the Nomenclature section of this document are consolidated into this updated document and are no longer published in other documents. This document may also contain information that has not been previously published.

## Affected Documents

Document Title	Document Number
11 <sup>th</sup> Generation Intel® Core™ Processor Datasheet, Volume 1 of 2	<a href="#">631121</a>
11 <sup>th</sup> Generation Intel® Core™ Processor Datasheet, Volume 2a of 2	<a href="#">631122</a>
11 <sup>th</sup> Generation Intel® Core™ Processor Datasheet, Volume 2b of 2	<a href="#">643524</a>

## Related Documents

Document Title	Document Number/Location
AP-485, Intel® Processor Identification and the CPUID Instruction	<a href="http://www.intel.com/design/processor/applications/241618.htm">http://www.intel.com/design/processor/applications/241618.htm</a>
Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1: Basic Architecture Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A: Instruction Set Reference Manual A-M Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2B: Instruction Set Reference Manual N-Z Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A: System Programming Guide Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B: System Programming Guide Intel® 64 and IA-32 Intel® Architecture Optimization Reference Manual	<a href="http://www.intel.com/products/processor/manuals/index.htm">http://www.intel.com/products/processor/manuals/index.htm</a>
Intel® 64 and IA-32 Architectures Software Developer’s Manual Documentation Changes	<a href="http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html">http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html</a>
Intel® Virtualization Technology Specification for Directed I/O Architecture Specification	<a href="#">D51397-001</a>
ACPI Specifications	<a href="http://www.acpi.info">www.acpi.info</a>

## Nomenclature

**Errata** – These are design defects or errors. Errata may cause the processor’s behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

**Specification Changes** – These are modifications to the current published specifications. These changes will be incorporated in the next release of the specifications.

**Specification Clarifications** – This describes a specification in greater detail or further highlight a specification’s impact to a complex design situation. These clarifications will be incorporated in the next release of the specifications.

**Documentation Changes** – This includes typos, errors, or omissions from the current published specifications. These changes will be incorporated in the next release of the specifications.

**Note:** Errata remain in the specification update throughout the product’s lifecycle, or until a stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications, and documentation changes are removed from the specification update, when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, etc.).



# Identification Information

## Component Identification via Programming Interface

The processor stepping is identified by the following register contents:

**Table 1. Processor Lines Component Identification**

Processor	CPUID	Reserved [31:28]	Extended Family [27:20]	Extended Model [19:16]	Reserved [15:14]	Processor Type [13:12]	Family Code [11:8]	Model Number [7:4]	Stepping ID [3:0]
<b>UP3/UP4/H35</b>	000806C1h	Reserved	0000000b	1000b	Reserved	00b	0110b	1100b	0001b
<b>H81</b>	000806D1h	Reserved	0000000b	1000b	Reserved	00b	0110b	1101b	0001b
<b>UP3-Refresh/ H35-Refresh</b>	000806C2h	Reserved	0000000b	1000b	Reserved	00b	0110b	1100b	0010b

**NOTES:**

1. The Extended Family, Bits [27:20] are used in conjunction with the Family Code, specified in Bits[11:8], to indicate whether the processor belongs to the Celeron®, Pentium®, or Intel® Core™ processor family.
2. The Extended Model, Bits [19:16] in conjunction with the Model Number, specified in Bits [7:4], are used to identify the model of the processor within the processor's family.
3. The Family Code corresponds to Bits [11:8] of the EDX register after RESET, Bits [11:8] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the generation field of the Device ID register accessible through Boundary Scan.
4. The Model Number corresponds to Bits [7:4] of the EDX register after RESET, Bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the model field of the Device ID register accessible through Boundary Scan.
5. The Stepping ID in Bits [3:0] indicates the revision number of that model. Refer table above for the processor stepping ID number in the CPUID information.
6. When EAX is initialized to a value of '1', the CPUID instruction returns the Extended Family, Extended Model, Processor Type, Family Code, Model Number and Stepping ID value in the EAX register. The EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register.

Cache and TLB descriptor parameters are provided in the EAX, EBX, ECX and EDX registers after the CPUID instruction is executed with a 2 in the EAX register.



## Component Marking Information

**Figure 1. Processor Based on UP3/H35/UP3-Refresh/H35-Refresh Processor Line Multi-Chip Package BGA Top-Side Markings**



Pin Count: 1449


Package Size: 45.5 mm x 25 mm

**Production (SSPEC):**

- FPO: FPOxxxxx
- {eX}
- SWIR1: Intel® logo

**Note:** "1" is used to extract the unit visual ID (2D ID).

**Figure 2. Processor Based on UP4 Processor Line Multi-Chip Package BGA Top-Side Markings**



Pin Count: 1598


Package Size: 26.5 mm x 18.5 mm

**Production (SSPEC):**

Intel logo  
 BRAND  
 PROC#  
 SPEC SPEED  
 {FPO} {eX}

**Note:** "1" is used to extract the unit visual ID (2D ID).

**Figure 3. Processor Based on H81 Processor Line Multi-Chip Package BGA Top-Side Markings**



Pin Count: 1787

Package Size (mm): Width x Height: 50 x 26.5

**Production (SSPEC):**

Intel logo  
 BRAND  
 PROC#  
 SPEC SPEED  
 {FPO} {eX}

**Note:** "1" is used to extract the unit visual ID (2D ID).

**Note:** Processor list can be found at:  
<https://ark.intel.com/content/www/us/en/ark/products/codename/88759/products-formerly-tiger-lake.html>

§§

# Summary Tables of Changes

The following tables indicate the Specification Changes, Errata, Specification Clarifications or Documentation Changes, which apply to the listed processor stepping. Intel® intends to fix some of the errata in a future stepping of the component, and to account for the other outstanding issues through documentation or Specification Changes as noted. These tables use the following notations:

## Codes Used in Summary Table

Stepping	Description
(No mark) or (Blank Box)	This erratum is fixed in listed stepping or specification change does not apply to listed stepping.

Status	Description
Doc	Document change or update that is implemented.
Planned Fix	This erratum may be fixed in a future stepping of the product.
Fixed	This erratum has been previously fixed in Intel® hardware, firmware, or software.
No Fix	There are no plans to fix this erratum.

## Errata Summary Table

Erratum ID	Processor Line/Stepping							Title
	UP3	IOT UP3	UP4	H35	H81	UP3-Refresh	H35-Refresh	
TGL001	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">X87 FDP Value May be Saved Incorrectly In Real-Address Mode or Virtual-8086 Mode</a>
TGL002	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Debug Exceptions May be Lost or Misreported When MOV SS or POP SS Instruction is Not Followed by a Write to SP</a>
TGL003	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">CPUID L2 Cache Information May be Inaccurate</a>
TGL004	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Placing Posted-Interrupt Descriptors Within the PRMRR May Result In a Processor Hang</a>
TGL005	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Intel® PT CBR Packet May be Delayed or Dropped</a>

**Summary Tables of Changes**

Erratum ID	Processor Line/Stepping							Title
	UP3	IOT UP3	UP4	H35	H81	UP3-Refresh	H35-Refresh	
TGL006	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Intel® PT TIP or FUP Packets May be Dropped Without OVF Packet</a>
TGL007	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Overflow Flag in IA32_MC0_STATUS MSR May be Incorrectly Set</a>
TGL008	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">An Exception During a 32-bit Mode Task Switch With CET Enabled May Lead to an Incorrect TSS Busy Flag Value</a>
TGL009	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Exit Qualification For EPT Violations Incorrectly Indicate On Instruction Fetches That the Guest-Physical Address Was Writeable</a>
TGL010	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Processor May Generate Spurious Page Faults On Shadow Stack Pages</a>
TGL011	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">HDMI 1.4 Inter-Pair Skew Test May Fail</a>
TGL012	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Intel® PT ToPA Tables Read From Non-Cacheable Memory During an Intel® TSX Transaction May Lead to Processor Hang</a>
TGL013	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Performing an XACQUIRE to an Intel® PT ToPA Table May Lead to Processor Hang</a>
TGL014	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">PECI Frequency Limited to 3.2Kbps-1Mbps</a>
TGL015	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">PCIe Gen4 JTOL - Jitter Tolerance Compliance Test May Fail</a>
TGL016	Fixed	Fixed	N/A	N/A	N/A	N/A	N/A	<a href="#">System May Fail To Exit Warm Reset or S3</a>
TGL017	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Unable to Transmit Modified Compliance Test Pattern At 2.5 GT/S or 5.0 GT/s Link Speeds</a>
TGL018	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">MSR IA32_THERM_STATUS_CURRENT_LIMIT_STATUS May Report Incorrect Value</a>
TGL019	Fixed	Fixed	N/A	N/A	N/A	N/A	N/A	<a href="#">System May Hang During Package-C10 Exit</a>
TGL020	Fixed	Fixed	N/A	N/A	N/A	N/A	N/A	<a href="#">Processor May Hang When PROCHOT# is Active</a>
TGL021	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Processor May Hang if Warm Reset Triggers During BIOS Initialization</a>

Erratum ID	Processor Line/Stepping							Title
	UP3	IOT UP3	UP4	H35	H81	UP3-Refresh	H35-Refresh	
TGL022	Fixed	Fixed	Fixed	Fixed	N/A	N/A	N/A	<a href="#">PCIe Link Down May Occur After Exiting From Package C10 Cycle</a>
TGL023	No Fix	No Fix	N/A	N/A	N/A	N/A	N/A	<a href="#">Reported Package Power May Not be Accurate</a>
TGL024	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">USB TD.6.5 Polling.LFPS Duration Test Fail on Direct Port</a>
TGL025	Fixed	Fixed	Fixed	N/A	N/A	N/A	N/A	<a href="#">Cache Configuration May be Incorrectly Initialized During Boot</a>
TGL026	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A. Erratum has been removed.
TGL027	No Fix	No Fix	No Fix	N/A	N/A	N/A	N/A	<a href="#">Processor PCIe Reference Clock May be Unavailable if CLKREQ# is Asserted During L1.2 Entry</a>
TGL028	Fixed	Fixed	Fixed	N/A	N/A	N/A	N/A	<a href="#">Processor PCIe May Hang Following PKG-C10</a>
TGL029	N/A	N/A	N/A	N/A	No Fix	N/A	N/A	<a href="#">PCIe Width Change Transition May Fail</a>
TGL030	Fixed	Fixed	N/A	Fixed	Fixed	Fixed	Fixed	<a href="#">DDR4 1Rx16 DIMMs Cannot Achieve Optimal Memory Configuration</a>
TGL031	Fixed	Fixed	Fixed	Fixed	N/A	N/A	N/A	<a href="#">Incorrect Core Operating Voltage May Lead To Unpredictable System Behavior</a>
TGL032	Fixed	Fixed	Fixed	Fixed	N/A	N/A	N/A	<a href="#">Processor May Hang on PKG C9 or Deeper Exit</a>
TGL033	Fixed	Fixed	Fixed	Fixed	N/A	N/A	N/A	<a href="#">Processor May Hang on Pkg C10 Exit</a>
TGL034	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Executing an XSAVE or VZEROALL Instruction After SYSENTER May Result in Unexpected SSE/AVX Register Values</a>
TGL035	Fixed	Fixed	Fixed	Fixed	N/A	N/A	N/A	<a href="#">Processor May Fail to Resume From Package C10</a>
TGL036	Fixed	Fixed	Fixed	Fixed	N/A	Fixed	Fixed	<a href="#">PkgC7 or Deeper Exits May Lead to Display Flicker</a>
TGL037	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">VCVTPS2PH To Memory May Update MXCSR in The Case of a Fault on the Store</a>
TGL038	Fixed	Fixed	Fixed	N/A	N/A	N/A	N/A	<a href="#">Memory Contents May Not be Accessible After a Warm Reset</a>
TGL039	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Processor May Generate Malformed TLP</a>

Summary Tables of Changes

Erratum ID	Processor Line/Stepping							Title
	UP3	IOT UP3	UP4	H35	H81	UP3-Refresh	H35-Refresh	
TGL040	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">System May Experience an Internal Timeout Error When Directing Intel® PT to a Small, Uncacheable, Single-Range Output Buffer</a>
TGL041	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A. Erratum has been removed.
TGL042	N/A	N/A	N/A	N/A	Fixed	N/A	N/A	<a href="#">Spurious FIVR OCP Event May Occur During Boot</a>
TGL043	N/A	N/A	N/A	N/A	Fixed	N/A	N/A	<a href="#">Embedded Display Flicker May be Observed During Idle Scenarios</a>
TGL044	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">False MC1 Error Reported in The Shadow of an Internal Timer Error</a>
TGL045	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">PCIe Link May Fail to Train Upon Exit From L1.2</a>
TGL046	N/A	N/A	N/A	N/A	Fixed	N/A	N/A	<a href="#">DMI Link Failure During L1 Exit</a>
TGL047	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Setting MISC FEATURE_CONTROL.DISABLE_THREE_STRIKE_CNT Does Not Prevent The Three-strike Counter From Incrementing</a>
TGL048	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Intel® PT TIP.PGD May Not Have Target IP Payload</a>
TGL049	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Intel® Processor Trace PSB+ Packets May Contain Unexpected Packets</a>
TGL050	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Intel® PT Trace May Drop Second Byte of CYC Packet</a>
TGL051	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">VM Entry That Clears TraceEn May Generate a FUP</a>
TGL052	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Intel® PT Trace May Contain Incorrect Data When Configured With Single Range Output Larger Than 4KB</a>
TGL053	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">On Instructions Longer Than 15 Bytes, #GP Exception is Prioritized And Delivered Over #CP Exception</a>
TGL054	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Mismatch on DR6 Value When Breakpoint Match is on Bitmap Address</a>
TGL055	Fixed	Fixed	Fixed	Fixed	N/A	N/A	N/A	<a href="#">Unaligned CET-SS Stack Token Does Not Signal #GP</a>

Erratum ID	Processor Line/Stepping							Title
	UP3	IOT UP3	UP4	H35	H81	UP3-Refresh	H35-Refresh	
TGL056	Fixed	Fixed	Fixed	Fixed	Fixed	Fixed	Fixed	<a href="#">USB 3.0 Device May Not be Detected or May Down Train to USB 2.0 Speed</a>
TGL057	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Call Instruction Wrapping Around The 32-bit Address Boundary May Return to Incorrect Address</a>
TGL058	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">USB 3.2 Gen 1x1 Port Does Not Send 16 Polling LFPS Burst</a>
TGL059	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Incorrect MCACOD For L2 Prefetch MCE</a>
TGL060	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Crashlog and Telemetry BAR May Not Function Correctly</a>
TGL061	N/A	N/A	N/A	N/A	Fixed	Fixed	Fixed	<a href="#">LFENCE Instruction May Not Prevent FSFP Forwarding</a>
TGL062	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">GPU Hang When Async Compute is Enabled</a>
TGL063	Fixed	Fixed	Fixed	Fixed	Fixed	Fixed	Fixed	<a href="#">Branch Predictor May Produce Incorrect Instruction Pointer</a>
TGL064	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">Processor May Encrypt TME Exclude Range if Mapped to Remap Range</a>
TGL065	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">xHCI Force Header Command Incorrect Return Code</a>
TGL066	Fixed	Fixed	Fixed	Fixed	Fixed	Fixed	Fixed	<a href="#">USB Type-C Monitor Removal May Result In System Hang</a>
TGL067	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	No Fix	<a href="#">USB 3.2 DbC Sublink Speed Attribute ID (SSID) Value</a>

## Specification Changes

No.	Specification Changes
001	HDCP 2.2 not supported in certain modes for DP1.4a interface.
002	DP-in support of both LTPR transparent and non-transparent modes.

## Specification Clarifications

No.	Specification Clarifications
	None for this revision of this specification update.



## Documentation Changes

No.	Documentation Changes
	None for this revision of this specification update.

§§

# Errata Details

<b>TGL001</b>	<b>X87 FDP Value May be Saved Incorrectly in Real-Address Mode or Virtual-8086 Mode</b>
<b>Problem</b>	Execution of the FSAVE, FNSAVE, FSTENV, or FNSTENV instructions in real-address mode or virtual-8086 mode may save an incorrect value for the x87 FDP (FPU data pointer). This erratum does not apply if the last non-control x87 instruction had an unmasked exception.
<b>Implication</b>	Software operating in real-address mode or virtual-8086 mode that depends on the FDP value for non-control x87 instructions without unmasked exceptions may not operate properly. Intel® has not observed this erratum in any commercially available software.
<b>Workaround</b>	None identified. Software should use the FDP value saved by the listed instructions only when the most recent non-control x87 instruction incurred an unmasked exception.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL002</b>	<b>Debug Exceptions May be Lost or Misreported When MOV SS or POP SS Instruction is Not Followed by a Write to SP</b>
<b>Problem</b>	If a MOV SS or POP SS instruction generated a debug exception, and is not followed by an explicit write to the Stack Pointer (SP), the processor may fail to deliver the debug exception or, if it does, the DR6 register contents may not correctly reflect the causes of the debug exception.
<b>Implication</b>	Debugging software may fail to operate properly if a debug exception is lost or does not report complete information. Intel® has not observed this erratum with any commercially available software.
<b>Workaround</b>	Software should explicitly write to the stack pointer immediately after executing MOV SS or POP SS.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL003</b>	<b>CPUID L2 Cache Information May be Inaccurate</b>
<b>Problem</b>	CPUID extended function 80000006H (EAX=80000006H) inaccurately reports information about the L2 cache in ECX. The function reports that the L2 cache size is 256K divided into 8 ways, while the actual L2 size and structure should be inferred from reading CPUID leaf 04H sub-leaf 02H.
<b>Implication</b>	Software that uses CPUID extended leaf 80000006H L2 cache information may operate incorrectly. Intel® has not observed this erratum to impact the operation of any commercially available software.
<b>Workaround</b>	None identified. Software should ignore the L2 cache size information reported by CPUID extended leaf 80000006H for the affected processors.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL004</b>	<b>Placing Posted-Interrupt Descriptors Within the PRMRR May Result in a Processor Hang</b>
<b>Problem</b>	Posted-interrupt processing is a virtualization feature for interrupts which requires configuring addresses in the posted-interrupt descriptor fields in the Virtual Machine Control Structure (VMCS). Configuring posted-interrupt descriptors addresses that are within the PRMRR (Processor Reserved Memory Range Register, defined by MSR 1F4H and MSR 1F5H) may result in a logical processor hang.
<b>Implication</b>	This erratum may result in a processor hang. Intel® has not observed this erratum with any commercially available software.
<b>Workaround</b>	Virtual Machine Monitor (VMM) software should not use addresses within the PRMRR for posted-interrupt descriptors.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL005</b>	<b>Intel® PT CBR Packet May be Delayed or Dropped</b>
<b>Problem</b>	Due to a complex set of microarchitectural conditions, the Intel® Processor Trace (Intel® PT) CBR (Core:Bus Ratio) packet generated on a frequency change may be dropped, without an OVF (Overflow) packet, or may be inserted into the trace late, after other packets (including possibly another CBR) that were generated after the frequency change completed.
<b>Implication</b>	An Intel® PT decoder may report an incorrect core; bus ratio to a portion of the trace, which may result in an incorrect wall clock time calculation.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL006</b>	<b>Intel® PT TIP or FUP Packets May be Dropped Without OVF Packet</b>
<b>Problem</b>	The Intel® Processor Trace (Intel® PT) OVF (Overflow) packet may not be generated when only TIPs (Target IP Packets) and/or FUPs (Flow Update Packets) are lost due to internal buffer overflow.
<b>Implication</b>	A decoder error will result from the missing FUP and/or TIP packets.
<b>Workaround</b>	None identified. An Intel® PT decoder will be able to resume proper decode from the next FUP, TIP, or PSB (Packet Stream Boundary) packet. The incidence of error may be mitigated by setting IA32_RTIT_CTL.CYCEn[bit 1] (MSR 0570H) to 1, as an internal buffer overflow that loses a CYC packet will generate an OVF.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL007</b>	<b>Overflow Flag in IA32_MC0_STATUS MSR May be Incorrectly Set</b>
<b>Problem</b>	Under complex microarchitectural conditions, a single internal parity error seen in IA32_MC0_STATUS MSR (401h) with MCACOD (bits 15:0) value of 5h and MSCOD (bits 31:16) value of 7h, may set the overflow flag (bit 62) in the same MSR.
<b>Implication</b>	Due to this erratum, the IA32_MC0_STATUS overflow flag may be set after a single parity error. Intel® has not observed this erratum with any commercially available software.
<b>Workaround</b>	None identified.

<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .
---------------	---

<b>TGL008</b>	<b>An Exception During a 32-bit Mode Task Switch with CET Enabled may Lead to an Incorrect TSS Busy Flag Value</b>
<b>Problem</b>	Under complex microarchitectural conditions, in 32Bit mode, the processor may reset the busy (B) flag in the Task State Segment (TSS) descriptor when handling a general protection exception (#GP), a control protection exception (#CP), or a page fault exception (#PF) that happens during a task switch when Control-flow Enforcement Technology (CET) is enabled, indicated by CR4. CET (bit 23).
<b>Implication</b>	Due to this erratum, the TSS descriptor busy flag might be incorrectly written as "not busy" in the TSS descriptor. Intel® has not observed this erratum with any commercially available software.
<b>Workaround</b>	Software should restore the busy flag in the TSS descriptor when handling #GP, #CP, or #PF exceptions, when CET is enabled.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL009</b>	<b>Exit Qualification for EPT Violations Incorrectly Indicate On Instruction Fetches that the Guest-Physical Address Was Writeable</b>
<b>Problem</b>	On EPT violations, bit 4 of the Exit Qualification indicates whether the guest-physical address was writeable. When EPT is configured as supervisory shadow-stack (both bit 60 in EPT paging-structure leaf entry and bit 0 in EPT paging-structure entries are set), non-executable (bit 2 in EPT paging-structure entries is cleared), and non-writeable (bit 1 in EPT paging-structure entries is cleared) a VMExit due to a guest instruction fetch to a supervisory page will incorrectly set bit 4 of the Exit Qualification. Bits 3, 5, and 6 of the Exit Qualification is not impacted by this erratum.
<b>Implication</b>	Due to this erratum, bit 4 of the Exit Qualification may be incorrectly set. Intel® has not observed this erratum on any commercially available software.
<b>Workaround</b>	EPT handlers processing an EPT violation due to an instruction fetch access on a present page should ignore the value of bit 4 of the Exit Qualification.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL010</b>	<b>Processor May Generate Spurious Page Faults on Shadow Stack Pages</b>
<b>Problem</b>	When operating in a virtualized environment, if shadow stack pages are mapped over an APIC page, the processor will generate spurious page faults on that shadow stack page whenever its linear to physical address translation is cached in the Translation Look-aside Buffer.
<b>Implication</b>	When this erratum occurs, the processor will generate a spurious page fault. Intel® is not aware of any software that maps shadow stack pages over an APIC page.
<b>Workaround</b>	Software should avoid mapping shadow stack pages over the APIC page.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL011</b>	<b>HDMI 1.4 Inter-Pair Skew Test May Fail</b>
<b>Problem</b>	Type-C Port (TCP) PHY may fail the HDMI 1.4 ID7-6 Inter-pair Skew Test for specific thermal corner cases.
<b>Implication</b>	Due to this erratum, the HDMI 1.4 Inter-pair Skew Test may fail. Intel® has only observed this erratum in a synthetic test environment.
<b>Workaround</b>	None Identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL012</b>	<b>Intel® PT ToPA Tables Read From Non-Cacheable Memory During an Intel® TSX Transaction May Lead to Processor Hang</b>
<b>Problem</b>	If an Intel® Processor Trace (Intel® PT) ToPA (Table of Physical Addresses) table is placed in UC (Uncacheable) or USWC (Uncacheable Speculative Write Combining) memory, and a ToPA output region is filled during an Intel® TSX (Intel® Transaction Synchronization Extensions) transaction, the resulting ToPA table read may cause a processor hang.
<b>Implication</b>	Placing Intel® PT ToPA tables in non-cacheable memory when Intel® TSX is in use may lead to a processor hang.
<b>Workaround</b>	None identified. Intel® PT ToPA tables should be located in WB memory if Intel® TSX is in use.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL013</b>	<b>Performing an XACQUIRE to an Intel® PT ToPA Table May Lead to Processor Hang</b>
<b>Problem</b>	If an XACQUIRE lock is performed to the address of an Intel® Processor Trace (Intel® PT) Table of Physical Addresses (ToPA) table, and that table is later read by the CPU during the HLE (Hardware Lock Elision) transaction, the processor may hang.
<b>Implication</b>	Accessing ToPA tables with XACQUIRE may result in a processor hang.
<b>Workaround</b>	None identified. Software should not access ToPA tables using XACQUIRE. An OS or hypervisor may wish to ensure all application or guest writes to ToPA tables to take page faults or EPT violations.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL014</b>	<b>PECI Frequency Limited to 3.2Kbps-1Mbps</b>
<b>Problem</b>	The PECI (Platform Environmental Control Interface) 3.1 specification's operating frequency range is 2 Kbps to 2 Mbps. Due to this erratum, PECI may be unreliable when operated out of 3.2Kbps-1Mbps range.
<b>Implication</b>	Platforms attempting to run PECI out of 3.2Kbps-1Mbps range may not behave as expected.
<b>Workaround</b>	None identified. Platforms should limit PECI operating frequency to 3.2Kbps-1Mbps range.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL015</b>	<b>PCIe Gen4 JTOL – Jitter Tolerance Compliance Test May Fail</b>
<b>Problem</b>	The processor may not meet the PCI Express M. 2 Specification Revision 4. 0, Version 0. 9 receiver Jitter Tolerance (JTol) Minimum Receiver Path Sensitivity requirements when operating at 16.0 GT/s under high temperature conditions.
<b>Implication</b>	Due to this erratum, the processor may exceed receiver jitter tolerance limits when tested at high temperature conditions. Intel® has not observed any impact to functional behavior or nominal PCIe compliance testing.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL016</b>	<b>System May Fail To Exit Warm Reset or S3</b>
<b>Problem</b>	The processor may fail to access system memory if memory frequency changes between entry and exit of warm reset or S3.
<b>Implication</b>	When this erratum occurs the system may hang.
<b>Workaround</b>	It is possible for the BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL017</b>	<b>Unable to Transmit Modified Compliance Test Pattern at 2.5 GT/S or 5.0 GT/s Link Speeds</b>
<b>Problem</b>	The processor's PCIe port (Bus 0, Device 6, Function 0) does not transmit the Modified Compliance Test Pattern when in either 2. 5 GT/S or 5. 0 GT/s link speeds.
<b>Implication</b>	Due to this erratum, PCIe compliance testing may fail at 2. 5 GT/S or 5. 0 GT/s link speeds when enabling Modified Compliance Test Pattern.
<b>Workaround</b>	None Identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL018</b>	<b>MSR IA32_THERM_STATUS CURRENT_LIMIT_STATUS May Report Incorrect Value</b>
<b>Problem</b>	During a thermal event, MSR IA32_THERM_STATUS (19Ch) CURRENT_LIMIT_STATUS bit 12 may not reflect the proper value.
<b>Implication</b>	Due to this erratum, software may not be able to determine the cause of the frequency limitation.
<b>Workaround</b>	None Identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL019</b>	<b>System May Hang During Package-C10 Exit</b>
<b>Problem</b>	When exiting Package C10 the system may draw excessive current.
<b>Implication</b>	Due to this erratum, the system may hang.

<b>Workaround</b>	It is possible for the BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL020</b>	<b>Processor May Hang When PROCHOT# is Active</b>
<b>Problem</b>	When PROCHOT# is activated during BIOS initialization, the processor may hang with a machine check error reported in IA32_MCI_STATUS, with MCACOD (bits [15:0]) value of 0402H, and MSCOD (bits [31:16]) value of 0409H.
<b>Implication</b>	Due to this erratum, the processor may hang.
<b>Workaround</b>	It is possible for the BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL021</b>	<b>Processor May Hang if Warm Reset Triggers During BIOS Initialization</b>
<b>Problem</b>	Under complex microarchitectural conditions, when the processor receives a warm reset during BIOS initialization, the processor may hang with a machine check error reported in IA32_MCI_STATUS, with MCACOD (bits [15:0]) value of 0400H, and MSCOD (bits [31:16]) value of 0080H.
<b>Implication</b>	Due to this erratum, the processor may hang. Intel® has only observed this erratum in a synthetic test environment.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL022</b>	<b>PCIe Link_Down May Occur After Exiting From Package C10 Cycle</b>
<b>Problem</b>	After a Package C10 Exit event, the processor's PCIe link may fail to retrain.
<b>Implication</b>	When, this erratum occurs, the PCIe link enters the Link Down state, which may lead to a system failure.
<b>Workaround</b>	It is possible for BIOS to include a workaround for this errata.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL023</b>	<b>Reported Package Power May Not be Accurate</b>
<b>Problem</b>	MSR_PKG_ENERGY_STATUS (611H) bits[31:0] may not accurately reflect package power.
<b>Implication</b>	Due to this erratum, a higher than expected variation in the reported package power may be observed.
<b>Workaround</b>	It is possible for the BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL024</b>	<b>USB TD65 Polling LFPS Duration Test Fail on Direct Port</b>
<b>Problem</b>	The USB3 TD6.5 Compliance Polling LFPS Duration Test fails, because of Electrical Low Frequency Periodic Signalling (LFPS) common mode adjustment.
<b>Implication</b>	Due to this erratum, this compliance test will fail. Intel® has not observed a compliance test failure on ports with a platform-level retimer. Intel® has not observed any functional failures due to this erratum.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL025</b>	<b>Cache Configuration May be Incorrectly Initialized During Boot</b>
<b>Problem</b>	The processor may fail to properly initialize internal cache configuration registers during boot.
<b>Implication</b>	Due to this erratum, the system may intermittently hang or exhibit unpredictable system behavior.
<b>Workaround</b>	It is possible for the BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL026</b>	<b>N/A. Erratum has been removed.</b>
---------------	---------------------------------------

<b>TGL027</b>	<b>Processor PCIe Reference Clock May be Unavailable if CLKREQ# is Asserted During L1.2.Entry</b>
<b>Problem</b>	Processor PCIe Reference Clock may be unavailable for up to Tpoweron after CLKREQ# is asserted by an end point device while root port is in L1.2.Entry.
<b>Implication</b>	End point devices that rely upon PCIe Refclk within Tpoweron may lead to PCIe Link instabilities; including link speed reduction and/or link drop.
<b>Workaround</b>	A BIOS code change has been identified and may be implemented as a mitigation for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL028</b>	<b>Processor PCIe May Hang Following PKG-C10</b>
<b>Problem</b>	The DEKEL PHY may fail to resume following PKG-C10.
<b>Implication</b>	Due to this erratum, the CPU PCIe Link may hang resulting in an inaccessible PCIe device or a system hang.
<b>Workaround</b>	It is possible for the BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .



<b>TGL029</b>	<b>PCIe Width Change Transition May Fail</b>
<b>Problem</b>	When a PCIe endpoint attempts to increase the PCIe link width after a previous link speed change, the upper lanes of the PCIe link may fail to train.
<b>Implication</b>	Due to this erratum, a PCIe link width change may fail and continue to operate at the previously configured link width.
<b>Workaround</b>	Endpoint devices need to perform link width change to maximum supported link width before performing any link speed change.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL030</b>	<b>DDR4 1Rx16 DIMMs Cannot Achieve Optimal Memory Configuration</b>
<b>Problem</b>	DDR4 1Rx16 DIMMs cannot achieve optimal memory configuration, which may result in display artifacts.
<b>Implication</b>	Due to this erratum, visible display artifacts such as flickering or glitches may occur.
<b>Workaround</b>	It is possible for a BIOS code change to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL031</b>	<b>Incorrect Core Operating Voltage May Lead To Unpredictable System Behavior</b>
<b>Problem</b>	Under complex microarchitectural conditions, it is possible for the processor to select an incorrect core operating voltage, which may lead to unpredictable system behavior.
<b>Implication</b>	Due to this erratum, the system may exhibit unpredictable system behavior.
<b>Workaround</b>	It is possible for BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL032</b>	<b>Processor May Hang on PKG C9 or Deeper Exit</b>
<b>Problem</b>	The processor may hang when exiting a Package (PKG) C9 or deeper state with a machine check exception (MCACOD=0402H, MSCOD=0471H).
<b>Implication</b>	Due to this erratum, the system may hang.
<b>Workaround</b>	It is possible for the BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL033</b>	<b>Processor May Hang on Pkg C10 Exit</b>
<b>Problem</b>	If the processor's Type C subsystem enters a TC7 state when the processor enters Package C10, the processor may hang upon Pkg C10 exit without reporting a machine check exception.
<b>Implication</b>	Due to this erratum, the system may hang.
<b>Workaround</b>	It is possible for the BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL034</b>	<b>Executing an XSAVE or VZEROALL Instruction After SYSENTER May Result in Unexpected SSE/AVX Register Values</b>
<b>Problem</b>	Under complex microarchitectural conditions, executing any of the XSAVE, XSAVEOPT, XSAVEC, XSAVES, or VZEROALL instructions shortly after the execution of SYSENTER may result in unexpected SSE/AVX register values.
<b>Implication</b>	Due to this erratum, software may observe unexpected values in the SSE/AVX registers. Intel® has only observed this erratum in a synthetic test environment.
<b>Workaround</b>	None identified. An operating system’s SYSENTER handler should avoid using executing an XSAVE or VZEROALL instruction in its first ten instructions.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL035</b>	<b>Processor May Fail to Resume From Package C10</b>
<b>Problem</b>	The processor may fail to resume from Package C10 and report an unexpected machine check exception.
<b>Implication</b>	Due to this erratum, the system may report a machine check exception (MSCOD 0403h, MCACOD 0402h, IP_READY_WAIT_TIMEOUT).
<b>Workaround</b>	It is possible for the BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL036</b>	<b>PkgC7 or Deeper Exits May Lead to Display Flicker</b>
<b>Problem</b>	During Pkg C7 or deeper exit transitions, the processor may cause a display flicker.
<b>Implication</b>	Due to this erratum, a sporadic display flickering may be observed.
<b>Workaround</b>	It may be possible for BIOS to workaround this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL037</b>	<b>VCVTPS2PH To Memory May Update MXCSR in the Case of a Fault on Store</b>
<b>Problem</b>	Execution of the VCVTPS2PH instruction with a memory destination may update the MXCSR exceptions flags (bits [5:0]) if the store to memory causes a fault (Example: #PF) or VM exit. The value written to the MXCSR exceptions flags is what would have been written if there were no fault.
<b>Implication</b>	Software may see exceptions flags set in MXCSR, although the instruction has not successfully completed due to a fault on the memory operation. Intel® has not observed this erratum to affect any commercially available software.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL038</b>	<b>Memory Contents May Not be Accessible After a Warm Reset</b>
<b>Problem</b>	For platforms that have Intel® Trusted Execution Technology (Intel® TXT) (MSR IA32_FEATURE_CONTROL (3Ah)[2:1] = '11b') and Total Memory Encryption (TME) enabled (IA32_TME_ACTIVATE MSR (0982H), Bit 1 set to 1), software that performs a TXT launch (TXT.STS offset 000h bit 0 (SENDER.DONE.STS) = 1), intends to preserve memory across a warm reset, and performs a warm reset without first tearing down TXT ((TXT.STS offset 000h bit 1 (SEXIT.DONE.STS) = 1), may lead to the memory contents not being preserved.
<b>Implication</b>	Due to this erratum, software that relies on memory content but does not tear down TXT prior to a warm reset may not operate as expected. Intel® has observed BIOS Update Utilities to be susceptible to this erratum.
<b>Workaround</b>	It may be possible for BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL039</b>	<b>Processor May Generate Malformed TLP</b>
<b>Problem</b>	If the processor root port receives an FetchAdd, Swap, or CAS TLP (an atomic operation) that is erroneous, it should generate a UR completion to the downstream requestor. If the TLP has an operand size greater than 4 bytes, the generated UR completion will report an operand size of 4 bytes, which will be interpreted as a malformed transaction.
<b>Implication</b>	When this erratum occurs, the processor may respond with a malformed transaction.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL040</b>	<b>System May Experience an Internal Timeout Error When Directing Intel® PT to a Small, Uncacheable, Single-Range Output Buffer</b>
<b>Problem</b>	A processor hang may result if Intel® Processor Trace (Intel®PT) is enabled with Mini Time Counter (MTC) packets and single range output mode (TraceEn[0]=1, MTCEn[9]=1 and ToPA[8]=0 in IA32_RTIT_CTL MSR (0570h)), while the output buffer is less than 1 KB in size (IA32_RTIT_OUTPUT_MASK_PTRS[31:0] MSR (0561h) < 0400h) and it is mapped as uncacheable (UC) or write protect (WP) memory type in the Memory Type Range Registers (MTRRs).
<b>Implication</b>	Due to this erratum, the system may experience an Internal Timer Error Machine Check (IA32_MCI_STATUS.MCACOD=400H; bits 15:0). Intel® has only observed this erratum in a synthetic test environment.
<b>Workaround</b>	Avoid directing Intel® PT output to an uncacheable buffer less than 1KB in size.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL041</b>	<b>N/A. Erratum has been removed.</b>
---------------	---------------------------------------

<b>TGL042</b>	<b>Spurious FIVR OCP Event May Occur During Boot</b>
<b>Problem</b>	During system boot, a spurious Fully Integrated Voltage Regulator (FIVR) Over-Current Protection (OCP) machine check (IA32_MC6_STATUS MSR (419h) with MSCOD (bits[31:16]) value of 0810h and MCACOD (bits[15:0]) value of 0402h) may occur.
<b>Implication</b>	When this erratum occurs, the system may fail to boot.
<b>Workaround</b>	It is possible for the BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL043</b>	<b>Embedded Display Flicker May be Observed During Idle Scenarios</b>
<b>Problem</b>	During idle scenarios, the processor may cause the embedded display to flicker.
<b>Implication</b>	Due to this erratum, a sporadic display flickering may be observed.
<b>Workaround</b>	It may be possible to workaround this erratum with a combination of a graphics driver and a BIOS code change.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL044</b>	<b>False MC1 Error Reported in the Shadow of an Internal Timer Error</b>
<b>Problem</b>	After an internal timer error has been reported in MC3_STATUS MSR (0x40d) with MCACOD (bits [15:0]) value of 0400H, and MSCOD (bits [31:16]) value of 0080H, under complex micro-architectural conditions, a false error may be reported in MC1_STATUS MSR (0x405) with MCACOD 0x174 or MCACOD 0x124.
<b>Implication</b>	Due to this erratum, a false MCE may be reported in MC1_STATUS MSR. Intel® has only observed this erratum in a synthetic test environment.
<b>Workaround</b>	Software should ignore the MC1_STATUS error when it appears with an internal timer error.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL045</b>	<b>PCIe Link May Fail to Train Upon Exit From L1.2</b>
<b>Problem</b>	When the PCIe Link exits the L1.2 low-power link state, the link may fail to correctly train to L0.
<b>Implication</b>	Due to this erratum, a PCIe link may incur unexpected link recovery events or it may enter a Link_Down state.
<b>Workaround</b>	It may be possible for a BIOS code change to workaround this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL046</b>	<b>DMI Link Failure During L1 Exit</b>
<b>Problem</b>	During S3/S4/S5 and/or S0ix cycles, DMI may fail to exit L1 in the time required.
<b>Implication</b>	The system may hang with a machine check exception (MCACOD=2AH).
<b>Workaround</b>	It is possible for a BIOS code change to workaround this erratum.

<b>TGL046</b>	<b>DMI Link Failure During L1 Exit</b>
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL047</b>	<b>Setting MISC_FEATURE_CONTROL.DISABLE_THREE_STRIKE_CNT Does Not Prevent The Three-strike Counter From Incrementing</b>
<b>Problem</b>	Setting MISC_FEATURE_CONTROL.DISABLE_THREE_STRIKE_CNT (bit 11 in MSR 1A4h) does not prevent the three-strike counter from incrementing as documented; instead, it only prevents the signaling of the three-strike event once the counter has expired.
<b>Implication</b>	Due to this erratum, software may be able to see the three-strike logged in the MC3_STATUS (MSR 40Dh, MCACOD = 400h [bits 15:0]) even when MISC_FEATURE_CONTROL.DISABLE_THREE_STRIKE_CNT is set.
<b>Workaround</b>	None Identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL048</b>	<b>Intel® PT TIP.PGD May Not Have Target IP Payload</b>
<b>Problem</b>	When Intel® PT (Intel® Processor Trace) is enabled and a direct unconditional branch clears IA32_RTIT_STATUS.FilterEn (MSR 571H, bit 0), due to this erratum, the resulting TIP.PGD (Target IP Packet, Packet Generation Disable) may not have an IP payload with the target IP.
<b>Implication</b>	It may not be possible to tell which instruction in the flow caused the TIP.PGD using only the information in trace packets when this erratum occurs.
<b>Workaround</b>	The Intel® PT trace decoder can compare direct unconditional branch targets in the source with the FilterEn address range(s) to determine which branch cleared FilterEn.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL049</b>	<b>Intel® Processor Trace PSB+ Packets May Contain Unexpected Packets</b>
<b>Problem</b>	Some Intel® Processor Trace packets should be issued only between TIP.PGE (Target IP Packet.Packet Generation Enable) and TIP.PGD (Target IP Packet.Packet Generation Disable) packets. Due to this erratum, when a TIP.PGE packet is generated it may be preceded by a PSB+ (Packet Stream Boundary) that incorrectly includes FUP (Flow Update Packet) and MODE.Exec packets.
<b>Implication</b>	Due to this erratum, FUP and MODE.Exec may be generated unexpectedly.
<b>Workaround</b>	Decoders should ignore FUP and MODE.Exec packets that are not between TIP.PGE and TIP.PGD packets.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL050</b>	<b>Intel® PT Trace May Drop Second Byte of CYC Packet</b>
<b>Problem</b>	Due to a rare microarchitectural condition, the second byte of a 2-byte CYC (Cycle Count) packet may be dropped without an OVF (Overflow) packet.
<b>Implication</b>	A trace decoder may signal a decode error due to the lost trace byte.

<b>TGL050</b>	<b>Intel® PT Trace May Drop Second Byte of CYC Packet</b>
<b>Workaround</b>	None identified. A mitigation is available for this erratum. If a decoder encounters a multi-byte CYC packet where the second byte has bit 0 (Ext) set to 1, it should assume that 4095 cycles have passed since the prior CYC packet, and it should ignore the first byte of the CYC and treat the second byte as the start of a new packet.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL051</b>	<b>VM Entry That Clears TraceEn May Generate a FUP</b>
<b>Problem</b>	If VM entry clears Intel® PT (Intel® Processor Trace) IA32_RTIT_CTL.TraceEn (MSR 570H, bit 0) while PacketEn is 1 then a FUP (Flow Update Packet) will precede the TIP.PGD (Target IP Packet, Packet Generation Disable). VM entry can clear TraceEn if the VM-entry MSR-load area includes an entry for the IA32_RTIT_CTL MSR.
<b>Implication</b>	When this erratum occurs, an unexpected FUP may be generated that creates the appearance of an asynchronous event taking place immediately before or during the VM entry.
<b>Workaround</b>	The Intel® PT trace decoder may opt to ignore any FUP whose IP matches that of a VM entry instruction.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL052</b>	<b>Intel® PT Trace May Contain Incorrect Data When Configured With Single Range Output Larger Than 4KB</b>
<b>Problem</b>	Under complex micro-architectural conditions, when using Intel® Processor Trace (Intel® PT) with single range output larger than 4KB, disabling PT and then enabling PT using the TraceEn bit in IA32_RTIT_CTL MSR (MSR 570h, bit 0) may cause incorrect output values to be recorded.
<b>Implication</b>	Due to this erratum, a PT trace may contain incorrect values.
<b>Workaround</b>	None identified. Software should avoid using PT with single range output larger than 4KB.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL053</b>	<b>On Instructions Longer Than 15 Bytes, #GP Exception is Prioritized And Delivered Over #CP Exception</b>
<b>Problem</b>	A #GP (global protection exception) that results from an instruction being longer than 15 bytes is prioritized and served before a #CP (Controlflow Protection exception) that was created due to a missing ENDBRx instruction at the target of an indirect branch.
<b>Implication</b>	Due to this erratum, during an indirect jump with ENDBRANCH tracking, if the processor lands on an illegal instruction with length longer than 15 bytes or that decodes to a CS limit, the processor will prioritize and deliver a #GP exception over the #CP exception.
<b>Workaround</b>	None Identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL054</b>	<b>Mismatch on DR6 Value When Breakpoint Match is on Bitmap Address</b>
<b>Problem</b>	Under complex microarchitectural conditions, on systems with Control-flow Enforcement Technology (CET) enabled, hitting a predefined data breakpoint may not be reported in B0-B3 (bits 3:0) in the DR6 register if that breakpoint was set on the legacy code page bitmap.
<b>Implication</b>	Due to this erratum, software may not know which breakpoint triggered when setting breakpoints on the legacy code page bitmap.
<b>Workaround</b>	None Identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL055</b>	<b>Unaligned CET-SS Stack Token Does Not Signal #GP</b>
<b>Problem</b>	On systems that enable Control-flow Enforcement Technology shadow-stack (CET-SS) in supervisor mode, an inter-privilege level far CALL or event delivery switches the shadow stack to a supervisor shadow stack. During this switch, the processor fails to signal a #GP exception if the 32-byte region comprised of 8 bytes containing the supervisor shadow stack token and the following 24-byte stack frame are not 32-byte aligned on the shadow stack.
<b>Implication</b>	Due to this erratum, on systems that enable CET-SS in supervisor mode, system software that fails to properly 32-byte align the supervisor shadow stack token may incorrectly mark the supervisor shadow stack token as busy, preventing re-entry into the supervisor thread by generating an unexpected #GP exception unrelated to stack token alignment.
<b>Workaround</b>	It may be possible for BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL056</b>	<b>USB 3.0 Device May Not be Detected or May Down Train to USB 2.0 Speed</b>
<b>Problem</b>	When hot-plugging a USB 3.0 Device that is connected through a Type A to Type C cable, the device may not be detected or may down train to USB 2.0 speed when connected to a Type-C port.
<b>Implication</b>	Due to this erratum, a USB 3.0 Device may not be detected or may down train to USB 2.0 speed.
<b>Workaround</b>	It may be possible for BIOS code changes to workaround this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL057</b>	<b>Call Instruction Wrapping Around The 32-bit Address Boundary May Return to Incorrect Address</b>
<b>Problem</b>	In 32-bit mode, a call instruction wrapping around the 32-bit address should save a return address near the bottom of the address space (low address) around address zero. Under complex micro-architectural conditions, a return instruction following such a call may return to the next sequential address instead (high address).

<b>Implication</b>	Due to this erratum, In 32-bit mode a return following a call instruction that wraps around the 32-bit address boundary may return to the next sequential IP without wrapping around the address, possibly resulting in a #PF. Intel® has not observed this behavior on any commercially available software.
<b>Workaround</b>	Software should not place call instructions in addresses that wrap around the 32-bit address space in 32-bit mode.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL058</b>	<b>USB 3.2 Gen 1x1 Port Does Not Send 16 Polling LFPS Burst</b>
<b>Problem</b>	On USB 3.2 Gen 1x1 only capable ports, including ports configured as USB 3.2 Gen 1x1 by soft strap, the xHCI controller may send only 15 LFPS signals instead of a burst of 16 LFPS signals as specified by the USB 3.2 specification.
<b>Implication</b>	There are no known functional implications due to this erratum. LFPS handshake requires the receiver link partner to only detect 2 LFPS signals. This issue may impact the SuperSpeed compliance test case which checks for the 16 LFPS burst requirements: TD6.4, TD6.5, and TD7.31.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL059</b>	<b>Incorrect MCACOD For L2 Prefetch MCE</b>
<b>Problem</b>	Under complex micro-architectural conditions, an L2 prefetch MCE that should be reported with MCACOD 165h in IA32_MC3_STATUS MSR (MSR 40dh, bits [15:0]) may be reported with an MCACOD of 101h.
<b>Implication</b>	Due to this erratum, the reported MCACOD for this MCE may be incorrect.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL060</b>	<b>Crashlog and Telemetry BAR May Not Function Correctly</b>
<b>Problem</b>	The Crashlog and Telemetry PM_BAR register (Bus 0, Device 10, Function 0, Offset 10h) does not correctly implement the BAR sizing function. It reports a 32K BAR, but the BAR requires 64K memory alignment.
<b>Implication</b>	Due to this erratum, if PM_BAR is 32K aligned, but not 64K aligned, accesses to the BAR will fail.
<b>Workaround</b>	None identified. BIOS must ensure that this BAR is 64K aligned.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL061</b>	<b>LFENCE Instruction May Not Prevent FSFP Forwarding</b>
<b>Problem</b>	When the Fast Store Forwarding Predictor (FSFP) is enabled, the LFENCE instruction may allow older stores to be predictively forwarded to younger loads.



<b>Implication</b>	Due to this erratum, software that relies on the LFENCE instruction to prevent FSFP forwarding may not behave as expected.
<b>Workaround</b>	It may be possible for BIOS to contain a workaround for this Erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL062</b>	<b>GPU Hang When Async Compute is Enabled</b>
<b>Problem</b>	GPU may hang when Async Compute is enabled
<b>Implication</b>	Due to this erratum, the GPU may hang when running high bandwidth Gfx application such as benchmarks and/or games.
<b>Workaround</b>	None identified. The Async Compute feature will be disabled in a graphics driver update. Please see Gfx Driver Revenue SV2 PR5 (101.3616 or later) and release notes.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL063</b>	<b>Branch Predictor May Produce Incorrect Instruction Pointer</b>
<b>Problem</b>	Under complex microarchitectural conditions, the branch predictor may produce an incorrect instruction pointer leading to unpredictable system behavior.
<b>Implication</b>	Due to this erratum, the system may exhibit unpredictable behavior.
<b>Workaround</b>	It may be possible for BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL064</b>	<b>Processor May Encrypt TME Exclude Range if Mapped to Remap Range</b>
<b>Problem</b>	The processor accesses to TME exclude range may be encrypted but not decrypted if mapped to remap range.
<b>Implication</b>	Due to this erratum, the processor exclude range it will be encrypted but will but not decrypted if mapped to remap range.
<b>Workaround</b>	It may be possible for BIOS to workaround this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL065</b>	<b>xHCI Force Header Command Incorrect Return Code</b>
<b>Problem</b>	The xHCI controller does not return the correct completion code for the Force Header Command as defined in the Section 4.6.16 of the eXtensible Host Controller Interface for Universal Serial Bus (xHCI) Requirements Specification Rev 1.2.
<b>Implication</b>	xHCI CV TD4.12 - Force Header Command Test may report an error. Intel® has obtained a waiver for TD 4.12. The Force Header Command is only used by the USB-IF Command Verifier (xHCI CV) tool for device testing. There are no known functional failures due to this erratum.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL066</b>	<b>USB Type-C Monitor Removal May Result In System Hang</b>
<b>Problem</b>	Platform designs with discrete graphics may hang upon removal of a USB Type-C monitor from the system.
<b>Implication</b>	Due to this erratum the system may hang.
<b>Workaround</b>	It is possible for BIOS to contain a workaround for this erratum.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .

<b>TGL067</b>	<b>USB 3.2 DbC Sublink Speed Attribute ID (SSID) Value</b>
<b>Problem</b>	The USB 3.2 Debug Class Device (DbC) reports an incorrect Sublink Speed Attribute ID (SSID) value in the SuperSpeedPlus USB Device Capability field.
<b>Implication</b>	Due to this erratum, the processor USB 3.2.DbC (Debug Capability) device may fail to enumerate when connected to a USB 3.2 Gen 2x1 port.
<b>Workaround</b>	None identified.
<b>Status</b>	For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .



# Specification Changes

ID	Affected Products/Steps	Specification Change Title	Issue	Previous Text Reference	New Text	Affected Document
001	UP3 B1	HDCP 2.2 not supported in certain modes for DP1.4a interface.	While using DP1.4a output ports in MST (Multi transport mode) and Forward Error Correction (FEC) and utilizing HDCP2.2 for protected content, bitstream corruption can occur.	The processor supports both HDCP 2.3 and 1.4 content protection over wired displays (HDMI* and DisplayPort*).	The processor supports both HDCP 2.3 and 1.4 content protection over wired displays (HDMI* and DisplayPort*). HDCP 1.4 will be supported for DisplayPort wired displays while operated in multistream transports and FEC is enabled.	<a href="#">631121</a>
002	TGL-H	DP-in support of both LTTPR transparent and non-transparent modes.	dGPU which are routed through DP-in may result in external panel not being enabled if dGPU does not support LTTPR non-transparent mode.	The processor supports DP1.4a LTTPR non-transparent mode.	The processor supports the below LTTPR modes of operation: Non-transparent mode Transparent mode for port which enables BBR re-timer	<a href="#">631121</a>

**NOTE:** There are no Specification Clarifications or Document Changes for this revision of the specification update.

§§