

Mobile/Desktop 5th Generation Intel[®] Core™ Processor Family

undefined undefi

eration Intel' Core Processor Family Harding in the intellined when the intellined whe

Jundefined undefined undef You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at Intel.com, or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or visit www.intel.com/design/literature.htm.

. in the undefined undefin Intel, Intel® CoreTM, Intel 386, Intel 486, Pentium®, Celeron®, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2015-2020 Intel Corporation. All rights reserved.

Contents

	Contents	fined u.	3
	Revision History	, unde	2 00 1100
	Preface	tineo	ed 1
6	Summary Tables of Changes	<i>y</i>	6
define	Identification Information		12
od unc	Frrata	defil	15
Ue	Specification Changes	ed III	46
	Specification Clarifications	defill	47 - 41 ^{1/1}
	Documentation Changes	ed uli	48
	unde	efir.	lefiner
	o sed ull	.	Juhoe
, under	adefill	, eti	ined
	ed uli	Junde	
,	define	Stineo	
	and ulive	, unde	
	define	of ine o	red uli
	i un		odefill.
			ed un.
ed une	, under		illi
Aine		ed un	
	unde.	adefille	iè
		ed mi.	unde
	under	define	
	led and a second		" unde.
indei	ed undefined und		
	ed unt	und	
Seji.	define	sined b	
	dung	inder	A C
	i gline	ined v	d unc

defined undefined undefined un

	Contents	Mobile/Desktop 5th Generation Inte	417
		ad unit	, under
	nder.	Mobile/Desktop 5th Generation Inte	Core Processor Family
ined o	dun		indeli
ndeill	Contents		3
dui	Revision History	detr	2
	Preface		4
	Contents	dem	6 ASII
	Identification Information	ed u	12
A1	Errata	ge _{in.}	15
efined	Specification Changes		46
4 unoc	Specification Clarifications		47
	Documentation Changes	Julion	48
	indefil		
	ined U	duna	inder
	inde ⁱ ll.	18 fines	
ned	90	hoc	indefr
ndefill.	i efinec		ined U.
ed ui.	4 unde	inde'	
	i stine c	ined u.	
	4 Unde	ndefill	10
	dined	raed un.	4 unac
	unde	adefill	efinec
	ed,	711,	4 unde
, nuge,	defill		Hineco
	and ull	undi	
	define		
	ed une	, unde.	29
	define		sed uli
	d une	under	adefine
defin		~	ed um
	deir		
od m.			
fined u.	eined un.	ad une	
ined u	Specification Clarifications	defined un	

3 ,	ad undefi		defined	
Mobile/Desktop		* Core [™] Processor Family		undefined '
efined undefined Revi	sion I	History	ndefined!	nuoc
		ineo	defined un.	
	Revision	Descripti	ion	Date
*	001	Initial Release		June 2015
od unc	002	ErrataRemoved erratum BDD72		July 2015
isfine	003	Revision number skipped	λ	NA
d unde	004	Errata Added erratum BDD84-89	defined	September 2015
defined undefined und	005	ErrataJanuary 2021 Added erratum BDD90-95	ed uno	October 201
	006	Errata Added erratum BDD96	define	November 2015
	0.0	Errata Added erratum BDD97-102	Julia	March 2016
dun	008	Errata Added erratum BDD103-104		April 2016
ndefined undefined un	009	Errata Added erratum BDD105-108 Updated erratum BDD29	·ine	May 2016
	010	Revision number skipped	"uqe,	N/A
defille	011	Errata Added erratum BDD109-110	inedu	June 2016
	012	Revision number skipped	deill	N/A
		Errata Added erratum BDD111	d une	August 201
۷ س	014	Errata Added errata BDD112-113		September 2016
	015	Revision number skipped		N/A
undell	016	Errata Added errata BDD114-115	nin.	November 2016
undefined undefined u	017	Errata Removed erratum BDD13, BDD Added errata BDD116-117	51 Land under	January 201
	018	ErrataAdded Errata BDD118 and BDD	o119 mden	May 2017
		Errata Removed erratum BDD119	ed	July 2017
sined l	020	Errata Removed erratum BDD47 Added erratum BDD120		February 20
" nuger	021	Errata Added erratum BDD121-122	ii)e.	January 202
undefined undefined v	offined U	ndefineduit	sed undefined under	

	ad undefil	Mobile/Desk	liver	adefined L
tined undefined t	indefinee	Mobile/Desk	top 5th Generation Intel [®] Core [™] Processor Fam	ily
4efinec		ined III.	ad uno	
duno	Revision	Description	Date	
	022	Errata — Added erratum BDD123 — Added erratum BDD124	May 2020	undefined
	023	Errata — Added erratum BDD125	November 2020	definee
	024	Errata — Removed erratum BDD 125	January 2021	July
efined undefined	nur	, nuger	adefine	
define		sined "	ed une	
od unos		inder	define	
		ned b	d nur	
				ne
	ed uli	, uni		defill
	define			od uli.
	unos	indelli	4efin ^e	
		aed u.	4 una	
inde		defille	fineo	
		d une	inder	
lefil.		3.finec	ned w	
	indi		defill	nin.
		od ur	10.	INO
	adefined by	isfined un	, o-	ed una
	d undefined h	undefined ur	defin	ed una
i eftine	d undefined h	ined undefined un	d undefin	ed und
undefine	d undefined h	defined undefined un	ofined undefin	ed una
ined undefine	d undefined h	d undefined undefined un	indefined undefin	ed linus
defined undefine	d undefined h	ofined undefined undefined un	indefined undefined undefin	ed una
defined undefine	d undefined his	Jefined undefined undefined ur	defined undefined undefin	ed una sin
defined undefine	d undefined his	Errata — Removed erratum BDD 125	ndefined undefined undefin	ed undefin

Preface

This document is an update to the specifications contained in the Affected Documents table below. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Information types defined in Nomenclature are consolidated into the specification update and are no longer published in other documents.

This document may also contain information that was not previously published.

Affected Documents

Document Title	Document Number
Mobile 5th Generation Intel [®] Core [™] Processor Family Datasheet, Volume 1 of 2	332378
Desktop 5th Generation Intel [®] Core™ Processor Family Datasheet, Volume 1 of 2	332376
Mobile 5th Generation Intel [®] Core [™] Processor Family Datasheet, Volume 2 of 2	332379
Desktop 5th Generation Intel [®] Core [™] Processor Family Datasheet, Volume 2 of 2	332377

Related Documents

Document Title	Document Number/Location
AP-485, Intel [®] Processor Identification and the CPUID Instruction	http://www.intel.com/design/ processor/applnots/241618.htm
Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture	fineo
Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M	"inge"
$Intel^{\circledR}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z	http://software.intel.com/en-us/ articles/intel-sdm
Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide	articles/inter-sum
Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide	ed un.
Intel® 64 and IA-32 Intel Architecture Optimization Reference Manual	luc.
Intel [®] 64 and IA-32 Architectures Software Developer's Manual Documentation Changes	http://www.intel.com/content/www/ us/en/processors/architectures- software-developer-manuals.html
ACPI Specifications	www.acpi.info

January 2021 Mobile/Desktop 5th Generation Intel® Core® Processor Family
Specification Update
Document Number: 634961-024
Page 4

Nomenclature

Errata are design defects or errors. These may cause the processor behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

S-Spec Number is a five-digit code used to identify products. Products are differentiated by their unique characteristics such as, core speed, L2 cache size, package type, etc. as described in the processor identification information table. Read all notes associated with each S-Spec number.

Specification Changes are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

Specification Clarifications describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

Documentation Changes include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

Note:

Errata remain in the specification update throughout the product's lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, and so on).

Summary Tables of Changes

The following tables indicate the errata, specification changes, specification clarifications, or documentation changes which apply to the processor. Intel may fix some of the errata in a future stepping of the component, and account for the other outstanding issues through documentation or specification changes as noted. These tables use the following notations.

Codes Used in Summary Tables

Stepping

X: Errata exist in the stepping indicated. Specification Change or Clarification that

applies to this stepping.

(No mark)

or (Blank box): This erratum is fixed in listed stepping or specification change does not apply

to listed stepping.

Page

(Page): Page location of item in this document.

Status

Doc: Document change or update will be implemented.

Plan Fix: This erratum may be fixed in a future stepping of the product.

Fixed: This erratum has been previously fixed.

No Fix: There are no plans to fix this erratum.

Row

Change bar to left of a table row indicates this erratum is either new or modified from the previous version of the document.

efined und			1efil	ined i	od um
			NUO	adein.	defined un.
				ed ull	
		deill		Mobile/Desktop 5th Generation Intel [®] Core [™] Processor Family	
	90			inde defill	
	Stiller			defined undefines	
ind		(6)		, defin.	
ined of	Errata	(Sneet	1 of 4) Thus	
Silli	Number	Steppings	Status	ERRATA	d UIT
	Number	G-0	Status	ERRATA	sined.
	BDD1	X e	No Fix	LBR, BTS, BTM May Report a Wrong Address when an Exception/Interrupt Occurs in 64-bit Mode	uger.
	2002	76,	N =:	EFLAGS Discrepancy on Page Faults and on EPT-Induced VM Exits after a Translation	7.
	BDD2	X	No Fix	Change	
	BDD3	X	No Fix	MCi_Status Overflow Bit May Be Incorrectly Set on a Single Instance of a DTLB Error	
	BDD4 BDD5	X	No Fix	LER MSRs May Be Unreliable MONITOR or CLFLUSH on the Local XAPIC's Address Space Results in Hang	
eq n.			No Fix	An Uncorrectable Error Logged in IA32_CR_MC2_STATUS May also Result in a System	
file	BDD6	X	No Fix	Hang	
	BDD7	X	No Fix	#GP on Segment Selector Descriptor that Straddles Canonical Boundary May Not Provide Correct Exception Error Code	. red
	BDD8	Х	No Fix	FREEZE_WHILE_SMM Does Not Prevent Event From Pending PEBS During SMM	defill
	BDD9	X	No Fix	APIC Error "Received Illegal Vector" May be Lost	UINC
	BDD10	X	No Fix	Changing the Memory Type for an In-Use Page Translation May Lead to Memory-Ordering Violations	
	BDD11	X	No Fix	Performance Monitor Precise Instruction Retired Event May Present Wrong Indications	
	BDD12	X	No Fix	CR0.CD Ignored in VMX Operation	
ال د	BDD13	Х	No Fix	N/A. Erratum has been Removed	
	BDD14	Х	No Fix	Execution of VAESIMC or VAESKEYGENASSIST With An Illegal Value for VEX.vvvv May Produce a #NM Exception	
	BDD15	X	No Fix	Processor May Fail to Acknowledge a TLP Request	6-
	BDD16	X	No Fix	Interrupt From Local APIC Timer May Not Be Detectable While Being Delivered	Singe
	BDD17	X and	No Fix	PCIe* Root-port Initiated Compliance State Transmitter Equalization Settings May be	"luge"
		46/11.		Incorrect PCIAX Controller May Incorrectly to Surgery on Transition to Dul On	10.
	BDD18 BDD19	X	No Fix	PCIe* Controller May Incorrectly Log Errors on Transition to RxL0s Unused PCIe* Lanes May Report Correctable Errors	
	BDD20	X	No Fix	PCIe* Root Port May Not Initiate Link Speed Change	
	BDD21	Х	No Fix	Pending x87 FPU Exceptions (#MF) May Be Signaled Earlier Than Expected	
	BDD22	Х	No Fix	DR6.B0-B3 May Not Report All Breakpoints Matched When a MOV/POP SS is Followed by a Store or an MMX Instruction	
36111	BDD23	X	No Fix	VEX.L is Not Ignored with VCVT*2SI Instructions	
	BDD24	X	No Fix	PCIe* Atomic Transactions From Two or More PCIe* Controllers May Cause Starvation	ine a
	BDD25	X	No Fix	The Corrected Error Count Overflow Bit in IA32_MC0_STATUS is Not Updated When the UC	delli
		76/1		Bit is Set PCTe* Controller May Initiate Speed Change While in DI. Init State Caucing Cortain PCTe*	9 ni.
	BDD26	X	No Fix	PCIe* Controller May Initiate Speed Change While in DL_Init State Causing Certain PCIe* Devices to Fail to Train	7
	BDD27	O X	No Fix	Spurious VT-d Interrupts May Occur When the PFO Bit is Set	
	BDD28	X	No Fix	Processor May Livelock During On Demand Clock Modulation	
6-	BDD29	Х	No Fix	Internal Parity Errors May Incorrectly Report Overflow in the IA32_MC2_STATUS MSR	
	BDD30	X	No Fix	Performance Monitor Events OTHER_ASSISTS.AVX_TO_SSE And OTHER_ASSISTS.SSE_TO_AVX May Over Count	
	BDD31	Х	No Fix	Performance Monitor Event DSB2MITE_SWITCHES.COUNT May Over Count	_0
	BDD32	X	No Fix	Timed MWAIT May Use Deadline of a Previous Execution	4efine
				ed us	, unos
		"ugei	7	Lefine .: o	ed undefine
	Mobile/Deskto	op 5th Generatio	n Intel [®] Cor	e [™] Processor Family	
	Specification Page 7			January 2021 Document Number: 634961-024	
	nuos			Document name, 034301 024	
				ed m.	
le!!!!				and a second	

Errata (Sheet 2 of 4)

Sell.			ndefine	re [™] Processor Family
		ad v	Un	"luge"
	Mobile/Desk		_	re [™] Processor Family
	od un			re [™] Processor Family
10	File			- ined s
, uno	Errata	(Sheet	2 of 4	define
efined under	Necesia	Steppings	Chahua	4 Uli
	Number	G-0	Status	ERRATA
	BDD33	Х	No Fix	IA32_VMX_VMCS_ENUM MSR (48AH) Does Not Properly Report The Highest Index Value
	BDD34	X CO	No Fix	Used For VMCS Encoding Transport FDOM, ID Value For an DTM About in BTM or BTS May Be Observed.
	BDD34	X	No Fix	Incorrect FROM_IP Value For an RTM Abort in BTM or BTS May Be Observed Locked Load Performance Monitoring Events May Under Count
	BDD36	Х	No Fix	Transactional Abort May Produce an Incorrect Branch Record
. 6	BDD37	X	No Fix	SMRAM State-Save Area Above the 4GB Boundary May Cause Unpredictable System Behavior
4 UNG	BDD38	Х	No Fix	PMI May Be Signaled More Than Once for Performance Monitor Counter Overflow
	BDD39	Х	No Fix	Execution of FXSAVE or FXRSTOR With the VEX Prefix May Produce a #NM Exception
Ained und	BDD40	Х	No Fix	Intel [®] Turbo Boost Technology May be Incorrectly Reported as Supported on 5th Generation Intel® Core™ i3 Useries, and select Mobile Intel® Pentium® processors and Mobile Intel® Celeron® processors
	BDD41	Х	No Fix	The SAMPLE/PRELOAD JTAG Command Does Not Sample The Display Transmit Signals
	BDD42	X	No Fix	VM Exit May Set IA32_EFER.NXE When IA32_MISC_ENABLE Bit 34 is Set to 1
	BDD43	ogex.	No Fix	Opcode Bytes F3 0F BC May Execute As TZCNT Even When TZCNT Not Enumerated by CPUID
	BDD44	Х	No Fix	Back to Back Updates of the VT-d Root Table Pointer May Lead to an Unexpected DMA Remapping Fault
ined un	BDD45	Х	No Fix	A MOV to CR3 When EPT is Enabled May Lead to an Unexpected Page Fault or an Incorrect Page Translation $$
	BDD46	Х	No Fix	Peer IO Device Writes to the GMADR May Lead to a System Hang
	BDD47	Х	No Fix	N/A. Erratum has been Removed
	BDD48	Х	No Fix	Intel® PT Packet Generation May Stop Sooner Than Expected
	BDD49	Х	No Fix	PEBS Eventing IP Field May Be Incorrect After Not-Taken Branch
	BDD50	Xilus	No Fix	Reading the Memory Destination of an Instruction that Begins an HLE Transaction May Return the Original Value
	BDD51	X	Fixed	N/A. Erratum has been Removed
	BDD52	Х	No Fix	Spurious Corrected Errors May Be Reported
. (BDD53	Х	No Fix	Performance Monitoring Event INSTR_RETIRED.ALL May Generate Redundant PEBS Records For an Overflow
eg u	BDD54	Х	No Fix	Concurrent Core and Graphics Operation at Turbo Ratios May Lead to System Hang
	BDD55	Х	No Fix	The System May Hang on First Package C6 or Deeper C-State
efined ur	BDD56	Х	No Fix	Using the FIVR Spread Spectrum Control Mailbox May Not Produce the Requested Range
	BDD57	Х	No Fix	Intel® Processor Trace (Intel® PT) MODE.Exec, PIP, and CBR Packets Are Not Generated as Expected
	BDD58	Х	No Fix	Performance Monitor Instructions Retired Event May Not Count Consistently
	BDD59	X	No Fix	General-Purpose Performance Counters May Be Inaccurate with any Thread
	BDD60	nue	No Fix	An Incorrect LBR or Intel® Processor Trace Packet May Be Recorded Following a Transactional Abort
	BDD61	Х	No Fix	Executing an RSM Instruction with Intel® Processor Trace Enabled Will Signal a #GP
	BDD62	Х	Fixed	Intel® Processor Trace PIP May Be Unexpectedly Generated
A 1	BDD63	Х	Fixed	A #VE May Not Invalidate Cached Translation Information
	BDD64	Х	Fixed	Some Performance Monitor Events May Overcount During TLB Misses
gezz.	BDD65	Х	No Fix	Intel® Processor Trace PSB+ Packets May Contain Unexpected Packets
idefined l	BDD66	Х	No Fix	Writing Non-Zero Value to IA32_RTIT_CR3_MATCH [63:48] Will Cause #GP
	BDD67	Х	Fixed	Core C6 May Cause Interrupts to be Serviced Out of Order

January 2021 Document Number: 634961-024 Mobile/Desktop 5th Generation Intel [®] Core [™] Processor Family Specification Update Page 8

		ndefined	defil	ined stilled	adefined u
		λ.	Oluc.		refille
					UO
		uger.		Mobile/Desktop 5th Generation Intel® Core® Processor Family	
	ed u			, Illinos	
	Silve			ined the duling	
1100	Errata	(Sheet	3 of 4	defin	
ned "		Steppings		4 mge	
	Number	G-0	Status	ERRATA	۸ '
	BDD68	X	Fixed	LPDDR3 Memory Training May Cause Platform Boot Failure	eineo.
	BDD69	X	No Fix	Aggressive Ramp Down of Voltage May Result in Unpredictable Behavior	"dell.
	BDD70	X	No Fix	Performance Monitor Event for Outstanding Offcore Requests And Snoop Requests May Be	77.
	BDD71	×	No Fix	Incorrect DR6 Register May Contain an Incorrect Value When a MOV to SS or POP SS Instruction is Followed by an XBEGIN Instruction	
	4ine				
0	BDD72	Х	No Fix	N/A. Erratum has been Removed. The Corrected Error Count Overflow Bit in IA22, MCO, STATUS is Not Undated After a U.C.	
sed n.	BDD73	Х	No Fix	The Corrected Error Count Overflow Bit in IA32_ MC0_STATUS is Not Updated After a UC Error is Logged	
lued nu	BDD74	Х	No Fix	Operand-Size Override Prefix Causes 64-bit Operand Form of MOVBE Instruction to Cause a #UD	•
ŀ	BDD75	Х	No Fix	Processor Operation at Turbo Frequencies Above 3.2 GHz May Cause the Processor to Hang	eineo
	BDD76	Х	No Fix	DDR-1600 With a Reference Clock of 100 MHz May Cause S3 Entry Failure	"dell"
	BDD77	X	No Fix	POPCNT Instruction May Take Longer to Execute than Expected	n.
	BDD78	X	No Fix	System May Hang or Video May Be Distorted After Graphics RC6 Exit	
	BDD79	Х	No Fix	Certain eDP* Displays May Not Function as Expected	
	BDD80	Х	No Fix	Instruction Fetch Power Saving Feature May Cause Unexpected Instruction Execution	
4 11	BDD81	X	No Fix	IA Core Ratio Change Coincident With Outstanding Read to the DE May Cause a System Hang	
iner	BDD82	Х	No Fix	PL3 Power Limit Control Mechanism May Not Release Frequency Restrictions	
	BDD83	Х	No Fix	I/O Subsystem Clock Gating May Cause a System Hang	
	BDD84	Х	No Fix	PAGE_WALKER_LOADS Performance Monitoring Event May Count Incorrectly	i afine
	BDD85	Х	No Fix	Certain Local Memory Read/Load Retired PerfMon Events May Undercount	"luge,
	BDD86	X	No Fix	The System May Hang When Executing a Complex Sequence of Locked Instructions	
	BDD87	Ul X	No Fix	Certain Settings of VM-Execution Controls May Result in Incorrect Linear-Address Translations	
	BDD88	Х	No Fix	An IRET Instruction that Results in a Task Switch Does Not Serialize the Processor	
4	BDD89	Х	No Fix	Re-enabling eDRAM May Log a Machine Check Then Hang	
ad V	BDD90	Х	No Fix	Setting TraceEn While Clearing BranchEn in IA32_RTIT_CTL Causes a #GP	
Sim	BDD91	X	No Fix	Processor Graphics IOMMU Unit May Not Mask DMA Remapping Faults	
	BDD92	X	No Fix	Graphics VTd Hardware May Cache Invalid Entries Intel® Core™ i5-5350H Processor Incorrectly Reports 8 Logical Processors	
	BDD93	X	No Fix		4efill
	BDD94 BDD95	X	No Fix	Package C3 Events Enabling EDRAM and Package C-States May Cause Display Artifacts Operation at P1 Frequency May Lead to Time-out Machine Check	4 num
ŀ	BDD95	X	No Fix	Reads or Writes to LBRs with Intel® PT Enabled Will Result in a #GP	
	BDD97	X	No Fix	MTF VM Exit on XBEGIN Instruction May Save State Incorrectly	
	BDD98	X	No Fix	Frequency Difference Between IA Core(s) and Ring Domains May Cause Unpredictable System Behavior	
Α'	BDD99	X	No Fix	Software Using Intel® TSX May Behave Unpredictably	
FILLER	BDD100	X	No Fix	Pack to Pack Page Walks Due to Instruction Estables May Cause a System Hand	
Ze.	BDD101	X	No Fix	Performance Monitoring Counters May Produce Incorrect Results for BR_INST_RETIRED Event on Logical Processor	
	BDD101	X	74	PEBS Record May Be Generated After Being Disabled	ed undefil
	סטזטס	Λ	No Fix	FEDS RECOID May be deliciated After being Disabled	IIIOC
		adeil	,	Mine	
	Mohilo/Doolst	on 5th Congretic	on Intol® Com	e [™] Processor Family	
:	Specification		minuel Core	January 2021	
	Page 9			Document Number: 634961-024	
	O.			, uno	
4/1/6				12E0 4 Miles	

Errata (Sheet 4 of 4)

dell			define	Stined	red un
	Mobile/Desk	top 5th Generati	ion Intel [®] Co	ore [™] Processor Family	defill
nde	Fined und	(Sheet	4 of 4	ore" Processor Family	
defined un.	Number	Steppings G-0	Status	ERRATA UNIDOSTITI	יוט ג
Uc	BDD103	X	No Fix	PCIe* Ports Do Not Support DLL Link Active Reporting	eineo.
	BDD103	X	No Fix	PCIe* Link Speed Negotiation May Fail After Link is Re-enabled	geil.
	BDD105	X	No Fix	Data Breakpoint Coincident With a Machine Check Exception May be Lost	
	BDD106	X	No Fix	Internal Parity Errors May Incorrectly Report Overflow in the IA32_MC0_STATUS MSR	
	BDD107	X	No Fix	Processor May Hang When Exiting Package C6	
A	BDD108	X	No Fix	Attempting Concurrent Enabling of Intel® PT With LBR, BTS, or BTM Results in a #GP	
, uno	BDD109	Х	No Fix	An APIC Timer Interrupt During Core C6 Entry May be Lost	
fined	BDD110	Х	No Fix	An Intel® Hyper-Threading Technology Enabled Processor May Exhibit Internal Parity Errors or Unpredictable System Behavior	
inge	BDD111	Х	No Fix	PEBS EventingIP Field May Be Incorrect Under Certain Conditions	ed o
	BDD112	Х	No Fix	RF May be Incorrectly Set in The EFLAGS That is Saved on a Fault in PEBS or BTS	istine
	BDD113	Xuec	No Fix	Some Memory Performance Monitoring Events May Produce Incorrect Results When Filtering on Either OS or USR Modes	nois
	BDD114	√ X	No Fix	Some DRAM And L3 Cache Performance Monitoring Events May Undercount	
	BDD115	х	No Fix	An x87 Store Instruction Which Pends #PE While EPT is Enabled May Lead to an Unexpected Machine Check and/or Incorrect x87 State Information	
, un	BDD116	Х	No Fix	General-Purpose Performance Monitoring Counters 4-7 Do Not Count With USR Mode Only Filtering	
fined	BDD117	Х	No Fix	Writing MSR_LASTBRANCH_x_FROM_IP and MSR_LER_FROM_LIP May #GP When Intel® TSX is Not Supported	
"uge,	BDD118	Х	No Fix	APIC Timer Interrupt May Not be Generated at The Correct Time In TSC-Deadline Mode	9/1
Oliv	BDD119	Х	No Fix	N/A. Erratum has been Removed	sine
	BDD120	X	No Fix	Precise Performance Monitoring May Generate Redundant PEBS Records	"uge,
	BDD121	X	No Fix	System May Hang Under Complex Conditions	O.
	BDD122	, x	No Fix	Instruction Fetch May Cause Machine Check if Page Size Was Changed Without Invalidation	
	BDD123	Х	No Fix	PMU MSR_UNC_PERF_FIXED_CTR is Cleared After Pkg C7 or Deeper	
	BDD124	Х	No Fix	A Pending Fixed Interrupt May Be Dispatched Before an Interrupt of The Same Priority Completes	

Notes:

- Affects Desktop 5th Generation Intel® Core™ processor family Only. Affects Mobile 5th Generation Intel® Core™ processor family Only.

Specification Changes

Number	SPECIFICATION CHANGES	ad
	None for this revision of this specification update.	istine

		None for this revision of this specification update.	
		od m.	inde
Spe	ecif	ication Clarifications	
Nun	nber	SPECIFICATION CLARIFICATIONS	ingeri
		None for this revision of this specification update.	ed w.

January 2021 Document Number: 634961-024 $\label{eq:mobile} \begin{tabular}{ll} Mobile/Desktop 5th Generation Intel $^{\circ}$ Core $\stackrel{```}{\sim}$ Processor Family Specification Update$ Page 10

		od um		l [®] Core [™] Processor Family
Docume	ntation Changes The for this revision of this specific	defines	defin	l [®] Core [™] Processor Family
Number	fined by	DOCUMENTATION C	HANGES	
No	ne for this revision of this specific	cation update.	indefil.	466
	i afineo	··ned	, Uli	4 unoc
nu ,		odefill		efinec
		ed ui.		, unde
indei		define		VEO
	du	no.	inder	
	efinee		ined to	
	unde		adefil.	
			duli	unde
	ndell	define		
ined o		4 und		inder
odefill.		stines		ned or
dull		inde	adef	
			ed un	
	undefined undefined undefined indefined undefined undefined undefined undefined undefined		define	
	ned b		4 und	inde
	adefin.	Sin		ined to
ed'		unde		defill
				ad um
4 Uno		"udeil"		Hine
	69.	ni.	1 nho-	

underined underi $\label{eq:mobile} \mbox{Mobile/Desktop 5th Generation Intel}^{\mbox{$^{\circ}$}} \mbox{Core}^{\mbox{$^{\circ}$}} \mbox{Processor Family Specification Update}$ Page 11 I rined un

Identification Information

Component Identification Using Programming Interface

Component Identification

14011			11110	······	.011	461.		
		eined a			ad un			_
Compone	ent Ident	ification	Using P	rogramm	ing Inte	rface		sined "
The processo	or stepping ca	n be identifi	ed by the fol	lowing regist	er contents.			uger
Table 1.	Componer	nt Identifica	ntion	define			Stined &	
Reserved	Extended Family	Extended Model	Reserved	Processor Type	Family Code	Model Number	Stepping ID	
31:28	27:20	19:16	15:14	13:12	11:8	7:4	3:0	
	0000000b	0100b		00b	0110b	0111b	xxxxb	

Notes:

- The Extended Family, Bits [27:20] are used in conjunction with the Family Code, specified in Bits[11:8], to indicate whether the processor belongs to the Intel386™, Intel486™, Pentium®, Pentium 4, or Intel® Core™ processor family.

 The Extended Model, Bits [19:16] in conjunction with the Model Number, specified in Bits [7:4], are used to identify the model
- of the processor within the processor's family.
- The Family Code corresponds to Bits [11:8] of the EDX register after RESET, Bits [11:8] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the generation field of the Device ID register accessible through Boundary Scan.
- The Model Number corresponds to Bits [7:4] of the EDX register after RESET, Bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the model field of the Device ID register accessible through Boundary
- The Stepping ID in Bits [3:0] indicates the revision number of that model. See the processor Identification table for the processor stepping ID number in the CPUID information.

When EAX is initialized to a value of '1', the CPUID instruction returns the Extended Family, Extended Model, Processor Type, Family Code, Model Number, and Stepping ID value in the EAX register. Note that the EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register.

Cache and TLB descriptor parameters are provided in the EAX, EBX, ECX and EDX registers after the CPUID instruction is executed with a 2 in the EAX register.

The processor can be identified by the following register contents.

Table 2. **Processor Identification by Register Contents**


			1		-611.	, ,
Processor Line	Stepping	Vendor ID	Host Device ID	Processor Graphics Device ID	Revision ID	Compatibility Revision ID
Mobile H-Processor Line	G-0	8086h	1614h	GT2 = 1612h GT3 = 1622h	0Ah	0Ah
Desktop H-Processor Line	G-0	8086h	1610h	GT3 = 1622h	0Ah	0Ah
634961-024	ned under	ined V	Mobile/	GT3 = 1622h	tion Intel [®] Con	e [™] Processor Family pecification Update Page 12

Jundefined undefined undefined un Mobile/Desktop 5th Generation Intel® Core® Processor Family January 2021 Specification Update Document Number: 634961-024 Page 12

Component Marking Information

The processor stepping can be identified by the following component markings.

Mobile H-Processor Line BGA Top-Side Markings Figure 1.



Pin Count: 1364 Package Size: 37.5 mm x 32 mm

Production (SSPEC)Maximum Characters/Line:

Mobile H-Processor Line

	·	riii Count	. 130) 4	rackage	31ZE. 37	.5 IIIII X	32 111111			96,			
	ı	Production	on (S	SPEC)	Maximur	n Charac	ters/Lir	ie:		.d ul				, un
	(G1L1:Inte G2L1:{FP G3L1:SSP G4L1:{e1	O}15 PEC15 }15	, Ull	essor Lir	ne	undef	ined un	defin'				define	d undefined un
3	S-Spec Number	Processor Number	Step- ping	Cache Size (MB)	Functional Core	Integrated Graphics Cores	Integrated Graphics Frequency (MHz)	Integrated Graphics Turbo Frequency (GHz)	Mem. (MHz)	Core Freq. (GHz)	Turbo 1 Core Freq. Rate (GHz)	Thermal Design Power (W)	Slot/ Socket Type	
-	R2BH	I7-5850HQ	G-0	6	4	3	300	1.1	1866	2.7	3.6	47	BGA1364	900
-	R2BJ	I7-5950HQ	G-0	6	4	3	300	1.15	1866	2.9	3.8	47	BGA1364	Silver
Ī	R2BK	I5-5350H	G-0	4	2	3	300	1.05	1866	3.1	3.5	47	BGA1364	"de"
	R2BL	I7-5750HQ	G-0	6	4	3	300	1.05	1866	2.5	3.4	47	BGA1364	9011
	R2BP	I7-5700HQ	G-0	6	4	2	300	1.05	1866	2.7	3.5	47	BGA1364	
-							AV.						4 (3)	_

Figure 2. **Desktop H-Processor Line LGA Top-Side Markings**



Pin Count: 1150Package Size: 37.5 mm x 37.5 mm

Desktop H-Processor Line

		V-										4.1	27.
undefined und	S-Spec Number	Processor Number	Step- ping	Cache Size (MB)	Func- tional Core	Integrated Graphics Cores	Integrated Graphics Frequency (MHz)	Integrated Graphics Turbo Frequency (GHz)	Mem. (MHz)	Core Freq. (GHz)	Turbo 1 Core Freq. Rate (GHz)	Thermal Design Power (W)	Slot/ Socket Type
iefine	R2FX	I5-5675C	G-0	4	4	3	300	1.1	1600	3.1	3.6	65	LGA1150
INOG	R2AL	I7-5775R	G-0	6	4	3	300	1.15	1866	3.3	3.8	65	BGA1364
		I5-5575R	G-0	4	4	3	300	1.05	1866	2.8	3.3	65	BGA1364
	R2AJ	I5-5675R	G-0	4	4	3	300	1.1	1866	3.1	3.6	65	BGA1364
	R2AG	I7-5775C	G-0	6	4	3	300	1.15	1600	3.3	3.7	65	LGA1150
Jundefined un		id under	iined	unde	ineo		od uni	Jefined I	Indef	ined I	27.	, ,,,'	definer
d undefined u	ndei	المر.	stine	d und	efine	3 3 Jundefil		defined Mobile	unde	fined	undefi		
	January 202	21 Number: 6349	261-024				. sed un	Mobile	/Desktop	5th Gene	ration Intel	[®] Core [™] Proc Specific	cessor Family ation Update

January 2021 Document * Document Number: 634961-024

efined undefined unde Errata

BDD1. LBR, BTS, BTM May Report a Wrong Address when an Exception/

Interrupt Occurs in 64-bit Mode

Problem: An exception/interrupt event should be transparent to the LBR (Last Branch Record),

BTS (Branch Trace Store) and BTM (Branch Trace Message) mechanisms. However, during a specific boundary condition, where the exception/interrupt occurs right after the execution of an instruction at the lower canonical boundary (0x00007FFFFFFFFFF) in 64-bit mode, the LBR return registers will save a wrong return address with bits 63 to 48 incorrectly sign extended to all 1's. Subsequent BTS and BTM operations which

report the LBR will also be incorrect.

Implication: LBR, BTS and BTM may report incorrect information in the event of an exception/

interrupt.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD2. EFLAGS Discrepancy on Page Faults and on EPT-Induced VM Exits after a Translation

Change

Problem: This erratum is regarding the case where paging structures are modified to change a

linear address from writable to non-writable without software performing an appropriate TLB invalidation. When a subsequent access to that address by a specific instruction (ADD, AND, BTC, BTR, BTS, CMPXCHG, DEC, INC, NEG, NOT, OR, ROL/ROR, SAL/SAR/SHL/SHR, SHLD, SHRD, SUB, XOR, and XADD) causes a page fault or an EPT-induced VM exit, the value saved for EFLAGS may incorrectly contain the arithmetic flag values that the EFLAGS register would have held had the instruction completed without fault or VM exit. For page faults, this can occur even if the fault causes a VM exit or if

its delivery causes a nested fault.

Implication: None identified. Although the EFLAGS value saved by an affected event (a page fault or

an EPT-induced VM exit) may contain incorrect arithmetic flag values, Intel has not identified software that is affected by this erratum. This erratum will have no further effects once the original instruction is restarted because the instruction will produce the

same results as if it had initially completed without fault or VM exit.

Workaround: If the handler of the affected events inspects the arithmetic portion of the saved

EFLAGS value, then system software should perform a synchronized paging structure

modification and TLB invalidation.

Status: For the steppings affected, see the *Summary Table of Changes*.

BDD3. MCi Status Overflow Bit May Be Incorrectly Set on a Single Instance of a DTLB Error

Problem: A single Data Translation Look Aside Buffer (DTLB) error can incorrectly set the

Overflow (bit [62]) in the MCi_Status register. A DTLB error is indicated by MCA error code (bits [15:0]) appearing as binary value, 000x 0000 0001 0100, in the MCi_Status

register.

Implication: Due to this erratum, the Overflow bit in the MCi_Status register may not be an

accurate indication of multiple occurrences of DTLB errors. There is no other impact to

normal processor functionality.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Table of Changes*.

BDD4. LER MSRs May Be Unreliable

Problem: Due to certain internal processor events, updates to the LER (Last Exception Record)

MSRs, MSR_LER_FROM_LIP (1DDH) and MSR_LER_TO_LIP (1DEH), may happen when

no update was expected.

Implication: The values of the LER MSRs may be unreliable.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD5. MONITOR or CLFLUSH on the Local XAPIC's Address Space Results in Hang

Problem: If the target linear address range for a MONITOR or CLFLUSH is mapped to the local

xAPIC's address space, the processor will hang.

Implication: When this erratum occurs, the processor will hang. The local xAPIC's address space

must be uncached. The MONITOR instruction only functions correctly if the specified linear address range is of the type write-back. CLFLUSH flushes data from the cache.

Intel has not observed this erratum with any commercially available software.

Workaround: Do not execute MONITOR or CLFLUSH instructions on the local xAPIC address space.

Status: For the steppings affected, see the Summary Table of Changes.

BDD6. An Uncorrectable Error Logged in IA32_CR_MC2_STATUS May also Result in a

System Hang

Problem: Uncorrectable errors logged in IA32 CR MC2 STATUS MSR (409H) may also result in a

system hang causing an Internal Timer Error (MCACOD = 0x0400h) to be logged in

another machine check bank (IA32 MCi STATUS).

Implication: Uncorrectable errors logged in IA32_CR_MC2_STATUS can further cause a system hang

and an Internal Timer Error to be logged.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD7. #GP on Segment Selector Descriptor that Straddles Canonical Boundary May Not

Provide Correct Exception Error Code

Problem: During a #GP (General Protection Exception), the processor pushes an error code on to

the exception handler's stack. If the segment selector descriptor straddles the

canonical boundary, the error code pushed onto the stack may be incorrect.

Implication: An incorrect error code may be pushed onto the stack. Intel has not observed this

erratum with any commercially available software.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

Mobile/Desktop 5th Generation Intel [®] Core [™] Processor Family

January 2021

Document Number: 634961-024

Mobile/Desktop 5th Generation Intel [®] Core [™] Processor Family

Specification Update

Page 16

Fined undefined unde BDD8. FREEZE WHILE SMM Does Not Prevent Event From Pending PEBS During SMM

Problem: In general, a PEBS record should be generated on the first count of the event after the

counter has overflowed. However, IA32_DEBUGCTL_MSR.FREEZE_WHILE_SMM (MSR 1D9H, bit [14]) prevents performance counters from counting during SMM

(System Management Mode). Due to this erratum, if

1.A performance counter overflowed before an SMI

2.A PEBS record has not yet been generated because another count of the event has

not occurred

3. The monitored event occurs during SMM then a PEBS record will be saved after the

next RSM instruction.

When FREEZE WHILE SMM is set, a PEBS should not be generated until the event

occurs outside of SMM.

A PEBS record may be saved after an RSM instruction due to the associated Implication:

performance counter detecting the monitored event during SMM; even when

FREEZE_WHILE_SMM is set.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Table of Changes*.

APIC Error "Received Illegal Vector" May be Lost BDD9.

APIC (Advanced Programmable Interrupt Controller) may not update the ESR (Error Problem:

Status Register) flag Received Illegal Vector bit [6] properly when an illegal vector error is received on the same internal clock that the ESR is being written (as part of the write-read ESR access flow). The corresponding error interrupt will also not be

generated for this case.

Implication: Due to this erratum, an incoming illegal vector error may not be logged into ESR

properly and may not generate an error interrupt.

Workaround: None identified.

For the steppings affected, see the Summary Table of Changes. Status:

BDD10. Changing the Memory Type for an In-Use Page Translation May Lead to Memory-

Ordering Violations

Problem: Under complex microarchitectural conditions, if software changes the memory type for

data being actively used and shared by multiple threads without the use of semaphores

or barriers, software may see load operations execute out of order.

Memory ordering may be violated. Intel has not observed this erratum with any Implication:

commercially available software.

Workaround: Software should ensure pages are not being actively used before requesting their

memory type be changed.

Status: For the steppings affected, see the *Summary Table of Changes*. BDD11. Performance Monitor Precise Instruction Retired Event May Present Wrong

Indications

Problem: When the PDIR (Precise Distribution for Instructions Retired) mechanism is activated

(INST_RETIRED.ALL (event COH, umask value 00H) on Counter 1 programmed in PEBS mode), the processor may return wrong PEBS/PMI interrupts and/or incorrect counter values if the counter is reset with a SAV below 100 (Sample-After-Value is the counter reset value software programs in MSR IA32 PMC1[47:0] in order to control interrupt

frequency).

Implication: Due to this erratum, when using low SAV values, the program may get incorrect PEBS

or PMI interrupts and/or an invalid counter state.

Workaround: The sampling driver should avoid using SAV<100.

Status: For the steppings affected, see the Summary Table of Changes.

BDD12. CR0.CD Ignored in VMX Operation

Problem: If CR0.CD=1, the MTRRs and PAT should be ignored and the UC memory type should be

used for all memory accesses. Due to this erratum, a logical processor in VMX

operation will operate as if CR0.CD=0 even if that bit is set to 1.

Implication: Algorithms that rely on cache disabling may not function properly in VMX operation.

Workaround: Algorithms that rely on cache disabling should not be executed in VMX root operation.

Status: For the steppings affected, see the Summary Table of Changes.

BDD13. N/A. Erratum has been Removed

BDD14. Execution of VAESIMC or VAESKEYGENASSIST With An Illegal Value for VEX.vvvv

May Produce a #NM Exception

Problem: The VAESIMC and VAESKEYGENASSIST instructions should produce a #UD (Invalid-

Opcode) exception if the value of the vvvv field in the VEX prefix is not 1111b. Due to this erratum, if CR0.TS is "1", the processor may instead produce a #NM (Device-Not-

Available) exception.

Implication: Due to this erratum, some undefined instruction encodings may produce a #NM instead

of a #UD exception.

Workaround: Software should always set the vvvv field of the VEX prefix to 1111b for instances of

the VAESIMC and VAESKEYGENASSIST instructions.

Status: For the steppings affected, see the Summary Table of Changes.

BDD15. Processor May Fail to Acknowledge a TLP Request

Problem: When a PCIe* root port's receiver is in Receiver L0s power state and the port initiates a

Recovery event, it will issue Training Sets to the link partner. The link partner will respond by initiating an LOs exit sequence. Prior to transmitting its own Training Sets, the link partner may transmit a TLP (Transaction Layer Packet) request. Due to this

erratum, the root port may not acknowledge the TLP request.

Implication: After completing the Recovery event, the PCIe link partner will replay the TLP request.

The link partner may set a Correctable Error status bit, which has no functional effect.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

fined undefined unde **BDD16.** Interrupt From Local APIC Timer May Not Be Detectable While Being Delivered

Problem: If the local-APIC timer's CCR (current-count register) is 0, software should be able to

determine whether a previously generated timer interrupt is being delivered by first reading the delivery-status bit in the LVT timer register and then reading the bit in the IRR (interrupt-request register) corresponding to the vector in the LVT timer register. If both values are read as 0, no timer interrupt should be in the process of being delivered. Due to this erratum, a timer interrupt may be delivered even if the CCR is 0 and the LVT and IRR bits are read as 0. This can occur only if the DCR (Divide Configuration Register) is greater than or equal to 4. The erratum does not occur if software writes zero to the Initial Count Register before reading the LVT and IRR bits.

Software that relies on reads of the LVT and IRR bits to determine whether a timer Implication:

interrupt is being delivered may not operate properly.

Workaround: Software that uses the local-APIC timer must be prepared to handle the timer

interrupts, even those that would not be expected based on reading CCR and the LVT and IRR bits; alternatively, software can avoid the problem by writing zero to the Initial

Count Register before reading the LVT and IRR bits.

Status: For the steppings affected, see the *Summary Table of Changes*.

PCIe* Root-port Initiated Compliance State Transmitter Equalization Settings May be **BDD17.**

Incorrect

Problem: If the processor is directed to enter PCIe* Polling, Compliance at 5.0 GT/s or 8.0 GT/s

> transfer rates, it should use the Link Control 2 Compliance Preset/De-emphasis field (bits [15:12]) to determine the correct de-emphasis level. Due to this erratum, when the processor is directed to enter Polling. Compliance from 2.5 GT/s transfer rate, it

retains 2.5 GT/s de-emphasis values.

The processor may operate in Polling. Compliance mode with an incorrect transmitter Implication:

de-emphasis level.

Workaround: None identified.

For the steppings affected, see the Summary Table of Changes. Status:

PCIe* Controller May Incorrectly Log Errors on Transition to RxL0s **BDD18.**

Due to this erratum, if a link partner transitions to RxL0s state within 20 ns of entering Problem:

> LO state, the PCIe* controller may incorrectly log an error in "Correctable Error Status. Receiver Error Status" field (Bus 0, Device 2, Function 0, 1, 2 and Device 6, Function 0,

offset 1D0H, bit 0).

Correctable receiver errors may be incorrectly logged. Intel has not observed any Implication:

functional impact due to this erratum with any commercially available add-in cards.

Workaround: None identified.

For the steppings affected, see the Summary Table of Changes. Status:

BDD19. Unused PCIe* Lanes May Report Correctable Errors

Due to this erratum, during PCIe* link down configuration, unused lanes may report a Problem:

Correctable Error Detected in Bus 0, Device 1, Function 0-2, and Device 6, Function 0,

Offset 158H, Bit 0.

Correctable Errors may be reported by a PCIe* controller for unused lanes. Implication:

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD20. PCIe* Root Port May Not Initiate Link Speed Change

Problem: The PCIe* Base specification requires the upstream component to maintain the PCIe*

link at the target link speed or the highest speed supported by both components on the link, whichever is lower. PCIe* root port will not initiate the link speed change without being triggered by the software when the root port maximum link speed is configured to be 5.0 GT/s. System BIOS will trigger the link speed change under normal boot scenarios. However, BIOS is not involved in some scenarios such as link disable/reenable or secondary bus reset and therefore the speed change may not occur unless initiated by the downstream component. This erratum does not affect the ability of the downstream component to initiate a link speed change. All known 5.0Gb/s-capable PCIe* downstream components have been observed to initiate the link speed change

without relying on the root port to do so.

Implication: Due to this erratum, the PCIe* root port may not initiate a link speed change during

some hardware scenarios causing the PCIe* link to operate at a lower than expected speed. Intel has not observed this erratum with any commercially available platform.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD21. Pending x87 FPU Exceptions (#MF) May Be Signaled Earlier Than Expected

Problem: x87 instructions that trigger #MF normally service interrupts before the #MF. Due to

this erratum, if an instruction that triggers #MF is executed while Enhanced Intel SpeedStep $^{\circledR}$ Technology transitions, Intel $^{\circledR}$ Turbo Boost Technology transitions, or Thermal Monitor events occur, the pending #MF may be signaled before pending

interrupts are serviced.

Implication: Software may observe #MF being-signaled before pending interrupts are serviced.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD22. DR6.B0-B3 May Not Report All Breakpoints Matched When a MOV/POP SS is

Followed by a Store or an MMX Instruction

Problem: Normally, data breakpoints match that occur on a MOV SS, r/m or POP SS will not

cause a debug exception immediately after MOV/POP SS but will be delayed until the instruction boundary following the next instruction is reached. After the debug exception occurs, DR6.B0-B3 bits will contain information about data breakpoints matched during the MOV/POP SS as well as breakpoints detected by the following instruction. Due to this erratum, DR6.B0-B3 bits may not contain information about data breakpoints matched during the MOV/POP SS when the following instruction is either an MMX instruction that uses a memory addressing mode with an index or a

store instruction.

Implication: When this erratum occurs, DR6 may not contain information about all breakpoints

matched. This erratum will not be observed under the recommended usage of the MOV SS, r/m, or POP SS instructions (i.e., following them only with an instruction that writes

(E/R)SP).

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

Mobile/D
BDD23. VEX.L is Not Ignored with VCVT*2SI Instructions

Problem: The VEX.L bit should be ignored for the VCVTSS2SI, VCVTSD2SI, VCVTTSS2SI, and

VCVTTSD2SI instructions, however due to this erratum the VEX.L bit is not ignored and

will cause a #UD.

Implication: Unexpected #UDs will be seen when the VEX.L bit is set to 1 with VCVTSS2SI,

VCVTSD2SI, VCVTTSS2SI, and VCVTTSD2SI instructions.

Workaround: Software should ensure that the VEX.L bit is set to 0 for all scalar instructions.

Status: For the steppings affected, see the *Summary Table of Changes*.

BDD24. PCIe* Atomic Transactions From Two or More PCIe* Controllers May Cause Starvation

Problem: On a Processor PCIe* Controller configuration in which two or more controllers receive

concurrent atomic transactions, a PCIe* Controller may experience starvation which

eventually can lead to a completion timeout.

Implication: Atomic transactions from two or more PCIe* Controllers may lead to a completion

timeout. Atomic transactions from only one controller will not be affected by this erratum. Intel has not observed this erratum with any commercially available device.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD25. The Corrected Error Count Overflow Bit in IA32 MC0 STATUS is Not Updated When

the UC Bit is Set

Problem: After a UC (uncorrected) error is logged in the IA32_MC0_STATUS MSR (401H),

corrected errors will continue to be counted in the lower 14 bits (bits 51:38) of the Corrected Error Count. Due to this erratum, the sticky count overflow bit (bit 52) of the

Corrected Error Count will not get updated when the UC bit (bit 61) is set to 1.

Implication: The Corrected Error Count Overflow indication will be lost if the overflow occurs after an

uncorrectable error has been logged.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD26. PCIe* Controller May Initiate Speed Change While in DL Init State Causing Certain

PCIe* Devices to Fail to Train

Problem: The PCIe* controller supports hardware autonomous speed change capabilities. Due to

this erratum, the PCIe* Controller may initiate speed change while in the DL Init state

which may prevent link training for certain PCIe devices.

Implication: Certain PCIe* devices may fail to complete DL_Init causing the PCIe* link to fail to

train.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Table of Changes.

BDD27. Spurious VT-d Interrupts May Occur When the PFO Bit is Set

Problem: When the PFO (Primary Fault Overflow) field (bit [0] in the VT-d FSTS [Fault Status]

register) is set to 1, further faults should not generate an interrupt. Due to this

erratum, further interrupts may still occur.

Implication: Unexpected Invalidation Queue Error interrupts may occur. Intel has not observed this

erratum with any commercially available software.

Workaround: Software should be written to handle spurious VT-d fault interrupts.

Status: For the steppings affected, see the Summary Table of Changes.

BDD28. Processor May Livelock During On Demand Clock Modulation

Problem: The processor may livelock when (1) a processor thread has enabled on-demand clock

modulation via bit 4 of the IA32_CLOCK_MODULATION MSR (19AH) and the clock modulation duty cycle is set to 12.5% (02H in bits 3:0 of the same MSR), and (2) the other processor thread does not have on-demand clock modulation enabled and that thread is executing a stream of instructions with the lock prefix that either split a

cacheline or access UC memory.

Implication: Program execution may stall on both threads of the core subject to this erratum.

Workaround: This erratum will not occur if clock modulation is enabled on all threads when using on-

demand clock modulation or if the duty cycle programmed in the

IA32 CLOCK MODULATION MSR is 18.75% or higher.

Status: For the steppings affected, see the Summary Table of Changes.

BDD29. Internal Parity Errors May Incorrectly Report Overflow in the IA32 MC2 STATUS MSR

Problem: Due to this erratum, uncorrectable internal parity error reports with an

IA32_MC2_STATUS.MCACOD (bits [15:0]) value of 0005H and an IA32_MC2_STATUS.MSCOD (bits [31:16]) value of 0004H may incorrectly set the IA32 MC2 STATUS.OVER flag (bit 62) indicating an overflow even when only a single

error has been observed.

Implication: IA32 MC2 STATUS.OVER may not accurately indicate multiple occurrences of

uncorrectable internal parity errors. There is no other impact to normal processor

functionality.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD30. Performance Monitor Events OTHER_ASSISTS.AVX_TO_SSE And

OTHER_ASSISTS.SSE_TO_AVX May Over Count

Problem: The Performance Monitor events OTHER_ASSISTS.AVX_TO_SSE (Event C1H; Umask

08H) and OTHER_ASSISTS.SSE_TO_AVX (Event C1H; Umask 10H) incorrectly

increment and over count when an HLE (Hardware Lock Elision) abort occurs.

Implication: The Performance Monitor Events OTHER_ASSISTS.AVX_TO_SSE And

OTHER ASSISTS.SSE TO AVX may over count.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

ined undefined unde Performance Monitor Event DSB2MITE_SWITCHES.COUNT May Over Count **BDD31.**

Problem: The Performance Monitor Event DSB2MITE SWITCHES.COUNT (Event ABH; Umask

> 01H) should count the number of DSB (Decode Stream Buffer) to MITE (Macro Translation Engine) switches. Due to this DSB2MITE_SWITCHES.COUNT event will count speculative switches and cause the

count to be higher than expected.

Implication: The Performance Monitor Event DSB2MITE SWITCHES.COUNT may report count higher

than expected.

Workaround: None identified.

For the steppings affected, see the Summary Table of Changes. Status:

BDD32. Timed MWAIT May Use Deadline of a Previous Execution

Problem: A timed MWAIT instruction specifies a TSC deadline for execution resumption. If a wake

> event causes execution to resume before the deadline is reached, a subsequent timed MWAIT instruction may incorrectly use the deadline of the previous timed MWAIT when

that previous deadline is earlier than the new one.

Implication: A timed MWAIT may end earlier than expected.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

For the steppings affected, see the Summary Table of Changes. Status: >

BDD33. IA32 VMX VMCS ENUM MSR (48AH) Does Not Properly Report The Highest Index

Value Used For VMCS Encoding

IA32 VMX VMCS ENUM MSR (48AH) bits 9:1 report the highest index value used for Problem:

any VMCS encoding. Due to this erratum, the value 21 is returned in bits 9:1 although

there is a VMCS field whose encoding uses the index value 23.

Software that uses the value reported in IA32_VMX_VMCS_ENUM[9:1] to read and Implication:

write all VMCS fields may omit one field.

Workaround: None identified.

For the steppings affected, see the *Summary Table of Changes*. Status:

BDD34. Incorrect FROM IP Value For an RTM Abort in BTM or BTS May Be Observed

Problem: During RTM (Restricted Transactional Memory) operation when branch tracing is

enabled using BTM (Branch Trace Message) or BTS (Branch Trace Store), the incorrect

EIP value (From_IP pointer) may be observed for an RTM abort.

Implication: Due to this erratum, the From IP pointer may be the same as that of the immediately

preceding taken branch.

Workaround: None identified.

For the steppings affected, see the Summary Table of Changes. Status:

BDD35. Locked Load Performance Monitoring Events May Under Count

The performance monitoring events MEM TRANS RETIRED.LOAD LATENCY (Event Problem:

> CDH; Umask 01H), MEM_LOAD_RETIRED.L2_HIT (Event D1H; Umask 02H), and MEM UOPS RETIRED.LOCKED (Event DOH; Umask 20H) should count the number of locked loads. Due to this erratum, these events may under count for locked

transactions that hit the L2 cache.

The above event count will under count on locked loads hitting the L2 cache. Implication:

Workaround: None identified.

Status: For the steppings affected, see the *Summary Table of Changes*. BDD36. Transactional Abort May Produce an Incorrect Branch Record

Problem: If an Intel® TSX transactional abort event occurs during a string instruction, the From-

IP in the LBR (Last Branch Record) is not correctly reported.

Implication: Due to this erratum, an incorrect From-IP on the LBR stack may be observed.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD37. SMRAM State-Save Area Above the 4GB Boundary May Cause Unpredictable System

Behavior

Problem: If BIOS uses the RSM instruction to load the SMBASE register with a value that would

cause any part of the SMRAM state-save area to have an address above 4-GBytes, subsequent transitions into and out of SMM (system-management mode) might save

and restore processor state from incorrect addresses.

Implication: This erratum may cause unpredictable system behavior. Intel has not observed this

erratum with any commercially available system.

Workaround: Ensure that the SMRAM state-save area is located entirely below the 4GB address

boundary.

Status: For the steppings affected, see the Summary Table of Changes.

BDD38. PMI May Be Signaled More Than Once for Performance Monitor Counter Overflow

Problem: Due to this erratum, PMI (Performance Monitoring Interrupt) may be repeatedly issued

until the counter overflow bit is cleared in the overflowing counter.

Implication: Multiple PMIs may be received when a performance monitor counter overflows.

Workaround: None identified. If the PMI is programmed to generate an NMI, software may delay the

EOI (end-of- Interrupt) register write for the interrupt until after the overflow

indications have been cleared.

Status: For the steppings affected, see the Summary Table of Changes.

BDD39. Execution of FXSAVE or FXRSTOR With the VEX Prefix May Produce a #NM Exception

Problem: Attempt to use FXSAVE or FXRSTOR with a VEX prefix should produce a #UD (Invalid-

Opcode) exception. If either the TS or EM flag bits in CRO are set, a #NM (device-not-

available) exception will be raised instead of #UD exception.

Implication: Due to this erratum a #NM exception may be signaled instead of a #UD exception on

an FXSAVE or an FXRSTOR with a VEX prefix.

Workaround: Software should not use FXSAVE or FXRSTOR with the VEX prefix.

Status: For the steppings affected, see the Summary Table of Changes.

BDD40. Intel® Turbo Boost Technology May be Incorrectly Reported as Supported on 5th

Generation Intel Core™ i3 U-series, and select Mobile Intel Pentium processors and

Mobile Intel Celeron processors

Problem: The 5th Generation Intel Core™ i3 U-series, and select Mobile Intel Pentium and Intel

Celeron processors may incorrectly report support for Intel Turbo Boost Technology via

CPUID.06H.EAX bit 1.

Implication: The CPUID instruction may report Turbo Boost Technology as supported even though

the processor does not permit operation above the Maximum Non-Turbo Frequency.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

Fined undefined unde **BDD41.** The SAMPLE/PRELOAD JTAG Command Does Not Sample The Display Transmit

Signals

Problem: The Display Transmit signals are not correctly sampled by the SAMPLE/PRELOAD JTAG

Command, violating the Boundary Scan specification (IEEE 1149.1).

The SAMPLE/PRELOAD command cannot be used to sample Display Transmit signals. Implication:

Workaround: None identified.

Status: For the steppings affected, see the *Summary Table of Changes*.

BDD42. VM Exit May Set IA32 EFER.NXE When IA32 MISC ENABLE Bit 34 is Set to 1

When "XD Bit Disable" in the IA32_MISC_ENABLE MSR (1A0H) bit 34 is set to 1, it Problem:

should not be possible to enable the "execute disable" feature by setting IA32_EFER.NXE. Due to this erratum, a VM exit that occurs with the 1-setting of the "load IA32_EFER" VM-exit control may set IA32_EFER.NXE even if IA32_MISC_ENABLE bit 34 is set to 1. This erratum can occur only if IA32_MISC_ENABLE bit 34 was set by

guest software in VMX non-root operation.

Implication: Software in VMX root operation may execute with the "execute disable" feature enabled

> despite the fact that the feature should be disabled by the IA32_MISC_ENABLE MSR. Intel has not observed this erratum with any commercially available software.

Workaround: A virtual-machine monitor should not allow guest software to write to the

IA32_MISC_ENABLE MSR.

Status: For the steppings affected, see the Summary Table of Changes.

BDD43. Opcode Bytes F3 OF BC May Execute As TZCNT Even When TZCNT Not Enumerated

by CPUID

Problem: If CPUID.(EAX=07H, ECX=0):EBX.BMI1 (bit 3) is 1 then opcode bytes F3 0F BC should

be interpreted as TZCNT otherwise they will be interpreted as REP BSF. Due to this erratum, opcode bytes F3 0F BC may execute as TZCNT even if CPUID.(EAX=07H,

ECX=0):EBX.BMI1 (bit 3) is 0.

Software that expects REP prefix before a BSF instruction to be ignored may not Implication:

operate correctly since there are cases in which BSF and TZCNT differ with regard to

the flags that are set and how the destination operand is established.

Workaround: Software should use the opcode bytes F3 0F BC only if CPUID.(EAX=07H,

ECX=0):EBX.BMI1 (bit 3) is 1 and only if the functionality of TZCNT (and not BSF) is

desired.

For the steppings affected, see the Summary Table of Changes. Status:

BDD44. Back to Back Updates of the VT-d Root Table Pointer May Lead to an Unexpected

DMA Remapping Fault

A VT-d (Intel[®] Virtualization Technology for Directed I/O) Root Table Pointer update Problem:

> that completes followed by a second Root Table Pointer update that also completes, without performing a global invalidation of either the context-cache or the IOTLB

between the two updates, may lead to an unexpected DMA remapping fault.

Back to back Root Table Pointer updates may cause an unexpected DMA remapping Implication:

fault. Intel has not observed this erratum with any commercially available software.

Workaround: Software must not perform a second Root Table Pointer update before doing a global

invalidation of either the context-cache or the IOTLB.

For the steppings affected, see the Summary Table of Changes. Status:

undefined undefined un **BDD45**. A MOV to CR3 When EPT is Enabled May Lead to an Unexpected Page Fault or an

Incorrect Page Translation

If EPT (extended page tables) is enabled, a MOV to CR3 or VMFUNC may be followed by Problem:

an unexpected page fault or the use of an incorrect page translation.

Implication: Guest software may crash or experience unpredictable behavior as a result of this

erratum.

Workaround: It is possible for the BIOS to contain a workaround for this erratum. For the steppings affected, see the Summary Table of Changes. Status:

BDD46. Peer IO Device Writes to the GMADR May Lead to a System Hang

Problem: The system may hang when a peer IO device uses the peer aperture to directly write

into the GMADR (Graphics Memory Address range).

Implication: Due to this erratum, the system may hang.

Workaround: It is possible for the BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Table of Changes.

BDD47. N/A. Erratum has been Removed

Intel® PT Packet Generation May Stop Sooner Than Expected BDD48.

Problem: Setting the STOP bit(bit 4) in a Table of Physical Addresses entry directs the processor

to stop Intel PT (Processor Trace) packet generation when the associated output region is filled. The processor indicates this has occurred by setting the Stopped bit (bit 5) of IA32_RTIT_STATUS MSR (571H). Due to this erratum, packet generation may stop

earlier than expected.

When this erratum occurs, the OutputOffset field (bits [62:32]) of the Implication:

IA32 RTIT OUTPUT MASK PTRS MSR (561H) holds a value that is less than the size of the output region which triggered the STOP condition; Intel PT analysis software should

not attempt to decode packet data bytes beyond the OutputOffset.

Workaround: None identified.

Status: d undefined unde

> January 2021 Document Number: 634961-024

fined undefined unde **BDD49.** PEBS Eventing IP Field May Be Incorrect After Not-Taken Branch

Problem: When a PEBS (Precise-Event-Based-Sampling) record is logged immediately after a

not-taken conditional branch (Jcc instruction), the Eventing IP field should contain the address of the first byte of the Jcc instruction. Due to this erratum, it may instead

contain the address of the instruction preceding the Jcc instruction.

Performance monitoring software using PEBS may incorrectly attribute PEBS events Implication:

that occur on a Jcc to the preceding instruction.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD50. Reading the Memory Destination of an Instruction that Begins an HLE Transaction

May Return the Original Value

Problem: An HLE (Hardware Lock Elision) transactional region begins with an instruction with the

> XACQUIRE prefix. Due to this erratum, reads from within the transactional region of the memory destination of that instruction may return the value that was in memory before

the transactional region began.

Implication: Due to this erratum, unpredictable system behavior may occur. Workaround: It is possible for the BIOS to contain a workaround for this erratum.

For the steppings affected, see the Summary Table of Changes. Status: >

N/A. Erratum has been Removed **BDD51.**

BDD52. Spurious Corrected Errors May Be Reported

Due this erratum, spurious corrected errors may be logged in the MCO STATUS register Problem:

with the valid (bit 63) set, the uncorrected error (bit 61) not set, a Model Specific Error Code (bits [31:16]) of 0x000F, and an MCA Error Code (bits [15:0]) of 0x0005. If CMCI

is enabled, these spurious corrected errors also signal interrupts.

When this erratum occurs, software may see corrected errors that are benign. These Implication:

corrected errors may be safely ignored.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

For the steppings affected, see the Summary Table of Changes. Status:

BDD53. Performance Monitoring Event INSTR RETIRED.ALL May Generate Redundant PEBS

Records For an Overflow

Due to this erratum, the performance monitoring feature PDIR (Precise Distribution of Problem:

Instructions Retired) for INSTR_RETIRED.ALL (Event C0H; Umask 01H) will generate redundant PEBS (Precise Event Based Sample) records for a counter overflow. This can occur if the lower 6 bits of the performance monitoring counter are not initialized or

reset to 0, in the PEBS counter reset field of the DS Buffer Management Area.

Implication: The performance monitor feature PDIR, may generate redundant PEBS records for an

overflow.

Workaround: Initialize or reset the counters such that lower 6 bits are 0. Status:

For the steppings affected, see the Summary Table of Changes.

undefined undefined **BDD54**. Concurrent Core and Graphics Operation at Turbo Ratios May Lead to System Hang

Problem: Workloads that attempt concurrent operation of cores and graphics in their respective

turbo ranges, under certain conditions may result in a system hang.

Concurrent core and graphics operation may hang the system. Implication:

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Table of Changes.

BDD55. The System May Hang on First Package C6 or Deeper C-State

Problem: Under certain conditions following a cold boot, exiting the first package C6 or deeper C-

state may hang the system.

Implication: Due to this erratum, the system may hang exiting a package C6 or deeper C-State.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Table of Changes.

BDD56. Using the FIVR Spread Spectrum Control Mailbox May Not Produce the Requested

Range

Values programmed into the FIVR SSC (Fully Integrated Voltage Regulator Spread Problem:

Spectrum Control) Mailbox may not result in the expected spread spectrum range.

The actual FIVR spread spectrum range may not be the same as the programmed Implication:

values affecting the usefulness of FIVR SSC Mailbox as a means to reduce EMI

(Electromagnetic Interference).

Workaround: It is possible for BIOS to contain a workaround for this erratum. For the steppings affected, see the Summary Table of Changes. Status:

BDD57. Intel Processor Trace (Intel PT) MODE.Exec, PIP, and CBR Packets Are Not

Generated as Expected

The Intel® PT MODE.Exec (MODE packet - Execution mode leaf), PIP (Paging Problem:

Information Packet), and CBR (Core: Bus Ratio) packets are generated at the following PSB+ (Packet Stream Boundary) event rather than at the time of the originating event

as expected.

Implication: The decoder may not be able to properly disassemble portions of the binary or interpret

portions of the trace because many packets may be generated between the

MODE.Exec, PIP, and CBR events and the following PSB+ event.

Workaround: The processor inserts these packets as status packets in the PSB+ block. The decoder

may have to skip forward to the next PSB+ block in the trace to obtain the proper

updated information to continue decoding.

For the steppings affected, see the Summary Table of Changes. Status:

Ed undefined und January 2021 Document Number: 634961-024

BDD58. Performance Monitor Instructions Retired Event May Not Count Consistently

Problem: The Performance Monitor Instructions Retired event (Event COH, Umask 00H) and the

instruction retired fixed counter IA32_FIXED_CTR0 MSR (309H) are used to count the number of instructions retired. Due to this erratum, certain internal conditions may cause the counter(s) to increment when no instruction has retired or to intermittently

not increment when instructions have retired.

Implication: A performance counter counting instructions retired may over count or under count.

The count may not be consistent between multiple executions of the same code.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Table of Changes*.

BDD59. General-Purpose Performance Counters May Be Inaccurate with any Thread

Problem: The IA32_PMCx MSR (C1H - C8H) general-purpose performance counters may report

inaccurate counts when the associated event selection IA32_PERFEVTSELx MSR's (186H - 18DH) AnyThread field (bit 21) is set and either the OS field (bit 17) or USR

field (bit 16) is set (but not both set).

Implication: Due to this erratum, IA32_PMCx counters may be inaccurate.

Workaround: None identified

Status: For the steppings affected, see the *Summary Table of Changes*.

BDD60. An Incorrect LBR or Intel® Processor Trace Packet May Be Recorded Following a

Transactional Abort

Problem: Use of Intel® Transactional Synchronization Extensions (Intel® TSX) may result in a

transactional abort. If an abort occurs immediately following a branch instruction, an incorrect branch target may be logged in an LBR (Last Branch Record) or in an Intel[®] Processor Trace (Intel[®] PT) packet before the LBR or Intel PT packet produced by the

abort.

Implication: The LBR or Intel PT packet immediately preceding a transactional abort may indicate an

unexpected branch target.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD61. Executing an RSM Instruction with Intel® Processor Trace Enabled Will Signal a #GP

Problem: Upon delivery of a System Management Interrupt (SMI), the processor saves and then

clears TraceEn in the IA32_RTIT_CTL MSR (570H), thus disabling Intel[®] Processor Trace (Intel[®] PT). If the SMI handler enables Intel PT and it remains enabled when an RSM instruction is executed, a shutdown event should occur. Due to this erratum, the processor does not shut down but instead generates a #GP (general-protection

exception).

Implication: When this erratum occurs, a #GP will be signaled.

Workaround: If software enables Intel® PT in system-management mode, it should disable Intel® PT

before executing RSM.

Status: For the steppings affected, see the Summary Table of Changes.

BDD62. Intel® Processor Trace PIP May Be Unexpectedly Generated

Problem: When Intel® Processor Trace (Intel® PT) is enabled, PSB+ (Packet Stream Boundary)

packets may include a PIP (Paging Information Packet) even though the OS field (bit 2)

of IA32_RTIT_CTL MSR (570H) is 0.

Implication: When this erratum occurs, user-mode tracing (indicated by IA32_RTIT_CTL.OS = 0)

may include CR3 address information. This may be an undesirable leakage of kernel

information.

Workaround: It is possible for BIOS to contain a workaround for this erratum Status: For the steppings affected, see the *Summary Table of Changes*.

BDD63. A #VE May Not Invalidate Cached Translation Information

Problem: An EPT (Extended Page Table) violation that causes a #VE (virtualization exception)

may not invalidate the guest-physical mappings that were used to translate the guest-

physical address that caused the EPT violation.

Implication: Due to this erratum, the system may hang.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Table of Changes.

BDD64. Some Performance Monitor Events May Overcount During TLB Misses

Problem: The following Performance Monitor Events may significantly overcount when multiple

TLB misses happen nearly concurrently:

1.EMON_EPT_INTERNAL (sub events 0 through 4)

2.EMON_ITLB_MISSES (sub events 0 through 4)

3.EMON_DTLB_LOAD_MISSES (sub events 0 through 4)

4.EMON_DTLB_PREFETCH_LOAD_MISSES (sub events 0 through 4)

5.EMON_DTLB_STORE_MISSES (sub events 0 through 4)

6.EMON_PDE_CACHE_MISS (sub events 0 through 3)

7.EMON_PAGE_WALKS (sub events 0 through 5)

8.EMON_PAGE_WALKER_LOADS (sub events 0 through 7)

Implication: When this erratum occurs, counts accumulated for the listed events may significantly

exceed the correct counts.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the *Summary Table of Changes*.

BDD65. Intel® Processor Trace PSB+ Packets May Contain Unexpected Packets

Problem: Some Intel Processor Trace packets should be issued only between TIP.PGE (Target IP

Packet.Packet Generation Enable) and TIP.PGD (Target IP Packet.Packet Generation Disable) packets. Due to this erratum, when a TIP.PGE packet is generated it may be preceded by a PSB+ (Packet Stream Boundary) that incorrectly includes FUP (Flow

Update Packet) and MODE.Exec packets.

Implication: Due to this erratum, FUP and MODE. Exec may be generated unexpectedly.

Workaround: Decoders should ignore FUP and MODE. Exec packets that are not between TIP. PGE and

TIP.PGD packets.

Status: For the steppings affected, see the *Summary Table of Changes*.

Tined undefined unde **BDD66.** Writing Non-Zero Value to IA32 RTIT CR3 MATCH [63:48] Will Cause #GP

Problem: Bits [63:48] of the IA32 RTIT CR3 MATCH MSR (0572H) are incorrectly treated as

reserved and therefore writing non-zero values to them will cause a #GP

Due to this erratum, a #GP fault will occur if a non-zero value is written to Implication:

IA32_RTIT_CR3_MATCH[63:48].

Workaround: Software should avoid writing non-zero values to hits [63:48]

IA32_RTIT_CR3_MATCH MSR.

For the steppings affected, see the Summary Table of Changes. Status:

BDD67. Core C6 May Cause Interrupts to be Serviced Out of Order

Problem: If the APIC ISR (In-Service Register) indicates in-progress interrupt(s) at Core C6

> entry, a lower priority interrupt pending in the IRR (Interrupt Reguest Register) may be executed after Core C6 exit, delaying completion of the higher priority interrupt's

service routine.

Implication: An interrupt may be processed out of its intended priority order immediately after Core

C6 exit.

Workaround: It is possible for BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the *Summary Table of Changes*.

BDD68. LPDDR3 Memory Training May Cause Platform Boot Failure

Problem: Due to this erratum, LPDDR3 memory sub-systems may not successfully complete

training.

Implication: When this erratum occurs, the platform may fail to boot successfully

Workaround: A BIOS code change has been identified and may be implemented as a workaround for

this erratum.

For the steppings affected, see the Summary Table of Changes. Status:

BDD69. Aggressive Ramp Down of Voltage May Result in Unpredictable Behavior

Aggressive ramp down of Vcc voltage may result in insufficient voltage to meet power Problem:

demand.

Implication: Due to this erratum, unpredictable system behavior or hangs may be observed.

Workaround: It is possible for the BIOS to contain a workaround for this erratum. For the steppings affected, see the Summary Table of Changes. Status:

BDD70. Performance Monitor Event for Outstanding Offcore Requests And Snoop Requests

May Be Incorrect

Problem: The performance monitor event OFFCORE_REQUESTS_OUTSTANDING (Event 60H, any

Umask Value) should count the number of offcore outstanding transactions each cycle.

Due to this erratum, the counts may be higher or lower than expected.

The performance monitor event OFFCORE_REQUESTS_OUTSTANDING may reflect an Implication:

incorrect count.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes. **BDD71.** DR6 Register May Contain an Incorrect Value When a MOV to SS or POP SS

Instruction is Followed by an XBEGIN Instruction

Problem: If XBEGIN is executed immediately after an execution of MOV to SS or POP SS, a

> transactional abort occurs and the logical processor restarts execution from the fallback instruction address. If execution of the instruction at that address causes a debug

exception, bits [3:0] of the DR6 register may contain an incorrect value.

When the instruction at the fallback instruction address causes a debug exception, DR6 Implication:

may report a breakpoint that was not triggered by that instruction, or it may fail to

report a breakpoint that was triggered by the instruction.

Workaround: Avoid following a MOV SS or POP SS instruction immediately with an XBEGIN

instruction.

Status: For the steppings affected, see the Summary Table of Changes

BDD72. N/A. Erratum has been Removed.

The Corrected Error Count Overflow Bit in IA32 MC0 STATUS is Not Updated After a **BDD73.**

UC Error is Logged

When a UC (uncorrected) error is logged in the IA32_MC0_STATUS MSR (401H), Problem:

> corrected errors will continue to update the lower 14 bits (bits 51:38) of the Corrected Error Count. Due to this erratum, the sticky count overflow bit (bit 52) of the Corrected

Error Count will not get updated after a UC error is logged.

The Corrected Error Count Overflow indication will be lost if the overflow occurs after an Implication:

uncorrectable error has been logged.

Workaround: None identified.

For the steppings affected, see the Summary Table of Changes. Status:

BDD74. Operand-Size Override Prefix Causes 64-bit Operand Form of MOVBE Instruction to

Cause a #UD

Execution of a 64-bit operand MOVBE instruction with an operand-size override Problem:

instruction prefix (66H) may incorrectly cause an invalid-opcode exception (#UD).

A MOVBE instruction with both REX.W=1 and a 66H prefix will unexpectedly cause an Implication:

invalid-opcode exception (#UD). Intel has not observed this erratum with any

commercially available software.

Workaround: Do not use a 66H instruction prefix with a 64-bit operand MOVBE instruction.

Status: For the steppings affected, see the Summary Table of Changes.

BDD75.

The processor may not run reliably when operating at turbo frequencies above 3.2 GHz.

Due to this erratum, the processor may hang. Problem:

Implication: Due to this erratum, the processor may hang.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Table of Changes.

Tined undefined unde **BDD76.** DDR-1600 With a Reference Clock of 100 MHz May Cause S3 Entry Failure

Problem: Due to this erratum, Platform State S3 entry with a DDR-1600 memory subsystem may

cause the DDR reference clock, when configured at 100 MHz, to briefly switch to 133

MHz resulting in unpredictable system behavior.

When this erratum occurs, the system may experience unpredictable system behavior. Implication:

Workaround: A BIOS code change has been identified and may be implemented as a workaround for

this erratum.

For the steppings affected, see the Summary Table of Changes. Status:

BDD77. POPCNT Instruction May Take Longer to Execute than Expected

Problem: POPCNT instruction execution with a 32 or 64-bit operand may be delayed until

previous non-dependent instructions have executed.

Implication: Software using the POPCNT instruction may experience lower performance than

expected.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD78. System May Hang or Video May Be Distorted After Graphics RC6 Exit

In a specific scenario, when the processor graphics exit RC6 and a processor core exits Problem:

C6 at the same time, the system may become unresponsive or the video may become

distorted.

The system may hang or video may be distorted. Implication:

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Table of Changes.

BDD79. Certain eDP* Displays May Not Function as Expected

When the processor attempts to receive data on the eDP* AUX bus, the impedance Problem:

> seen by the display's AUX bus drivers will be significantly below the VESA* eDP* (embedded DisplayPort*) specification's requirement for the Vaux(Rx) (eDP* Auxiliary

Channel) input impedance.

Implication: Certain eDP* displays may not operate as expected.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD80. Instruction Fetch Power Saving Feature May Cause Unexpected Instruction Execution

Under a complex set of micro-architectural conditions, an instruction fetch dynamic Problem:

power savings feature may cause the processor to execute unexpected instructions.

When this erratum occurs, instances of unexpected #GP (General Protection fault) or Implication:

#PF (Page fault) have been observed. Unexpected faults may lead to an application or

operating system crash.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Table of Changes.

undefined undefined **BDD81.** IA Core Ratio Change Coincident With Outstanding Read to the DE May Cause a

System Hang

Problem: An outstanding read from an IA core to the DE (Display Engine) that is coincident with

an IA core ratio change may result in a system hang.

Implication: Due to this erratum, the system may hang.

Workaround: It is possible for the BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Table of Changes.

BDD82. PL3 Power Limit Control Mechanism May Not Release Frequency Restrictions

Problem: The PL3 mechanism imposes peak frequency constraints on all domains (Core,

Graphics, and Ring) when a current spike that might cause accelerated battery aging is detected. Due to this erratum, these constraints may not be released when the current

spike has ended.

The processor clock frequencies may be unnecessarily limited. Implication: Workaround: It is possible for the BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Table of Changes.

BDD83. I/O Subsystem Clock Gating May Cause a System Hang

Problem: Certain complex internal conditions and timing relationships during clock gating of the

I/O subsystem may cause a system hang and may lead to a timeout machine check

with an IA32 MCi STATUS.MCACOD of 0400H.

Implication: Due to this erratum, the processor may hang and may report a machine check.

Workaround: It is possible for the BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the Summary Table of Changes.

BDD84. PAGE WALKER LOADS Performance Monitoring Event May Count Incorrectly

Problem: Due to this erratum, the PAGE WALKER LOADS (Event BCH) performance monitoring

event may overcount or may undercount

These performance monitoring events may not produce reliable results Implication:

Workaround: None identified.

Status:

January 2021 Document Number: 634961-024

Wined undefined under **BDD85.** Certain Local Memory Read/Load Retired PerfMon Events May Undercount

Problem: Due to this erratum, the Local Memory Read/Load Retired PerfMon events listed below

may undercount.

•MEM LOAD UOPS RETIRED.L3 HIT (Event D1H Umask 04H)

•MEM_LOAD_UOPS_RETIRED.L3_MISS (Event D1H Umask 20H)

•MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS (Event D2H Umask 01H)

MEM LOAD UOPS L3 HIT RETIRED.XSNP HIT (Event D2H Umask 02H)

•MEM LOAD UOPS L3 HIT RETIRED.XSNP HITM (Event D2H Umask 04H)

•MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE (Event D2H Umask 08H)

•MEM LOAD UOPS L3 MISS RETIRED.LOCAL DRAM (Event D3H Umask 01H)

•MEM TRANS RETIRED.LOAD LATENCY (Event CDH Umask 01H)

Implication: The affected events may undercount, resulting in inaccurate memory profiles. Intel has

observed under counts by as much as 20%.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD86. The System May Hang When Executing a Complex Sequence of Locked Instructions

Under certain internal timing conditions while executing a complex sequence of locked Problem:

instructions, the system may hang

Implication: The system may hang while executing a complex sequence of locked instructions and

cause an Internal Timeout Error Machine Check (IA32 MCi STATUS.MCACOD=0400H).

Workaround: It is possible for the BIOS to contain a workaround for this problem.

Status: For the steppings affected, see the Summary Table of Changes.

BDD87. Certain Settings of VM-Execution Controls May Result in Incorrect Linear-Address

Translations

If VM exit occurs from a guest with primary processor-based VM-execution control Problem:

"activate secondary controls" set to 0 and the secondary processor-based VMexecution control "enable VPID" set to 1, then after a later VM entry with VPID fully enabled ("activate secondary controls" and "enable VPID" set to 1), the processor may

use stale linear address translations.

Implication: The processor may incorrectly translate linear addresses. Intel has not observed this

erratum with any commercially available software.

Workaround: Software should not enter a guest with "enable VPID" set to 1 when "activate

secondary controls" is set to 0.

Status: For the steppings affected, see the Summary Table of Changes. **BDD88**. An IRET Instruction that Results in a Task Switch Does Not Serialize the Processor

Problem: An IRET instruction that results in a task switch by returning from a nested task does

not serialize the processor (contrary to the Software Developer's Manual Vol. 3 section

titled "Serializing Instructions").

Implication: Software which depends on the serialization property of IRET during task switching

may not behave as expected. Intel has not observed this erratum to impact the

operation of any commercially available software.

Workaround: None identified. Software can execute an MFENCE instruction immediately prior to the

IRET instruction if serialization is needed.

Status: For the steppings affected, see the Summary Table of Changes.

BDD89. Re-enabling eDRAM May Log a Machine Check Then Hang

After disabling eDRAM, re-enabling eDRAM may result in logging an Internal Problem:

> Unclassified machine check error with an IA32_MCi_STATUS.MCACOD [15:0] value of 402H and an IA32_MCi_STATUS.MSCOD[31:16] value of 1800H. After logging the

machine check, the system may hang.

Implication: Due to this erratum, the system may log a machine check then hang. Workaround: It is possible for the BIOS to contain a workaround for this erratum.

For the steppings affected, see the *Summary Table of Changes*. Status: \

Setting TraceEn While Clearing BranchEn in IA32_RTIT_CTL Causes a #GP **BDD90.**

Problem: A WRMSR to IA32 RTIT CTL (MSR 0570H) that sets TraceEn (bit 0) and clears

BranchEn (bit 13) will cause a #GP (General Protection exception)

Intel® Processor Trace cannot be enabled without enabling control flow trace packets. Implication:

Workaround: None identified.

For the steppings affected, see the Summary Table of Changes. Status:

BDD91. Processor Graphics IOMMU Unit May Not Mask DMA Remapping Faults

Intel® Virtualization Technology for Directed I/O specification specifies setting the FPD Problem:

> (Fault Processing Disable) field in the context (or extended-context) entry of IOMMU to mask recording of qualified DMA remapping faults for DMA requests processed through that context entry. Due to this erratum, the IOMMU unit for Processor Graphics device may record DMA remapping faults from Processor Graphics device (Bus: 0; Device: 2;

Function: 0) even when the FPD field is set to 1.

Implication: Software may continue to observe DMA remapping faults recorded in the IOMMU Fault

Recording Register even after setting the FPD field.

(Interrupt Mask) field in the IOMMU Fault Event Control register (Offset 038H in GFXVTBAR). Workaround: None identified. Software may mask the fault reporting event by setting the IM

For the steppings affected, see the Summary Table of Changes. Status:

Mobile/Des

BDD92. Graphics VTd Hardware May Cache Invalid Entries

Problem: The processor's graphics IOMMU (I/O Memory Management Unit) may cache invalid

VTd context entries. This violates the VTd specification for HW Caching Mode where

hardware implementations of this architecture must not cache invalid entries.

Implication: Due to this erratum, unpredictable system behavior and/or a system hang may occur.

Workaround: Software should flush the Gfx VTd context cache after any update of cocontext table

entries.

Status: For the steppings affected, see the Summary Table of Changes.

BDD93. Intel[®] Core[™] i5-5350H Processor Incorrectly Reports 8 Logical Processors

Problem: When a CPUID instruction is executed with EAX=0BH and ECX=02H, the level type will

be reported in ECX[15:8] as 2 for the core level and the number of logical processors for this level will be reported in EBX[15:0]. Due to this erratum, the number of logical processors may be incorrectly reported as 8 for the core level; the value should be 4.

Other values returned by CPUID with EAX=0BH are not affected.

Implication: Due to this erratum, an incorrect number of logical processors for the core level may be

reported.

Workaround: It is possible for the BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the *Summary Table of Changes*.

BDD94. Package C3 Events Enabling EDRAM and Package C-States May Cause Display

Artifacts

Problem: While EDRAM (Embedded DRAM) is enabled, display artifacts may be observed during

Package C3 entry and exit.

Implication: Due to this erratum, display artifacts may be observed, particularly with multiple

displays and/or at higher resolutions.

Workaround: It is possible for the BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the *Summary Table of Changes*.

BDD95. Operation at P1 Frequency May Lead to Time-out Machine Check

Problem: Operating the processor at or above P1 (maximum non-turbo) core frequency may

result in an Internal Timer Error Machine Check (IA32_MCi_STATUS.MCACOD ==

0400H).

Implication: Due to this erratum, system operation at or above P1 core frequency may be

unreliable.

Workaround: It is possible for the BIOS to contain a workaround for this erratum. Status: For the steppings affected, see the *Summary Table of Changes*.

BDD96. Reads or Writes to LBRs with Intel® PT Enabled Will Result in a #GP

Problem: On processors, where the use of Intel PT (Intel® Processor Trace) and LBRs (Last

Branch Records) are mutually exclusive, reads of the LBR MSRs should return 0s and writes to them should be ignored. Due to this erratum, reads and writes to the LBR MSRs while IA32 RTIT CTL MSR (570H) TraceEn bit 0 is 1 will result in a #GP.

Implication: When this erratum occurs, a #GP will occur. LBRs are not available when Intel PT is

enabled.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD97. MTF VM Exit on XBEGIN Instruction May Save State Incorrectly

Problem: Execution of an XBEGIN instruction while the "monitor trap flag" VM-execution control

is 1 will be immediately followed by an MTF VM exit. If advanced debugging of RTM transactional regions has been enabled, the VM exit will erroneously save the address of the XBEGIN instruction as the instruction pointer (instead of the fallback instruction address specified by the XBEGIN instruction). In addition, it will erroneously set bit 16 of the pending-debug-exceptions field in the VMCS indicating that a debug exception or

a breakpoint exception occurred.

Implication: Software using the monitor trap flag to debug or trace transactional regions may not

operate properly. Intel has not observed this erratum with any commercially available

software.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD98. Frequency Difference Between IA Core(s) and Ring Domains May Cause

Unpredictable System Behavior

Problem: Operating one or more of the IA (Intel® Architecture) cores at a frequency significantly

higher than the ring operating frequency may cause unpredictable system behavior. Intel has observed this erratum to occur when the software explicitly requests the ring and IA core(s) to operate at different frequencies or when IA core(s) are transitioning in and out of C-states with the IA core(s) operating at frequencies much higher than the ring frequency. Exposure to this erratum may be increased when the IA cores run

at or close to PO P-state frequency.

Implication: Due to this erratum, system may hang or experience unpredictable system behavior.

Workaround: It is possible for the BIOS to contain a workaround for this erratum Status: For the steppings affected, see the *Summary Table of Changes*.

BDD99. Software Using Intel® TSX May Behave Unpredictably

Problem: Under a complex set of internal timing conditions and system events, software using

the Intel TSX (Transactional Synchronization Extensions) instructions may behave

unpredictably.

Implication: This erratum may result in unpredictable behavior of the software using TSX.

Workaround: It is possible for the BIOS to contain a workaround for this erratum

Status: For the steppings affected, see the Summary Table of Changes

fined undefined unde BDD100. Back-to-Back Page Walks Due to Instruction Fetches May Cause a System Hang

Problem: Multiple code fetches in quick succession that generate page walks may result in a

system hang causing an Internal Timer Error (an MCACOD value of 0400H) logged into

IA32 MCi STATUS bits [15:0].

Implication: Due to this erratum, the processor may hang and report a machine check.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the *Summary Table of Changes*.

BDD101. Performance Monitoring Counters May Produce Incorrect Results for

BR INST RETIRED Event on Logical Processor

Problem: Performance monitoring event BR INST RETIRED (C4H) counts retired branch

> instructions. Due to this erratum, when operating on logical processor 1 of any core, BR INST RETIRED.FAR BRANCH (Event C4H; Umask 40H) and BR INST RETIRED. ALL_BRANCHES (Event C4H; Umask 04H) may count incorrectly. Logical processor 0 of

all cores and cores with SMT disabled are not affected by this erratum.

Due to this erratum, certain performance monitoring event may produce unreliable Implication:

results when SMT is enabled.

Workaround: None identified.

For the steppings affected, see the Summary Table of Changes. Status: >

PEBS Record May Be Generated After Being Disabled BDD102.

Problem: A performance monitoring counter may generate a PEBS (Precise Event Based

> Sampling) record after disabling PEBS or the performance monitoring counter by clearing the corresponding enable bit in IA32 PEBS ENABLE MSR (3F1H) or

IA32 PERF GLOBAL CTRL MSR (38FH).

Implication: A PEBS record generated after a VMX transition will store into memory according to the

post-transition DS (Debug Store) configuration. These stores may be unexpected if

PEBS is not enabled following the transition.

Workaround: It is possible for the BIOS to contain a workaround for this erratum. A software

workaround is possible through disallowing PEBS during VMX non-root operation and

disabling PEBS prior to VM entry

Status: For the steppings affected, see the Summary Table of Changes.

BDD103. **PCIe* Ports Do Not Support DLL Link Active Reporting**

The PCIe Base Specification requires every "Downstream Port that supports Link Problem:

speeds greater than 5.0 GT/s" to support DLL (Data Link Layer) Link Active Reporting.

However, the PCIe ports do not support DLL Link Active Reporting.

Implication: Due to this erratum, the PCIe ports do not support DLL Link Active Reporting. This may

be reported by a PCIe compliance test.

Workaround: None identified.

For the steppings affected, see the Summary Table of Changes. Status:

BDD104. PCIe* Link Speed Negotiation May Fail After Link is Re-enabled

Problem: If a PCIe link is established then disabled and the link partner's advertised speeds are

changed while the link is disabled, the link may fail to correctly negotiate link speed

when it is re-enabled.

Implication: Due to this erratum, the PCIe ports do not support DLL Link Active Reporting. This may

be reported by a PCIe compliance test.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD105. Data Breakpoint Coincident With a Machine Check Exception May be Lost

Problem: If a data breakpoint occurs coincident with a machine check exception, then the data

breakpoint may be lost.

Implication: Due to this erratum, a valid data breakpoint may be lost.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD106. Internal Parity Errors May Incorrectly Report Overflow in the IA32 MC0 STATUS MSR

Problem: Due to this erratum, an uncorrectable internal parity error with an

IA32_MC0_STATUS.MCACOD (bits [15:0]) value of 0005H may incorrectly set the IA32 MC0 STATUS.OVER flag (bit 62) indicating an overflow when a single error has

been observed

Implication: IA32_MC0_STATUS.OVER may not accurately indicate multiple occurrences of errors.

There is no other impact to normal processor functionality.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD107. Processor May Hang When Exiting Package C6

Problem: Under certain complex conditions, the processor may hang during a Package C6 exit.

Implication: Due to this erratum, a system hang may occur. A reset is required to end the hang

condition. The processor does not log a machine check.

Workaround: It is possible for the BIOS to contain a workaround for this erratum

Status: For the steppings affected, see the Summary Table of Changes.

BDD108. Attempting Concurrent Enabling of Intel® PT With LBR, BTS, or BTM Results in a #GP

Problem: If LBR (Last Branch Records), BTS (Branch Trace Store), or BTM (Branch Trace

Messages) are enabled in the IA32_DEBUGCTL MSR (1D9H), an attempt to enable Intel PT (Intel® Processor Trace) in IA32_RTIT_CTL MSR (570H) results in a #GP (general protection exception). (Note that the BTM enable bit in IA32_DEBUGCTL MSR is named "TR".) Correspondingly, if Intel PT was previously enabled when an attempt is made to

enable LBR, BTS, or BTM, a #GP will occur.

Implication: An unexpected #GP may occur when concurrently enabling any one of LBR, BTS, or

BTM with Intel PT.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

Mobile/Desktop 5th Ger

BDD109. An APIC Timer Interrupt During Core C6 Entry May be Lost

Problem: Due to this erratum, an APIC timer interrupt coincident with the core entering C6 state

may be lost rather than held for servicing later.

Implication: A lost APIC timer interrupt may lead to missed deadlines or a system hang.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Table of Changes.

BDD110. An Intel® Hyper-Threading Technology Enabled Processor May Exhibit Internal Parity

Errors or Unpredictable System Behavior

Problem: Under a complex series of microarchitectural events while running Hyper-Threading

Technology, a correctable internal parity error or unpredictable system behavior may

occur.

Implication: A correctable error (IA32_MC0_STATUS.MCACOD=0005H and

IA32 MC0 STATUS.MSCOD=0001H) may be logged. The unpredictable system

behavior frequently leads to faults (e.g. #UD, #PF, #GP).

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Table of Changes.

BDD111. PEBS EventingIP Field May Be Incorrect Under Certain Conditions

Problem: The EventingIP field in the PEBS (Processor Event-Based Sampling) record reports the

address of the instruction that triggered the PEBS event. Under certain complex

microarchitectural conditions, the EventingIP field may be incorrect.

Implication: When this erratum occurs, performance monitoring software may not attribute the

PEBS events to the correct instruction.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD112. RF May be Incorrectly Set in The EFLAGS That is Saved on a Fault in PEBS or BTS

Problem: After a fault due to a failed PEBS (Processor Event Based Sampling) or BTS (Branch

Trace Store) address translation, the RF (resume flag) may be incorrectly set in the

EFLAGS image that is saved.

Implication: When this erratum occurs, a code breakpoint on the instruction following the return

from handling the fault will not be detected. This erratum only happens when the user

does not prevent faults on PEBS or BTS.

Workaround: Software should always prevent faults on PEBS or BTS.

Status: For the steppings affected, see the Summary Table of Changes.

BDD113. Some Memory Performance Monitoring Events May Produce Incorrect Results When

Filtering on Either OS or USR Modes

Problem: The memory at-retirement performance monitoring events (listed below) may produce

incorrect results when a performance counter is configured in OS-only or USR-only modes (bits 17 or 16 in IA32_PERFEVTSELx MSR). Counters with both OS and USR bits

set are not affected by this erratum.

The list of affected memory at-retirement events for BDW is as follows:

MEM_UOPS_RETIRED.STLB_MISS_LOADS event D0H, umask 11H MEM_UOPS_RETIRED.STLB_MISS_STORES event D0H, umask 12H

MEM_UOPS_RETIRED.LOCK_LOADS event D0H, umask 21H
MEM_UOPS_RETIRED.SPLIT_LOADS event D0H, umask 41H
MEM_UOPS_RETIRED.SPLIT_STORES event D0H, umask 42H
MEM_LOAD_UOPS_RETIRED.L2_HIT event D1H, umask 02H
MEM_LOAD_UOPS_RETIRED.L3_HIT event D1H, umask 04H
MEM_LOAD_UOPS_RETIRED.L1_MISS event D1H, umask 08H
MEM_LOAD_UOPS_RETIRED.L2_MISS event D1H, umask 10H
MEM_LOAD_UOPS_RETIRED.L3_MISS event D1H, umask 20H
MEM_LOAD_UOPS_RETIRED.HIT_LFB event D1H, umask 40H
MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS event D2H, umask 01H
MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT event D2H, umask 02H
MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM event D2H, umask 04H
MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE event D2H, umask 08H

MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM event D3H, umask 01H

Implication: The listed performance monitoring events may produce incorrect results including PEBS

records generated at an incorrect point.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD114. Some DRAM And L3 Cache Performance Monitoring Events May Undercount

Problem: Due to this erratum, the supplier may be misattributed to unknown, and the following

events may undercount:

MEM_LOAD_UOPS_RETIRED.L3_HIT (Event D1H Umask 04H)
MEM_LOAD_UOPS_RETIRED.L3_MISS (Event D1H Umask 20H)

MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS (Event D2H Umask 01H)
MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT (Event D2H Umask 02H)
MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM (Event D2H Umask 04H)
MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE (Event D2H Umask 08H)
MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM (Event D3H Umask 01H)

MEM TRANS RETIRED.LOAD LATENCY (Event CDH Umask 01H)

Implication: The affected events may undercount, resulting in inaccurate memory profiles. For the

affected events that are precise, PEBS records may be generated at incorrect points.

Intel has observed incorrect counts by as much as 20%.

Workaround: None Identified

Status: For the steppings affected, see the Summary Table of Changes.

Fined undefined under BDD115. An x87 Store Instruction Which Pends #PE While EPT is Enabled May Lead to an

Unexpected Machine Check and/or Incorrect x87 State Information

Problem: The execution of an x87 store instruction which causes a #PE (Precision Exception) to

> be pended and also causes a VM-exit due to an EPT violation or misconfiguration may lead the VMM logging a machine check exception with a cache hierarchy error (IA32_MCi_STATUS.MCACOD = 0150H and IA32_MCi_STATUS.MSCOD = 000FH). Additionally, FSW.PE and FSW.ES (bits 5 and 7 of the FPU Status Word) may be

incorrectly set to 1, and the x87 Last Instruction Opcode (FOP) may be incorrect.

Implication: When this erratum occurs, the VMM may receive an expected machine check exception

and software attempting to handle the #PE may not behave as expected.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes.

BDD116. General-Purpose Performance Monitoring Counters 4-7 Do Not Count With USR

Mode Only Filtering

The IA32 PMC4-7 MSR (C5H-C8H) general-purpose performance monitoring counters Problem:

will not count when the associated CPL filter selection in IA32 PERFEVTSELx MSR's

(18AH-18DH) USR field (bit 16) is set while OS field (bit 17) is not set.

Implication: Software depending upon IA32_PMC4-7 to count only USR events will not operate as

expected. Counting OS only events or OS and USR events together is unaffected by this

erratum.

Workaround: None identified

For the steppings affected, see the Summary Table of Changes. Status:

Writing MSR LASTBRANCH x FROM IP and MSR LER FROM LIP May #GP When **BDD117.**

Intel® TSX is Not Supported

Due to this erratum, on processors that do not support Intel TSX (Intel® Transactional Problem:

> Synchronization Extensions) (CPUID.07H.EBX bits 4 and 11 are both zero), writes to MSR LASTBRANCH x FROM IP (MSR 680H to 68FH) and MSR LER FROM LIP (MSR

1DDH) may #GP unless bits[62:61] are equal to bit[47].

The value read from MSR LASTBRANCH x FROM IP and MSR LER FROM LIP is Implication:

unaffected by this erratum; bits [62:61] contain IN_TSX and TSX_ABORT information respectively. Software restoring these MSRs from saved values are subject to this

erratum.

Workaround: Before writing MSR_LASTBRANCH_x_FROM_IP and MSR_LER_FROM_LIP, ensure the

value being written has bit[47] replicated in bits[62:61]. This is most easily

accomplished by sign extending from bit[47] to bits[62:48].

For the steppings affected, see the Summary Table of Changes. Status:

BDD118. APIC Timer Interrupt May Not be Generated at The Correct Time In TSC-Deadline

Mode

Problem: After writing to the IA32_TSC_ADJUST MSR (3BH), any subsequent write to the

IA32_TSC_DEADLINE MSR (6E0H) may incorrectly process the desired deadline. When this erratum occurs, the resulting timer interrupt may be generated at the incorrect

ime.

Implication: When the local APIC (Advanced Programmable Interrupt Controller) timer is configured

for TSC-Deadline mode, a timer interrupt may be generated much earlier than expected or much later than expected. Intel has not observed this erratum with most

commercially available software.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Table of Changes.

BDD119. N/A. Erratum has been Removed

BDD120. Precise Performance Monitoring May Generate Redundant PEBS Records

Problem: Processor Event Based Sampling (PEBS) may generate redundant records for a counter

overflow when used to profile cycles. This may occur when a precise performance monitoring event is configured on a general counter while setting the Invert and Counter Mask fields in IA32_PERFEVTSELx MSRs (186H - 18DH), and the counter is reloaded with a value smaller than 1000 (through the PEBS-counter-reset field of the

DS Buffer Management Area).

Implication: PEBS may generate multiple redundant records, when used to profile cycles in certain

conditions.

Workaround: It is recommended for software to forbid the use of the Invert bit in IA32_PERFEVTSELx

MSRs or restrict PEBS-counter-reset value to a value of at least 1000.

Status: For the steppings affected, see the Summary Table of Changes.

BDD121. System May Hang Under Complex Conditions

Problem: Under complex conditions, insufficient access control in graphics subsystem may lead

to a system hang or crash upon a register read.

Implication: When this erratum occurs a system hang or crash may occur.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Table of Changes*.

BDD122. Instruction Fetch May Cause Machine Check if Page Size Was Changed Without

Invalidation

Problem: This erratum may cause a machine-check error (IA32_MCi_STATUS.MCACOD=005H

with IA32_MCi_STATUS.MSCOD=00FH or IA32_MCi_STATUS.MCACOD=0150H with IA32_MCi_STATUS.MSCOD=00FH) on the fetch of an instruction. It applies only if (1) instruction bytes are fetched from a linear address translated using a 4-Kbyte page and cached in the processor; (2) the paging structures are later modified so that these bytes are translated using a large page (2-Mbyte, 4-Mbyte or 1-GByte) with a different physical address (PA), memory type (PWT, PCD and PAT bits), or User/Supervisor (U/S) bit; and (3) the same instruction is fetched after the paging structure modification but

before software invalidates any TLB entries for the linear region.

Implication: Due to this erratum an unexpected machine check with error code 0150H with MSCOD

00FH may occur, possibly resulting in a shutdown. This erratum could also lead to

unexpected correctable machine check (IA32_MCi_STATUS.UC=0) with error code 005H with MSCOD 00FH.

defined undefined undefined undef Workaround: Software should not write to a paging-structure entry in a way that would change the page size and either the physical address, memory type or User/Supervisor bit. It can instead use one of the following algorithms: first clear the P flag in the relevant pagingstructure entry (e.g., PDE); then invalidate any translations for the affected linear addresses; and then modify the relevant paging-structure entry to set the P flag and establish the new page size. An alternative algorithm: first change the physical page attributes (combination of physical address, memory type and User/Supervisor bit) in all 4K pages in the affected linear addresses; then invalidate any translations for the affected linear addresses; and then modify the relevant paging-structure entry to establish the new page size.

> Status: For the steppings affected, see the Summary Table of Changes..

BDD123. PMU MSR_UNC_PERF_FIXED_CTR is Cleared After Pkg C7 or Deeper Problem: The Performance Monitoring Unit Uncore Performance Fixed Counter

(MSR_UNC_PERF_FIXED_CTR (MSR 395h)) is cleared after pkg C7 or deeper.

Implication: Due to this erratum, once the system enters pkg C7 or deeper the uncore fixed counter

does not reflect the actual count.

Workaround: None identified.

Status: For the steppings affected, see the Summary Table of Changes

BDD124. A Pending Fixed Interrupt May Be Dispatched Before an Interrupt of The Same

Priority Completes

Problem: Resuming from C6 Sleep-State, with Fixed Interrupts of the same priority queued (in

> the corresponding bits of the IRR and ISR APIC registers), the processor may dispatch the second interrupt (from the IRR bit) before the first interrupt has completed and

written to the EOI register, causing the first interrupt to never complete.

Due to this erratum, Software may behave unexpectedly when an earlier call to an Implication:

Interrupt Handler routine is overridden with another call (to the same Interrupt

Handler) instead of completing its execution.

Workaround: None identified.

Status:

Specification Changes

The Specification Changes listed in this section apply to the following documents:

- Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture
- Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M
- Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z
- Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide
- Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide

There are no new Specification Changes in this Specification Update revision.

§ §

Mobile/Desktop 5th Generation Intel® Core™ Processor Family

January 2021

Document Number: 634961-024

Mobile/Desktop 5th Generation Intel® Core™ Processor Family

Specification Update
Page 46

Specification Clarifications

The Specification Clarifications listed in this section may apply to the following documents:

- Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture
- Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M
- Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z
- Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide
- Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide

There are no new Specification Changes in this Specification Update revision.

§ §

Documentation Changes

The Documentation Changes listed in this section apply to the following documents:

- Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture
- Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M
- Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z
- Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide
- Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide

All Documentation Changes will be incorporated into a future version of the appropriate Processor documentation.

Note:

Documentation changes for Intel[®] 64 and IA-32 Architecture Software Developer's Manual volumes 1, 2A, 2B, 3A, and 3B will be posted in a separate document, Intel[®] 64 and IA-32 Architecture Software Developer's Manual Documentation Changesr. Use the following link to access this file: http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html

There are no new Documentation Changes in this Specification Update revision.

Mobile/Desktop 5th Generation Intel[®] Core[™] Processor Family

January 2021

Specification Update

Page 48