


1. Project Drawing Numbers:	
Raw PCB	100-0321404-A1.1
Gerber Files	110-0321404-A1.1
PCB Design Files	120-0321404-A1.1
Assembly Drawing	130-0321404-A1.1
Fab Drawing	140-0321404-A1.1
Schematic Drawing	150-0321404-A1.1
PCB Film	160-0321404-A1.1
Bill of Materials	170-0321404-A1.1
Schematic Design Files	180-0321404-A1.1
Functional Specification	210-0321404-A1.1
PCB Layout Guidelines	220-0321404-A1.1
Assembly Rework	320-0321404-A1.1


[illegible]

PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Rev. History
2	Power Tree
3	Clock Tree
4	MAX10 Banks 1 & 2
5	MAX10 Banks 3 & 4
6	MAX10 Banks 5 & 6
7	MAX10 Banks 7 & 8
8	MAX10 Clocks
9	MAX10 Configuration
10	LPDDR2 SDRAM
11	MIPI CSI-2 Tx D-PHY LI-USB3
12	MIPI CSI-2 Rx D-PHY OV10640
13	MIPI CSI-2 Rx D-PHY OV5640
14	HDMI (VIDEO ONLY)
15	On-Board USB Blaster II -1
16	On-Board USB Blaster II -2
17	PMOD, GPIO, LVDS UserIO
18	Pushbutton, Switch, LED
19	Clocking
20	QSPI Flash
21	Hot Swap and Power 3.3 V
22	Power 2.5 V & 1.8V
23	Power 1.2V
24	MAX 10 Power & Ground
25	Decoupling




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation, All Rights Reserved. Title			
MAX 10 FPGA 10M50 Evaluation Kit (6X-44364R)			
Size B	Document Number	<Doc>	Rev A1.1
Date:	Wednesday, December 23, 2015	Sheet 1 of 25	

POWER TREE




# CLOCK TREE




**ALTERA**


# MAX10 BANKS 1 & 2




# MAX10 BANKS 3 & 4




## User LVDS IO




## OV10640 Interface




## OV5640 Interface



## LI-USB3 CSI-2 TX Interface



# MAX10 BANKS 5 & 6



U22 and U21 are restricted pins while implementing LPDDR2.


L22 and M21 are restricted pins while implementing LPDDR2.

F21 and F20 are restricted pins while implementing LPDDR2.


F18 and E19 are restricted pins while implementing LPDDR2.

E17 and F17 are restricted pins while implementing LPDDR2.

## LPDDR2 Interface



## OV10640 Interface



## OV5640 Interface




## User DIP Switch



## User Pushbuttons




## Reference Voltages of 1.2V HSTL and LPDDR2





# MAX10 CLOCKS




Note: CLK125M LVDS is the clock source provided to external LVDS user interface. USER\_CLKIN\_P is used for external single-ended clock input. USER\_CLKIN\_P/N is used for external differential clock input.


## LPDDR2 Interface



## OV5640 Interface



## OV10640 Interface



## Si5338



## USB Blaster II



## User LVDS




## HDMI





MAX10 CONFIGURATION




Configuration



MAX10_nCONFIG	18
MAX10_RESETr	18
MAX10_CONFIG_SEL	18
MAX10_nSTATUS	15
MAX10_CONF_DONE	15
MAX10_JTAGEN	16
MAX10_JTAG_TCK	16
MAX10_JTAG_TMS	16
MAX10_JTAG_TDI	16
MAX10_JTAG_TDO	16









# LPDDR2 SDRAM x 16




## LPDDR2 Power Decoupling




# MIPI CSI-2 TX D-PHY



## LI-USB3 CSI-2 TX Interface




## Pull-up Options for MIPI TX




# MIPI CSI-2 RX D-PHY OV10640


CAD Note:  
Place resistors near FPGA side.




CAD Note:  
Place resistors near FPGA side.






CAD Note:  
Place resistors near FPGA side.



CAD Note:  
Place resistors near FPGA side.





CAD Note:  
Place resistors near FPGA side.




CAD Note:  
Place capacitors near J2 connector.

## OV10640 CSI-2 RX Interface




# MIPI CSI-2 RX D-PHY OV5640




CAD Note:  
Place resistors near FPGA side.



CAD Note:  
Place resistors near FPGA side.




CAD Note:  
Place resistors near FPGA side.




CAD Note:  
Place near J3 connector.


## OV5640 CSI-2 RX Interface




# HDMI (VIDEO ONLY)











## HDMI Power Decoupling



# ON-BOARD USB BLASTER II-1






## ON-BOARD USB BLASTER II-2






# PMOD, GPIO, LVDS USER IO

## PMOD




## LVDS Termination


Note: Place near MAX 10 side.




## PMOD



## User LVDS IO




## LVDS




## User IO



## User LVDS IO




Note: USER\_CLKIN\_IO\_P is used if external single-ended clk needs to use on-chip PLL resource. USER\_CLKIN\_P/N is used for external differential clk input. Values of R179, R180, R268, and R269 might be adjusted according to user input voltage.




# PUSHBUTTON, SWITCH, LED


## User LED




## Power LED




## User DIP Switch



## User Pushbutton



## MAXII



## User LED




## User Pushbutton




## User DIP Switch



# CLOCKING





## MAX 10





## MAXII



## DM385 CSI-2 TX Interface




## HOT SWAP and POWER 3.3V




CAUTION:  
When NOT using jumpers,  
solder R292 for power input from DC Jack,  
or solder R293 for USB power.  
SOLDER ONLY ONE POWER OPTION,  
AND SUGGEST NOT TO USE WITH JUMPER.

## Hot Swap for DC Plug



### Hot Swap Controller Circuit

**POWER 3.3V**



EN5329

3.3V\_POK

21


Notes:  
Place C91, R223 and R229  
near EN5329Q1 VFB pin.



Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation, All Rights Reserved.			
<b>Title</b> MAX 10 FPGA 10M50 Evaluation Kit (6XX-44364R)			
<b>Size</b> A3	<b>Document Number</b> <u>&lt;Doc&gt;</u>		<b>Rev</b> A1.1
<b>Date:</b> Wednesday, December 23, 2015 <b>Sheet</b> 20 <b>of</b> 25			

# POWER 2.5V & 1.8V


## POWER 2.5V




EN5329

3.3V\_POK

## POWER 2.5V\_VCCA




## POWER 1.8V





**POWER 1.2V**

## POWER 1.2V\_CORE



**POWER 1.2V\_VCCIO**

## POWER 1.2V\_VCCD\_PLL



## D








C

B

A




# DECOUPLING





QSPI FLASH



FLASH_RESETn	7,15
FLASH_CS#	7
FLASH_CLK	7
FLASH_D[0:3]	7

