ed_synth_clk_0

2017.11.08.15:12:20 Datasheet
Overview
  ed_synth_clk_0  ed_synth_clk_0

Memory Map

ed_synth_clk_0

clock_source v17.1


Parameters

clockFrequency 50000000
clockFrequencyKnown true
resetSynchronousEdges NONE
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)
generation took 0.00 seconds rendering took 0.00 seconds