


Intel® Stratix® 10 FPGA Development Kit

A Complete Development Environment

Introduction

Intel's Stratix® 10 GX FPGA Development Kit, which comes with a one-year license for the Quartus® Prime software, provides all that you need to begin developing high-performance designs. You can use this development kit to:

- Develop and test PCI Express* (PCIe*) 3.0 designs using the PCI-SIG*-compliant development board.
- Develop and test memory subsystems consisting of DDR4, DDR3, QDR IV, and RDRAM III memories.
- Develop modular and scalable designs by using the FPGA mezzanine card (FMC) connector to interface to a FMC mezzanine card provided by Intel® partners and supporting protocols, such as JESD204B, Hybrid Memory Cube, Serial RapidIO*, Gigabit Ethernet (10GbE), SONET, Common Public Radio Interface (CPRI), OBSAI, and many others.



What's in the Box

Hardware

The development kit includes the following hardware:

- Stratix 10 GX FPGA development board
 - Quad small-form-factor pluggable (QSFP) interface connector
 - FMC low-pin count (LPC + 16 transceivers) connector
 - PCIe x16 edge connector
 - Serial digital interface (SDI) connectors
 - Mini DisplayPort
 - HiLo memory interface
 - Ethernet PHY
- DDR3, DDR4 and RDRAM III daughtercards
- FMC loopback card supporting transceiver, LVDS, and single-ended I/Os
- AC adapter power cables
- Ethernet and USB cables

Downloadable Content

Software

Download and install Stratix 10 GX FPGA Development Kit installer to obtain the following items:

- Design examples
 - Board Update Portal design
 - Board Test System (BTS) design
- Documentation
 - Stratix 10 GX FPGA Development kit user guide
 - Board design files
- Download and install design software
 - Quartus Prime software (required)
 - Nios® II processor (optional)
 - Mentor Graphics* ModelSim*-Intel FPGA software (optional)

Getting Started with Your Development Kit

Powering the Board

The Stratix 10 GX FPGA development kit has two modes of operation:

1. Standard PCIe compliant system.

In this mode, plug the board into an available PCIe slot and connect the standard 2x4 and 2x3 PCIe auxiliary power available from the PC's ATX power supply to the respective mating connectors on the board (J26 and J27). The PCIe slot together with the two auxiliary PCIe power is required to power the entire board. Failure to connect the 2x4 or 2x3 auxiliary power connections will prevent the board from powering on. The power switch SW7 is ignored when the board is used in the PCIe system.

2. Stand-alone evaluation board.

In this mode, plug the included power supply into the 2x3 pin power connector (J27), and the AC power cord of the power supply into a power outlet. This power supply will provide the entire power to the board without the need to obtain power from the PCIe slot or the 2x4 power connector (J26). The power switch SW7 will control powering the board on/off.

Using the Board Update Portal

The Board Update Portal design example included in this development kit facilitates easy development of software and board flash memory updates, allowing you to:

- Access useful information on www.altera.com, including the page that contains updated software and design examples
- Load designs into the flash memory on your board

The following steps ensure that you have the latest software available on both your computer and your board. The Board Update Portal design example, which includes a Nios II embedded processor, an Ethernet media access control (MAC), and a web page, is stored in the "factory" portion of your board's flash memory. The source for this design is installed with the development kit software. When your board is connected to a DHCP-enabled network, the Nios II processor obtains an Internet Protocol (IP) address and allows you to interface with your board over the network through a web page.

Before you proceed, ensure that you have the following:

- A computer with a connection to a working Ethernet port on a DHCP-enabled network
- A separate working Ethernet port connected to the same network for your board
- The Ethernet, power cables, and development board included in your kit

Step 1. Connect to the Board Update Portal

1. With the board powered down, set the DIP switch SW3.3 to the ON position (factory default) which loads the factory design into flash on power-up.
2. Attach the Ethernet cable from the board to your network hub.
3. Power up the board. The board then connects to your network server and obtains an Internet Protocol address, which will be displayed on the Board Test System (BTS) GUI when it has been assigned.
4. Launch a web browser on a computer that is connected to the same network, and type the Internet protocol address displayed on the BTS GUI in the address bar. The Board Update Portal web page appears on your PC.
5. Click on the "Stratix 10 GX FPGA Development Kit" link and download the latest version of the development kit software. The version number noted in the "Downloads" section of the website corresponds to the version of Quartus Prime software used to create the design examples.
6. Browse through the additional designs that are available. Check this website often for new designs and for updates to existing designs and documentation. Note that some designs may require specific versions of the Altera Complete Design Suite to function properly.
7. If necessary, click on the link to the Software Download Center to install the latest Intel software tools, including Quartus Prime software, Nios II processor, and IP functions.
8. This development kit comes with a one-year, nonrenewable development kit license for the Quartus Prime Standard Edition software. To get your nonrenewable one-year license, visit www.altera.com/support/support-resources/download/licensing.html.

If you cannot connect to the Board Update Portal, go to www.altera.com/products/boards_and_kits/dev-kits/altera/kit-s10-fpga.html to ensure that you have the latest development kit software.

Step 2. Install the development kit software

Install the latest development kit software tools from www.altera.com and follow the on-screen instructions to complete the installation.

Step 3. If necessary, use the Board Update Portal to update your board and load the latest BTS

The Board Update Portal allows you to download new FPGA configurations to the “user” portion of the board’s flash memory. If your board is up to date, you can skip this step and proceed to Using the BTS section of this quick start guide.

If you cannot connect to the Board Update Portal, refer to the kit’s user guide for other options to update the flash memory.

To update the user portion of flash memory on your board, follow these steps:

1. Perform the steps in Step 1 to display the Board Update Portal web page.
2. In the Hardware File Name field, specify the .flash file (**<package root directory>\factory_recovery\build_factory_source\<silicon type>\bts_config.flash**) that you downloaded from the Intel website. Because the design does not have a software component, leave the Software File Name field blank.
3. Click Upload.
4. Reconfigure the FPGA with the new files:
 - a. Press the PGM_SEL (S2) push button on the LED daughter board until LED D2 (on the LED daughter board), labeled PGM1 illuminates.
 - b. Press the PGM_CONFIG (S1) push button on the LED daughter board, to configure the FPGA from the “user_hardware1” portion of the flash memory.

The BTS design now runs in the FPGA.

The Board Update Portal can also be used to upload your custom designs. The kit’s user guide describes in detail how to prepare your designs for use with the Board Update Portal.

Using the BTS

The BTS interface allows you to verify most of the components on your board. All design files for the BTS are included in the **<package root directory>\examples\board_test_system** directory.

BTS Interface

When you launch the BoardTestSystem.exe file in that directory, the screen shown in Figure 1 appears. To view each tab, select the design from the Configure menu. Each tab has options for interfacing to one or more of the board components. The Help menu provides further information about each test design.




Figure 1. BTS Interface

Power Measurement Tool

The power measurement tool, available via the buttons in the upper left of the BTS interface, can be used to see how any design—including your custom design—affects the FPGA’s power consumption.




Figure 2. Power Measurement Tool

Related Links

Kit-specific Resources

- Stratix 10 GX FPGA Development Kit
www.altera.com/products/boards_and_kits/dev-kits/altera/kit-s10-fpga.html
- Stratix 10 GX devices
www.altera.com/stratix10

General Design Resources

- Board Design Resource Center
www.altera.com/technology/signal/board-design-guidelines/sgl-bdg-index.html
- Licensing
www.altera.com/download/licensing/lic-index.html
- Software Download Center
www.altera.com/download/dnl-index.jsp
- Technical Support Center
www.altera.com/support/spt-index.html
- Development Kits
www.altera.com/products/boards_and_kits/all-development-kits.html
- Embedded Processing
www.altera.com/products/processors/overview.html
- Altera Forum:
www.alteraforum.com



Electromagnetic interference caused by any modification made to the kit contents is the sole responsibility of the user. This equipment is designated for use only in an industrial research environment. Without proper anti-static handling, the board can be damaged. Therefore, use anti-static handling precautions when touching the board.



FCC NOTICE: This kit is designed to allow:

- (1) Product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and
- (2) Software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under FCC Part 5 of CFR Title 47.