q_sys_pll_status_interconnect_2

2017.11.08.15:05:55 Datasheet
Overview

Memory Map

q_sys_pll_status_interconnect_0

pll_status_interconnect v1.0


Parameters

DATAWIDTH 1
NUM_OF_CH 2
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)
generation took 0.01 seconds rendering took 0.01 seconds