


NOTES:

1. Project Drawing Numbers:
- Raw PCB 100-0321401- B1
 - Gerber Files 110-0321401- B1
 - PCB Design Files 120-0321401- B1
 - Assembly Drawing 130-0321401- B1
 - Fab Drawing 140-0321401- B1
 - Schematic Drawing 150-0321401- B1
 - PCB Film 160-0321401- B1
 - Bill of Materials 170-0321401- B1
 - Schematic Design Files 180-0321401- B1
 - Functional Specification 210-0321401- B1
 - PCB Layout Guidelines 220-0321401- B1
 - Assembly Rework 320-0321401- B1

Pre-Release Schematic DO NOT COPY

MAX 10 Development Kit Board



REV	DATE	PAGES	DESCRIPTION
A	20 May 2014	All	INITIAL REVISION A RELEASE
B	2 Sep 2014	6	Swap pin AA21 with AA22
		7	Swap pin D5 with C3, and E8 with C6
		23	Change resistor value, R44 to 10K, R106 to 1K, R99 to 2K, R100 to 1K, R104 to 1K
		24	SW3 pin number change
		26 27	Add DNI capacitor, C70 and C166
	24 Sep 2014	1	Add functional diagram
		24	Change resistor value, R169 to 10K
	26 Jan 2015	All	Update notes for release version

PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Rev. History	30	MAX10 Ground
2	Power Tree	31	Decoupling
3	Clock Tree		
4	MAX10 Bank 1 & 2		
5	MAX10 Bank 3 & 4		
6	MAX10 Bank 5 & 6		
7	MAX10 Bank 7 & 8		
8	MAX10 Configuration		
9	MAX10 Clocks		
10	PLL		
11	ADC Filter		
12	DAC		
13	DDR3 SDRAM		
14	QSPI FLASH		
15	HSMC Port		
16	GPIO, PMOD		
17	HDMI		
18	10/100/1000 Ethernet A		
19	10/100/1000 Ethernet B		
20	USB to UART		
21	On-Board USB Blaster II-1		
22	On-Board USB Blaster II-2		
23	LED, User IO, Connector		
24	Power1		
25	Power2		
26	Power3		
27	Power4		
28	Power5		
29	MAX10 Power		


Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203
Copyright (c) 2015, Altera Corporation. All Rights Reserved.

Title: MAX10 FPGA Development Kit (6XX-44292R)

Size B Document Number 150-0321401-B1 Rev B1


Date: Tuesday, March 03, 2015 Sheet 1 of 31

Power Tree




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 2	of 31

Clock Tree




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 3 of 31


MAX10 Bank 1 & 2




ADC INPUT



10/100/1000 Ethernet A





10/100/1000 Ethernet B




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015		
Sheet	4	of 31


MAX10 Bank 3 & 4



HSMC Interface



Ethernet





UART




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 5 of 31

MAX10 Bank 5 & 6




! Notes:
 According to MAX 10 User Guide, these 4 pins (F20, F21, F18, E19) are restricted to use while implementing DDR3 on 10M50 F484 device.
 Please do not follow this schematic on DDR3 pin location.
 While implementing DDR3, DDR2 and LPDDR2 in certain packages, there are I/O limitation. Please follow MAX 10 User Guide and use Quartus II software to verify your pin assignment.




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 6	of 31


MAX10 Bank 7 & 8




HDMI TX




PMOD




MAX10 USB INTERFACE



QSPI FLASH




DAC




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 7 of 31

MAX10 Clock



Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 8	of 31

MAX10 Configuration



Configuration




JTAG



Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 9	of 31

PLL



Programmable Clock for ADC


Notes:
Use Clock Control GUI
Default 10MHz
I2C Address 55 HEX

Clock control

I2C_MAXII_SCL	22,28
I2C_MAXII_SDA	22,28
SI5338A_INTR	22
SI570_EN	22

Clock out

CLK_10_ADC	8
CLK_50_MAX10	8
CLK_50_MAXII	21
CLK_25_ENET	18,19
CLK_25_MAX10	8
CLK_LVDS_125_P	8
CLK_LVDS_125_N	8
CLK_DDR3_100_P	8
CLK_DDR3_100_N	8




Programmable Clock

Notes:
SI5338 Programmable Oscillator Use Clock Control GUI
(Defaults 50MHz, 25MHz, 125MHz, 100MHz)
I2C Address 70 HEX


ADC Filter

Notes:
Put the 1pF capacitors close to each MAX10 analog pin.



Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 11	of 31



DAC



- Notes:
1. Put 0.1uF capacitor close to VREF pin.
 2. Everything related to this DAC should be connected to analog ground.
 3. For better DC accuracy, VFB should be connected to VOUT at loadpoints.
 4. Thermal pad should be connected to GND.

Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 12 of 31


QSPI FLASH




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 14	of 31

HSMC Port

FPGA Interface









Note:
Place capacitors near HSM connector.










Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 15 of 31	

GPIO, PMOD




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title: MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number: 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 16 of 31	

HDMI




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 17	of 31



10/100/1000 Ethernet A



Notes:
MDI signals termination



Notes:
Overlap R75 and R76 pads




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 18 of 31

USB to UART

FPGA Interface









2.5V default 3.3V optional




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 20 of 31

On-Board USB Blaster II-1




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 21	of 31

On-Board USB Blaster II-2




LED, User IO, Connector


LED



USER DIPSWITCH




BOARD SETTINGS DIPSWITCH







LED



Switches





Buttons




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 23 of 31

Power - 12V_DCIN / 5V

12V DC Input



Hot Swap Controller Circuit







Set frequency to 1.48MHz




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 24	of 31

Power - 3.3V / 2.5V




Power - 2.5V_VCC / 1.2V



MAX10 2.5V (2.5V_VCCA+2.5V_VCCADC / 55mA)




MAX10 1.8V (1.8V / 53mA)



1.2V_POK → 21,27




Notes:
Place the 10uF capacitor close to ferrite bead.
Place the 0.1uF capacitor close to MAX 10 pin.




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 26	of 31

Power - 1.5V / 1.2V




$SS \rightarrow 22nF * 80k\Omega = 1.76msec \pm 25\%$
 Resistor for LLM mode only.
 Open (DNI) for PWM mode.
 Default to internal pull-up on LLM
 to allow automatic engagement of
 Light Load Mode.
 Min (VIN - VOUT) = 315mV for PWM
 Min (VIN - VOUT) = 800mV for LLM

Notes:
 Place the 10uF capacitor close to ferrite bead.
 Place the 0.1uF capacitor close to MAX 10 pin.




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015		Sheet 27 of 31

Power - Power Monitor




MAX10 Power




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 29	of 31

MAX10 Ground









- Notes:
1. Use REFGND as ground reference.
 2. Route analog input signal adjacent to AVSSREF as possible.

Notes:
Place this FB close to MAX 10 ADC_VREF.



Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 30	of 31

MAX10 Decoupling



Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 31	of 31