


1. Project Drawing Numbers:	
Raw PCB	100-0321401- B1
Gerber Files	110-0321401- B1
PCB Design Files	120-0321401- B1
Assembly Drawing	130-0321401- B1
Fab Drawing	140-0321401- B1
Schematic Drawing	150-0321401- B1
PCB Film	160-0321401- B1
Bill of Materials	170-0321401- B1
Schematic Design Files	180-0321401- B1
Functional Specification	210-0321401- B1
PCB Layout Guidelines	220-0321401- B1
Assembly Rework	320-0321401- B1

# MAX 10 Development Kit Board

[illegible]

PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Rev. History	30	MAX10 Ground
2	Power Tree	31	Decoupling
3	Clock Tree		
4	MAX10 Bank 1 & 2		
5	MAX10 Bank 3 & 4		
6	MAX10 Bank 5 & 6		
7	MAX10 Bank 7 & 8		
8	MAX10 Configuration		
9	MAX10 Clocks		
10	PLL		
11	ADC Filter		
12	DAC		
13	DDR3 SDRAM		
14	QSPI FLASH		
15	HSMC Port		
16	GPIO, PMOD		
17	HDMI		
18	10/100/1000 Ethernet A		
19	10/100/1000 Ethernet B		
20	USB to UART		
21	On-Board USB Blaster II-1		
22	On-Board USB Blaster II-2		
23	LED, User IO, Connector		
24	Power1		
25	Power2		
26	Power3		
27	Power4		
28	Power5		
29	MAX10 Power		



Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203  
Copyright (c) 2015, Altera Corporation. All Rights Reserved.


Title	MAX10 FPGA Development Kit (6XX-44292R)
-------	---

Size B	Document Number 150-0321401-B1
-----------	-----------------------------------

Rev  
B1


Date: Tuesday, March 03, 2015 Sheet 1 of 31

Power Tree




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 2 of 31


Clock Tree




MAX10 Bank 1 & 2




ADC INPUT




10/100/1000 Ethernet A




10/100/1000 Ethernet B




MAX10 Bank 3 & 4




10M50DAF484



HSMC Interface



Ethernet




UART






Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 5 of 31

MAX10 Bank 5 & 6




DDR3 Interface






MAX10 Bank 7 & 8




HDMI TX




PMOD




MAX10 USB INTERFACE









QSPI FLASH



DAC




MAX10 Clock





# MAX10 Configuration



## Configuration

PULSE_NCONFIG	23
BOOT_SEL	23
MAX10_CONF_DONE	21
CPU_RESETh	23
MAX10_NSTATUS	21


## JTAG

MAX10_JTAG_EN	22
MAX10_JTAG_TMS	22
MAX10_JTAG_TCK	22
MAX10_JTAG_TDI	22
MAX10_JTAG_TDO	22




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.			
Title MAX10 FPGA Development Kit (6XX-44292R)			
Size B	Document Number 150-0321401-B1		Rev B1
Date:	Tuesday, March 03, 2015	Sheet	9 of 31

PLL



Notes:  
Use Clock Control GUI  
Default 10MHz  
  
I2C Address 55 HEX



Notes:  
Si5338 Programmable Oscillator Use Clock Control GUI  
(Defaults 50MHz, 25MHz, 125MHz, 100MHz)  
  
I2C Address 70 HEX

Clock control





I2C_MAXII_SCL	22,28
I2C_MAXII_SDA	22,28
SI5338A_INTR	22
SI570_EN	22

Clock out


CLK_10_ADC	8
CLK_50_MAX10	8
CLK_50_MAXII	21
CLK_25_ENET	18,19
CLK_25_MAX10	8
CLK_LVDS_125_P	8
CLK_LVDS_125_N	8
CLK_DDR3_100_P	8
CLK_DDR3_100_N	8

ADC Filter


Notes:  
Put the 1pF capacitors close to each MAX10 analog pin.



DAC



- Notes:
- 1. Put 0.1uF capactor close to VREF pin.
  - 2. Everything related to this DAC should be connected to analog ground.
  - 3. For better DC accuracy, VFB should be connected to VOUT at loadpoints.
  - 4. Thermal pad should be connected to GND.









# DDR3 SDRAM



DDR3 SDRAM A (64Mx16)

DDR3 SDRAM B (128Mx8)

FPGA Interface



QSPI FLASH




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 14 of 31




## HSMC Port

## FPGA Interface









Note:  
Place capacitors near HSM connector.





Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.			
Title MAX10 FPGA Development Kit (6XX-44292R)			
Size B	Document Number 150-0321401-B1		Rev B1
Date:	Tuesday, March 03, 2015	Sheet	15 of 31


GPIO, PMOD




HDMI



# 10/100/1000 Ethernet A



10/100/1000 Ethernet B




# USB to UART

## FPGA Interface







2.5V default 3.3V optional




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 20 of 31



# On-Board USB Blaster II-1




# On-Board USB Blaster II-2




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 22 of 31

LED, User IO, Connector


LED



USER DIPSWITCH




LED





Buttons



Push Buttons




POWER LED





Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 23 of 31




Power - 12V\_DCIN / 5V




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 24 of 31

**Power - 3.3V / 2.5V**


## Power - 2.5V\_VCC / 1.2V



1.2V\_POK  21,27




Notes:  
Place the 10uF capacitor close to ferrite bead.  
Place the 0.1uF capacitor close to MAX 10 pin.







Power - 1.5V / 1.2V



Power - Power Monitor




# MAX10 Power




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date: Tuesday, March 03, 2015	Sheet 29	of 31

MAX10 Ground









Notes:  
1. Use REFGND as ground reference.  
2. Route analog input signal adjacent to AVSSREF as possible.

Notes:  
Place this FB close to MAX 10 ADC\_VREF.



Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 30 of 31

# MAX10 Decoupling



Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX10 FPGA Development Kit (6XX-44292R)		
Size B	Document Number 150-0321401-B1	Rev B1
Date:	Tuesday, March 03, 2015	Sheet 31 of 31