




POWER TREE




CLOCK TREE




MAX10 BANKS 1 & 2




MAX10 USB Interface




OV5640 CSI-2 RX Interface



OV10640 CSI-2 RX Interface



LI-USB3 CSI-2 TX Interface




Misc




User DIP Switch




MAX10 BANKS 3 & 4




User LVDS IO




OV10640 Interface





OV5640 Interface




LI-USB3 CSI-2 TX Interface




MAX10 BANKS 5 & 6



MAX10 BANKS 7 & 8




MAX10 CLOCKS




Note: CLK125M LVDS is the clock source provided to external LVDS user interface. USER_CLKIN_P is used for external single-ended clock input. USER_CLKIN_P/N is used for external differential clock input.


LPDDR2 Interface



OV5640 Interface



OV10640 Interface



Si5338



USB Blaster II




User LVDS




HDMI




MAX10 CONFIGURATION









LPDDR2 SDRAM x 16




LPDDR2 Power Decoupling




MIPI CSI-2 TX D-PHY










LI-USB3 CSI-2 TX Interface



Pull-up Options for MIPI TX





MIPI CSI-2 RX D-PHY OV10640





CAD Note:
Place capacitors near J2 connector.

OV10640 CSI-2 RX Interface




MIPI CSI-2 RX D-PHY OV5640



CAD Note:
Place resistors near FPGA side.



OV5640 CSI-2 RX Interface




CAD Note:
Place resistors near FPGA side.







CAD Note:
Place near J3 connector.

CAD Note:
Place resistors near FPGA side.





HDMI (VIDEO ONLY)





Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX 10 FPGA 10M50 Evaluation Kit (6XX-44364R)		
Size A3	Document Number <Doc>	Rev A1.2
Date: Thursday, March 24, 2016		Sheet 14 of 25

ON-BOARD USB BLASTER II-1




- USB Blaster II**
 - USB_CLK 8
 - USB_RESETn 4
 - USB_WRn 4
- Si510**
 - CLK50M_MAXII 19
- Configuration**
 - MAX10_nSTATUS 9
 - MAX10_CONF_DONE 9
 - MAXII_CONF_DONE 18
- Flash**
 - FLASH_RESETn 7.25
- JTAG Interface**
 - JTAG_SAFE 4
 - JTAG_LOCK 16
- EN5339**
 - 1.2V_CORE_POK 22
 - 1.2V_LED 18




PMOD, GPIO, LVDS USER IO

PMOD




User GPIO



LVDS Termination


Note: Place near MAX 10 side.




PMOD



User LVDS IO




LVDS



User IO



User LVDS IO




Note: USER_CLKIN_IO_P is used if external single-ended clk needs to use on-chip PLL resource. USER_CLKIN_IO_P/N is used for external differential clk input. Values of R179, R180, R268, and R269 might be adjusted according to user input voltage.




PUSHBUTTON, SWITCH, LED


User LED




Power LED




User DIP Switch



User Pushbutton



MAXII



User LED




User Pushbutton



User DIP Switch




CLOCKING



Notes:
Use Clock Control GUI to program Si5338 oscillator outputs.
(Defaults 100MHz, 125MHz, 24MHz, 24MHz)

I2C Address 70 HEX



MAX 10





MAXII



DM385 CSI-2 TX Interface




HOT SWAP and POWER 3.3V




CAUTION:
When NOT using jumpers,
solder R292 for power input from DC Jack,
or solder R293 for USB power.
SOLDER ONLY ONE POWER OPTION,
AND SUGGEST NOT TO USE WITH JUMPER.

Hot Swap for DC Plug



Hot Swap Controller Circuit

POWER 3.3V



Notes:
Place C96 near AVIN pin.


Notes:
Place C91, R223 and R229
near EN5329Q VFB pin.



Altera Corporation, 301, Bilbo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX 10 FPGA 10M50 Evaluation Kit (6XX-44364R)		
Size A3	Document Number <Doc>	Rev A1.2
Date: Thursday, March 24, 2016	Sheet 20	of 25

POWER 2.5V & 1.8V


POWER 2.5V




EN5329



POWER 2.5V_VCCA




POWER 1.8V



Altera Corporation, 301, Bilbo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved.		
Title MAX 10 FPGA 10M50 Evaluation Kit (6XX-44364R)		
Size A3	Document Number <Doc>	Rev A1.2
Date: Thursday, March 24, 2016	Sheet 21	of 25



POWER 1.2V

POWER 1.2V_CORE



POWER 1.2V_VCCIO

POWER 1.2V_VCCD_PLL




MAX 10 POWER & GROUND








Note:
According to MAX 10 pin connection guideline PCG-01018-1.2, "Tie the VCCINT pin to any 1.2V power domain if you are not using ADC." Therefore, connect VCCINT to 1.2V_CORE for DC or DF production device migration.

Note:
According to MAX 10 pin connection guideline PCG-01018-1.2, "Tie the VCCA_ADC pin to any 2.5V power domain if you are not using ADC, and do not tie the VCCA_ADC pin to GND." Therefore, connect VCCA_ADC to 2.5V_CORE for DC or DF production device migration.

Note:
For ES device, connect ADC_VREF to NC when not using external voltage reference. For DC/DF production device, ADC_VREF pin is migrated to VCCA according to MAX 10 Errata.



DECOUPLING



QSPI FLASH

