







# FPGA Package Top View

Top View - Wire Bond  
Cyclone V - 5CSXFC6D6F31C7

I/O Bank Usage					
	I/O Bank	Usage	VCCIO Voltage	VREF Voltage	VCCPD Voltage
1	B2L	0 / 14 ( 0 % )	--	--	--
2	B1L	0 / 14 ( 0 % )	--	--	--
3	B0L	0 / 14 ( 0 % )	--	--	--
4	3A	28 / 32 ( 88 % )	2.5V	--	2.5V
5	3B	43 / 48 ( 90 % )	1.5V	0.75V	2.5V
6	4A	58 / 80 ( 73 % )	1.5V	0.75V	2.5V
7	5A	25 / 32 ( 78 % )	2.5V	--	2.5V
8	5B	13 / 16 ( 81 % )	2.5V	--	2.5V
9	6B	34 / 45 ( 76 % )	1.5V	0.75V	2.5V
10	6A	48 / 57 ( 84 % )	1.5V	0.75V	2.5V
11	7A	19 / 19 ( 100 % )	3.3V	--	3.3V
12	7B	20 / 22 ( 91 % )	3.3V	--	3.3V
13	7C	12 / 12 ( 100 % )	3.3V	--	3.3V
14	7D	12 / 14 ( 86 % )	3.3V	--	3.3V
15	8A	74 / 80 ( 93 % )	2.5V	--	2.5V










# PCI Express Connector



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Cyclone V SoC FPGA Development Kit Board</b>			
Copyright (c) 2013, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321003-E1	(6XX-44184R)	E1
Date:	Tuesday, August 05, 2014	Sheet	3 of 41

# Cyclone V GX SoC Bank 3 & 4



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title **Cyclone V SoC FPGA Development Kit Board**

Copyright (c) 2013, Altera Corporation. All Rights Reserved.


Size Document Number **B 150-0321003-E1** (6XX-44184R) Rev **E1**

Date: Tuesday, August 05, 2014 Sheet 4 of 41





# Cyclone V GX SoC Bank 5 & 6











# Cyclone V GX SoC Bank 7

## Micro SD / USB INTERFACE

USB\_DATA[7..0] ↔ USB\_DATA[7..0] (22)

## ETHERNET INTERFACE

ENET\_HPS\_TXD[3..0] ↔ ENET\_HPS\_TXD[3..0] (18)  
ENET\_HPS\_RXD[3..0] ↔ ENET\_HPS\_RXD[3..0] (18)  
ENET\_HPS\_TX\_CLK ↔ ENET\_HPS\_TX\_CLK (18)  
ENET\_HPS\_RX\_CLK ↔ ENET\_HPS\_RX\_CLK (18)  
ENET\_HPS\_TX\_EN ↔ ENET\_HPS\_TX\_EN (18)  
ENET\_HPS\_MDC ↔ ENET\_HPS\_MDC (18,21)  
ENET\_HPS\_RESEtN ↔ ENET\_HPS\_RESEtN (18,21)  
HPS\_RESEtN ↔ HPS\_RESEtN (16,21)  
USER\_LED\_HPS[3..0] ↔ USER\_LED\_HPS[3..0] (23)




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title	<b>Cyclone V SoC FPGA Development Kit Board</b>		
Size	Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
B	Document Number	150-0321003-E1	Rev E1
Date:	Tuesday, August 05, 2014	Sheet 6	of 41

# Cyclone V GX SoC Bank 8


- (4,17) HSMA\_D[3:0]
- (17) HSMA\_TX\_D\_P[16:0]
- (17) HSMA\_TX\_D\_N[16:0]
- (17) HSMA\_RX\_D\_P[16:0]
- (17) HSMA\_RX\_D\_N[16:0]
- (4,17) HSMA\_CLK\_OUT\_P[2:1]
- (4,17) HSMA\_CLK\_OUT\_N[2:1]
- (4,9,17) HSMA\_CLK\_IN\_P[2:1]
- (4,9,17) HSMA\_CLK\_IN\_N[2:1]



- HSMA\_TX\_D\_P15 B13
- HSMA\_TX\_D\_N15 A13
- HSMA\_RX\_D\_P15 C13
- HSMA\_RX\_D\_N15 B12
- HSMA\_RX\_D\_P16 F14
- HSMA\_RX\_D\_N16 F15
- HSMA\_TX\_D\_P16 C12
- HSMA\_TX\_D\_N16 B11
- HSMA\_RX\_D\_P12 D11
- HSMA\_RX\_D\_N12 D10
- HSMA\_TX\_D\_P12 A9
- HSMA\_TX\_D\_N12 A8
- HSMA\_TX\_D\_P11 C7
- HSMA\_TX\_D\_N11 B7
- HSMA\_RX\_D\_P11 E9
- HSMA\_RX\_D\_N11 D9
- HSMA\_TX\_D\_P13 C8
- HSMA\_TX\_D\_N13 B8
- HSMA\_RX\_D\_P0 H14
- HSMA\_RX\_D\_N0 G13
- HSMA\_TX\_D\_P14 C10
- HSMA\_TX\_D\_N14 C9
- HSMA\_RX\_D\_P14 F13
- HSMA\_RX\_D\_N14 E13
- HSMA\_TX\_D\_P10 A6
- HSMA\_TX\_D\_N10 A5
- HSMA\_RX\_D\_P6 H8
- HSMA\_RX\_D\_N6 G8
- HSMA\_TX\_D\_P8 A4
- HSMA\_TX\_D\_N8 A3
- HSMA\_RX\_D\_P13 E12
- HSMA\_RX\_D\_N13 D12
- HSMA\_TX\_D\_P1 D6
- HSMA\_TX\_D\_N1 C5
- ENET\_FPGA\_MDIO(19) H13
- ENET\_FPGA\_MDC(19) H12
- HSMA\_TX\_D\_P9 D5
- HSMA\_TX\_D\_N9 C4

- DIFFIO\_TX\_T2p,DQ1T
- DIFFIO\_TX\_T2n,DQ1T
- DIFFIO\_RX\_T3p,DQ1T
- DIFFIO\_RX\_T3n,DQ1T
- DIFFIO\_RX\_T5p,DQS1T
- DIFFIO\_RX\_T5n,DQS1T
- DIFFIO\_TX\_T6p
- DIFFIO\_TX\_T6n,DQ1T
- DIFFIO\_RX\_T7p,DQ1T
- DIFFIO\_RX\_T7n,DQ1T
- DIFFIO\_TX\_T8p
- DIFFIO\_TX\_T8n
- DIFFIO\_TX\_T10p,DQ2T
- DIFFIO\_TX\_T10n,DQ2T
- DIFFIO\_RX\_T11p,DQ2T
- DIFFIO\_RX\_T11n,DQ2T
- DIFFIO\_TX\_T12p,DQ2T
- DIFFIO\_TX\_T12n,DQ2T
- DIFFIO\_RX\_T13p,DQS2T
- DIFFIO\_RX\_T13n,DQS2T
- DIFFIO\_TX\_T14p
- DIFFIO\_TX\_T14n,DQ2T
- DIFFIO\_RX\_T15p,DQ2T
- DIFFIO\_RX\_T15n,DQ2T
- DIFFIO\_TX\_T18p,DQ3T
- DIFFIO\_TX\_T18n,DQ3T
- DIFFIO\_RX\_T19p,DQ3T
- DIFFIO\_RX\_T19n,DQ3T
- DIFFIO\_TX\_T20p,DQ3T
- DIFFIO\_TX\_T20n,DQ3T
- DIFFIO\_RX\_T21p,DQS3T
- DIFFIO\_RX\_T21n,DQS3T
- DIFFIO\_TX\_T22p
- DIFFIO\_TX\_T22n,DQ3T
- DIFFIO\_RX\_T23p,DQ3T
- DIFFIO\_RX\_T23n,DQ3T
- DIFFIO\_TX\_T24p,DQ3T
- DIFFIO\_TX\_T24n
- DIFFIO\_RX\_T25p
- DIFFIO\_RX\_T25n
- DIFFIO\_TX\_T26p,DQ4T
- DIFFIO\_TX\_T26n,DQ4T
- DIFFIO\_RX\_T27p,DQ4T
- DIFFIO\_RX\_T27n,DQ4T
- DIFFIO\_TX\_T28p,DQ4T
- DIFFIO\_TX\_T28n,DQ4T
- DIFFIO\_RX\_T29p,DQS4T
- DIFFIO\_RX\_T29n,DQS4T
- DIFFIO\_TX\_T30p
- DIFFIO\_TX\_T30n,DQ4T
- DIFFIO\_RX\_T31p,DQ4T
- DIFFIO\_RX\_T31n,DQ4T
- DIFFIO\_TX\_T32p,DQ4T
- DIFFIO\_TX\_T32n
- DIFFIO\_RX\_T33p
- DIFFIO\_RX\_T33n
- DIFFIO\_TX\_T34p,DQ5T
- DIFFIO\_TX\_T34n,DQ5T
- DIFFIO\_RX\_T35p,DQ5T
- DIFFIO\_RX\_T35n,DQ5T
- DIFFIO\_TX\_T36p,DQ5T
- DIFFIO\_TX\_T36n,DQ5T
- DIFFIO\_RX\_T37p,DQS5T
- DIFFIO\_RX\_T37n,DQS5T
- DIFFIO\_TX\_T38p
- DIFFIO\_TX\_T38n,DQ5T
- DIFFIO\_RX\_T39p,DQ5T
- DIFFIO\_RX\_T39n,DQ5T
- DIFFIO\_TX\_T40p,DQ5T
- DIFFIO\_TX\_T40n


- F11 HSMA\_RX\_D\_P9
- E11 HSMA\_RX\_D\_N9
- E8 HSMA\_TX\_D\_P0
- D7 HSMA\_TX\_D\_N0
- J7 HSMA\_RX\_D\_P5
- H7 HSMA\_RX\_D\_N5
- B2 HSMA\_TX\_D\_P6
- B1 HSMA\_TX\_D\_N6
- B6 HSMA\_RX\_D\_P10
- B5 HSMA\_RX\_D\_N10
- C3 HSMA\_TX\_D\_P7
- B3 HSMA\_TX\_D\_N7
- K12 HSMA\_RX\_D\_P1
- J12 HSMA\_RX\_D\_N1
- D2 HSMA\_TX\_D\_P5
- C2 HSMA\_TX\_D\_N5
- G12 HSMA\_RX\_D\_P4
- G11 HSMA\_RX\_D\_N4
- E4 HSMA\_TX\_D\_P2
- D4 HSMA\_TX\_D\_N2
- K7 HSMA\_RX\_D\_P3
- K8 HSMA\_RX\_D\_N3
- E3 HSMA\_TX\_D\_P3
- E2 HSMA\_TX\_D\_N3
- G10 HSMA\_RX\_D\_P7
- F10 HSMA\_RX\_D\_N7
- E1 HSMA\_TX\_D\_P4
- D1 HSMA\_TX\_D\_N4
- J10 HSMA\_RX\_D\_P2
- J9 HSMA\_RX\_D\_N2
- E7 HSMA\_CLK\_OUT\_P2
- E6 HSMA\_CLK\_OUT\_N2
- F9 HSMA\_RX\_D\_P8
- F8 HSMA\_RX\_D\_N8
- G7 I2C\_SCL\_FPGA (10,20,26) I2C\_SCL
- F6 I2C\_SDA\_FPGA (0,6,20,26) I2C\_SDA



5CSXFC6D\_F896

R427  
R426


# Cyclone V GX SoC Transceivers and Power













# Cyclone V GX SoC Clocks

HSMA\_CLK\_IN\_P2 R412 100.1% HSMA\_CLK\_IN\_N2





# PLL







Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Cyclone V SoC FPGA Development Kit Board</b>			
Copyright (c) 2013, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321003-E1 (6XX-44184R)	E1	
Date:	Tuesday, August 05, 2014	Sheet	10 of 41

# Cyclone V GX SoC Configuration



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121	
Title	<b>Cyclone V SoC FPGA Development Kit Board</b>
Copyright (c) 2013, Altera Corporation. All Rights Reserved.	
Size	Document Number
B	150-0321003-E1 (6XX-44184R)
Date:	Tuesday, August 05, 2014
Sheet	11 of 41
Rev	E1



## JTAG

Logic 0 = pin 10 <-> pin 9 (HPS Bypass)  
Logic 1 = pin 10 <-> pin 2 (HPS Enable)

Logic 0 = pin 6 <-> pin 7 (HPS Bypass)  
Logic 1 = pin 6 <-> pin 4 (HPS Enable)

Logic 0 = pin 10 <-> pin 9 (FPGA Bypass)  
Logic 1 = pin 10 <-> pin 2 (FPGA Enable)

Logic 0 = pin 6 <-> pin 7 (FPGA Bypass)  
Logic 1 = pin 6 <-> pin 4 (FPGA Enable)

Logic 0 = pin 10 <-> pin 9 (HSMA Bypass)  
Logic 1 = pin 10 <-> pin 2 (HSMA Enable)


Logic 0 = pin 6 <-> pin 7 (HSMA Bypass)  
Logic 1 = pin 6 <-> pin 4 (HSMA Enable)

Logic 0 = pin 10 <-> pin 9 (MAX II Bypass)  
Logic 1 = pin 10 <-> pin 2 (MAX II Enable)

Logic 0 = pin 6 <-> pin 7 (HSMB Bypass)  
Logic 1 = pin 6 <-> pin 4 (HSMB Enable)


## TS5A23157 Switch Functions

When Pins 1 & 5 are:  
LOW --> NC to/from COM = ON and NO to/from COM = OFF  
HIGH --> NC to/from COM = OFF and NO to/from COM = ON



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Cyclone V SoC FPGA Development Kit Board</b>			
Copyright (c) 2013, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321003-E1	(6XX-44184R)	E1
Date:	Tuesday, August 05, 2014	Sheet	12 of 41

# 1024MB DDR3 (x32) - FPGA



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title: **Cyclone V SoC FPGA Development Kit Board**

Copyright (c) 2013, Altera Corporation. All Rights Reserved.


Size: Document Number **B**

150-0321003-E1 (6XX-44184R) E1

Date: Tuesday, August 05, 2014 Sheet 13 of 41



# 1024MB DDR3 (x32 + ECC) - HPS



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title: **Cyclone V SoC FPGA Development Kit Board**


Copyright (c) 2013, Altera Corporation. All Rights Reserved.

Size: B Document Number: **150-0321003-E1** (6XX-44184R) Rev: E1

Date: Tuesday, August 05, 2014 Sheet: 14 of 41



# FLASH, EPCQ




- When using a single x16 flash device a word consists of 16 data bits so addressing starts with FM\_A1 mapped to address bit 1 in software.



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121	
Title	<b>Cyclone V SoC FPGA Development Kit Board</b>
Copyright (c) 2013, Altera Corporation. All Rights Reserved.	
Size	Document Number
B	150-0321003-E1 (6XX-44184R)
Date:	Tuesday, August 05, 2014
Sheet	15 of 41
Rev	E1

# 5M2210 System Controller



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121


Title: **Cyclone V SoC FPGA Development Kit Board**

Copyright (c) 2013, Altera Corporation. All Rights Reserved.





Size: B Document Number: **150-0321003-E1 (6XX-44184R)** Rev: E1

Date: Tuesday, August 05, 2014 Sheet: 16 of 41


# HSMC Port A



# 10/100/1000 Ethernet - HPS




Place near KSZ9021RN PHY











# 10/100M Ethernet - FPGA



uPD60620A  
 Manufacturer = Renesas  
 PART\_NUMBER = UPD60620AGK-GAK-AX#YB1





# SDI Cable Driver, Equalizer, SMA Option and SMB




Altera Worldwide Service, Plot 6, Bayan Lepas Technoplex, Penang, Malaysia			
Title <b>Cyclone V SoC FPGA Development Kit Board</b>			
Copyright (c) 2013, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321003-E1 (6XX-44184R)	E1	
Date:	Tuesday, August 05, 2014	Sheet	20 of 41

# QSPI Flash & Reset Circuit

## QSPI FLASH




## RESET CIRCUIT














Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title	Cyclone V SoC FPGA Development Kit Board		
Size	Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
B	Document Number	150-0321003-E1	Rev E1
Date:	Friday, September 12, 2014	Sheet	21 of 41

# USB 2.0 OTG , Micro SD Card

RSETI (kΩ)	TYPICAL CURRENT LIMIT/THRESHOLD (mA)
91.78	1500
121	1145
221	632
301	466
422	333
563.12	250
∞ (Open)	0



# User I/O, RTC




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Cyclone V SoC FPGA Development Kit Board</b>			
Copyright (c) 2013, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321003-E1 (6XX-44184R)	E1	
Date:	Tuesday, August 05, 2014	Sheet	23 of 41




# UART, CAN

## UART



## CAN BUS





















RS = VCC -> Standby Mode  
 RS = GND -> High-Speed Mode  
 RS = Resistor to GND -> Slope Control




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title	Cyclone V SoC FPGA Development Kit Board		
	Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
Size	Document Number		
B	150-0321003-E1	(6XX-44184R)	Rev E1
Date:	Tuesday, August 05, 2014	Sheet 24	of 41

# On-Board USB Blaster II



# FPGA Power Monitor




Altera Corporation, 101 Innovation Drive, San Jose, CA		
Title Cyclone V SoC FPGA Development Kit Board		
Size B	Document Number 150-0321003-E1 (6XX-44184R)	Rev E1
Date:	Tuesday, September 02, 2014	Sheet 26 of 41




LTC2978  
Address Select  
PWRMON2 = 7'h5E

# HPS Power Monitor



# Power 1 - DC Input & 12V, 3.3V Output




There are totally 2x22uF+2x47uF buck cpas on DC\_IN rail, the value of C788 need to be set based on this.

There are totally 11x22uF buck cpas on 12V rail, the value of C791 need to be set based on this.

DC\_INPUT only:  
 SW5 = ON, 12V\_SHDNn = 3.3V\_SHDNn = HIGH;  
 12V\_SHDNn\_1 = 2.38V which is larger than U78's UV  
 SW5 = OFF, 12V\_SHDNn = 3.3V\_SHDNn = LOW;  
 12V\_SHDNn\_1 = 0V which is less than U78's UV

12V\_ATX only:  
 SW5 = ON, 12V\_SHDNn = LOW, 3.3V\_SHDNn = HIGH;  
 12V\_SHDNn\_1 = 1.5V which is same with U78's UV  
 SW5 = OFF, 12V\_SHDNn = 3.3V\_SHDNn = LOW;  
 12V\_SHDNn\_1 = 0V which is less than U78's UV

Don't support both DC\_INPUT and 12V\_ATX case




LTC3855EUJ  
 Manufacturer = Linear Technology  
 Manufacturer Part Num = LTC3855EUJ#PBF



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Cyclone V SoC FPGA Development Kit Board</b>			
Copyright (c) 2013, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321003-E1 (6XX-44184R)	E1	
Date:	Tuesday, August 05, 2014	Sheet	28 of 41


# Power 2



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title	Cyclone V SoC FPGA Development Kit Board	
Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321003-E1 (6XX-44184R)	E1
Date:	Monday, September 01, 2014	Sheet 29 of 41




# Power 3 - 1.5V FPGA



Altera Worldwide Service, Plot 6, Bayan Lepas Technoplex, Penang, Malaysia		
Title <b>Cyclone V SoC FPGA Development Kit Board</b> Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321003-E1 (6XX-44184R)	E1
Date:	Tuesday, August 05, 2014	Sheet 30 of 41




# Power 3 - 2.5V HPS




Altera Worldwide Service, Plot 6, Bayan Lepas Technoplex, Penang, Malaysia		
Title <b>Cyclone V SoC FPGA Development Kit Board</b>		
Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321003-E1 (6XX-44184R)	E1
Date:	Tuesday, August 05, 2014	Sheet 32 of 41

# Power 3 - 1.5V & 1.5V HPS




Altera Worldwide Service, Plot 6, Bayan Lepas Technoplex, Penang, Malaysia		
Title <b>Cyclone V SoC FPGA Development Kit Board</b> Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321003-E1 (6XX-44184R)	E1
Date:	Tuesday, August 05, 2014	Sheet 33 of 41

# Power 3 - 3.3V HPS



Altera Worldwide Service, Plot 6, Bayan Lepas Technoplex, Penang, Malaysia		
Title <b>Cyclone V SoC FPGA Development Kit Board</b> Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321003-E1 (6XX-44184R)	E1
Date:	Tuesday, August 05, 2014	Sheet 34 of 41


# Power - 1.1V\_HPS, 5.0V, 1.8V



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title	Cyclone V SoC FPGA Development Kit Board	
	Copyright (c) 2013, Altera Corporation. All Rights Reserved.	
Size	Document Number	Rev
B	150-0321003-E1 (6XX-44184R)	E1
Date:	Tuesday, August 05, 2014	Sheet 35 of 41




# Power 4 - Linear Regulators




# Power 6 - Power & Temperature Monitor

Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Cyclone V SoC FPGA Development Kit Board</b>			
Copyright (c) 2013, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321003-E1	(6XX-44184R)	E1
Date:	Tuesday, August 05, 2014	Sheet	37 of 41

# Power 7 - Cyclone V GX SoC Power



# Power 8 - Cyclone V GX SoC Ground



# Decoupling

