Intel[®] Stratix[®] 10 and Intel[®] Agilex[™] SmartVID Debug Checklist

Please use the checklist below to assist you to find out the possible causes of configuration failure due to SmartVID. You can identify the configuration failure due to SmartVID in Intel[®] Quartus[®] Prime Design Software based on the system error message as shown in example below. Please refer to Table 1 if your FPGA is operating in PMBus Master mode, and Table 2 if operating in PMBus Slave mode.

Example system error message of configuration failure due to SmartVID in Intel® Quartus® Prime Design Software

Info (18942): Configuring device index 1

Error (18950): Device has stopped receiving configuration data

Error (18948): Error message received from device: Detected hardware access error. There is a failure in accessing external hardware. (Subcode 0x0032, Info 0x00000000, Location 0x0000C400)

Error (20072): A PMBUS error has occurred during configuration. Potential errors: Incorrect VID setting in Quartus Project. The target device fails to communicate to smart regulator or PMBUS Master on board.

Error (209012): Operation failed

Table 1: PMBus Master Mode Checklist

| Check | Item |
|-------|---|
| | 1. Assign the correct pin assignment for PWRMGT_SCL & PWRMGT_SDA in Intel® Quartus® Prime |
| | Note: i) Ensure pin assignment for PWRMGT_SCL & PWRMGT_SDA are being assigned correctly in Intel® Quartus® Prime > Device > Device and Pin Options > Configuration > Configuration Pin Options ii) Incorrect pin assignment for these pins will cause configuration error due to invalid PMBus interface connection on hardware/board |
| | 2. Set the following VID parameters correctly in Intel [®] Quartus [®] Prime |
| | Bus speed |
| | Slave device type |
| | Slave device address |
| | Voltage output format |
| | For Direct mode, coefficient m, b & R |
| | For Linear mode, coefficient N |
| | Translated voltage value unit |
| | o mV or V |
| | Enable PAGE command |
| | Note: |
| | Ensure VID parameters are being set correctly in Intel® Quartus® Prime > Device > Device and Pin Options > Power Management and VID |
| | 2. Incorrect VID parameters will cause configuration error due to PMBus interface communication error |
| | 3. Slave device address is specified in hexadecimal format in Intel® Quartus® Prime |
| | 4. The page command provides the ability to configure, control and monitor through only one physical address either: |
| | b. Multiple non-PMBus devices through a PMBus device to non-PMBus device adapter or bridge |
| | |
| | 3. For PMBus on board connection |
| | Connect PWRMGT_SCL & PWRMGT_SDA pins to pull up resistor |
| | Bi-direction level shifter between FPGA and external voltage regulator |
| | |

| Note: i) PWRMGT_SCL & PWRMGT_SDA pins should connect to 1.8 V pull up resistor ii) Ensure level shifter is being placed on board between FPGA PWRMGT_SCL & PWRMGT_SDA pins and external voltage regulator iii) In general, PMBus operate with 3.3-V single-ended I/O standard. Due to limitation on FPGA that only support 1.8-V single ended I/O standard, 1.8 V <-> 3.3 V level shifter is needed in order to transfer/receive data to external voltage regulator |
|---|
| 4. External voltage regulator PMBus compliance and support the following commands > VOUT_COMMAND > READ_VOUT |
| <u>Note:</u> i) Specified command is needed to ensure FPGA's SmartVID firmware able to communicate with external voltage regulator successfully |

Table 2: PMBus Slave Mode Checklist

| Check | Item |
|-------|--|
| | Assign the correct pin assignment for PWRMGT_SCL, PWRMGT_SDA & PWRMGT_ALERT in Intel[®] Quartus[®] Prime |
| | Note: i) Ensure pin assignment for PWRMGT_SCL, PWRMGT_SDA & PWRMGT_ALERT are being assigned correctly in Intel® Quartus® Prime > Device > Device and Pin Options > Configuration > Configuration Pin Options ii) Incorrect pin assignment for these pins will cause configuration error due to invalid PMBus interface connection on hardware/board |
| | Set the following VID parameters correctly in Intel[®] Quartus[®] Prime Device address in PMBus Slave mode |
| | Note: i) Ensure VID parameters are being set correctly in Intel® Quartus® Prime > Device > Device and Pin Options > Power Management and VID ii) Incorrect VID parameters will cause configuration error due to incomplete PMBus interface communication iii) Device address is always in hexadecimal format |
| | For PMBus on board connection Connect PWRMGT_SCL, PWRMGT_SDA & PWRMGT_ALERT pins to pull up resistor Bi-direction level shifter between FPGA and external voltage regulator |
| | Note: i) PWRMGT_SCL, PWRMGT_SDA & PWRMGT_ALERT pins should connect to 1.8 V pull up resistor ii) Ensure level shifter is being placed on board between FPGA PWRMGT_SCL, PWRMGT_SDA & PWRMGT_ALERT pins and external power management controller iii) In general, PMBus operate with 3.3-V single-ended I/O standard. Due to limitation on FPGA that only support 1.8-V single ended I/O standard, 1.8 V <-> 3.3 V level shifter is needed in order to transfer/receive data to external power management controller |
| | 4. External voltage regulator PMBus compliance and support the following commands > CLEAR_FAULTS > VOUT_COMMAND |

| > STATUS_BYTE |
|---|
| <u>Note:</u> i) Specified command is needed to ensure FPGA's SmartVID firmware able to communicate with external voltage regulator successfully |
| 5. Configuration failure happen during first time configuration after power up, or during reconfiguration > If the configuration failure happens during reconfiguration, power cycle the device > Direct JTAG configuration |
| <u>Note:</u> i) If SmartVID failed to detect VOUT_COMMAND within 200 ms after PWRMGT_ALERT is asserted, device will fail configuration |

Please provide the following information when you submit a service request:

- a) Issue description
- b) Intel® Quartus® Prime Design Software version and patch (if any)
- c) Number of tested unit and the failure rate
- d) PMBus transaction log using protocol/logic analyzer or oscilloscope

Example 1: How to obtain voltage output information from voltage regulator datasheet?

In this example, ISL68137 voltage regulator is being used.

1. Gather the available voltage output format information from supported PMBus command details from page 29/54 of ISL68137 datasheet as shown in figure below

| VOUT_MODE (20h) |
|--|
| Definition: Returns the supported V _{OUT} mode. This device only supports absolute direct mode. |
| Paged or Global: Global |
| Data Length In Bytes: 1 |
| Data Format: Bit Field |
| Type: Read Only |
| Default Value: 40h |
| Units: N/A |
| Equation: N/A |
| VOUT_COMMAND (21h) |
| Definition: Sets the value of V _{OUT} when the OPERATION command is configured for PMBus nominal operation. |
| Paged or Global: Paged |
| Data Length in Bytes: 2 |
| Data Format: Direct |
| Type: R/W |
| Default Value: 0384h (900mV) |
| Units: mV |
| Equation: VOUT_COMMAND = (Direct value) |
| Range: VOUT_MIN to VOUT_MAX |
| |

- 2. Calculate the coefficient for direct data format
 - > The equation for direct data format is

$$X = \frac{1}{m}(Y \times 10^{-R} - b)$$

where:

- o X, is the calculated, real value in mV
- o m, is the slope coefficient, a 2-byte two's complement integer
- Y, is the 2-byte two's complement integer received from PMBus device
- o b, is the offset, a 2-byte two's complement integer
- o R, is the exponent, a 1-byte two's complement integer
- > By using the equation, with X = 900 and Y = 0x0384h, the value for coefficient m, b & R can be calculated, where m =1, b = 0 and R = 0. In this calculation, kindly take note that Y need to convert from hexadecimal format to decimal format (0x0384h \rightarrow 0x900d)

Example 2: How to decode PMBus transaction log?

In this example, Agilex[™] device operate as PMBus master, and ISL68137 voltage regulator operate as slave with address = 0x60h, and direct data format with coefficient m = 1, b = 0 and R = 0.

- 1. Decode transaction log from protocol analyzer.
 - a. Master send VOUT_COMMAND (0x21h) to set slave (address = 0x60h) output voltage to 850 mV (0x0352h)

| | | | | 0.1 | 326 KB | - | E 🗉 E 🗉 🕨 🖾 🗠 🔓 💣 |
|-------|--------------|--------|-----|-----|--------|------|---|
| Index | m:s.ms.us | Dur | Len | Err | S/P | Addr | Record Data |
| 0 | 0:00.000.000 | | | | | | Capture started [03/09/20 15:37:57] |
| 1 | 0:40.214.089 | 355 us | 3 B | | SP | 60 🗲 | Write Transaction 21 52 03 |
| 2 | 0:40.214.480 | 185 us | 1 B | | S | 60 | Write Transaction 8B |
| 3 | 0:40.214.665 | 270 us | 2 B | | SP | 60 | Read Transaction 4B 03* |
| 4 | 0:56.032.520 | | | | | | Capture stopped [03/09/20 15:38:54] |
| | | | | | | PM | VOUT_COMMAND Data Bytes For DiRECT Mode → Data Byte High → → Data Byte Low → 7 6 5 4 3 2 1 1 0 7 6 5 4 3 2 1 0 |
| | | | | | | | I ← Y → |

b. Master send READ_VOUT (0x8Bh) to request slave (address = 0x60h) return the actual measured output voltage value. Slave response to the request and return with the actual measured output voltage value, which is 847 mV (0x034Bh)

| | | P | | 0.82 | 26 KB | • | |) 🖻 🛣 🗠 💧 📄 💕 |
|------|--------------|----------|-----|------|-------|------|--------------------|---|
| ndex | m:s.ms.us | Dur | Len | Err | S/P | Addr | Record | Data |
| 0 | 0:00.000.000 | | | | | | Capture started | [03/09/20 15:37:57] |
| 1 | 0:40.214.089 | 355 us | 3 B | | SP | 60 | Nrite Transaction | 21 52 03 |
| 2 | 0:40.214.480 | 185 us | 1 B | | S | 60 | Write Transaction | > 8B |
| 3 | 0:40.214.665 | 270 us | 2 B | | SP | 60 | 📚 Read Transaction | 4B 03 |
| 4 | 0:56.032.520 | | | | | | Capture stopped | [03/09/20 15:38:54] |
| | | | | | | | | VOUT_COMMAND Data Bytes For DIRECT Mode |
| | | | | | | | - 7 | Data Byte High → ← Data Byte Low → 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 |

2. Decode transaction log from oscilloscope screenshot



a. Master send VOUT_COMMAND (0x21h) to set slave (address = 0x60h) output voltage to 850 mV (0x0352h)



b. Master send READ_VOUT (0x8Bh) to request slave (address = 0x60h) return the actual measured output voltage value. Slave response to the request and return with the actual measured output voltage value, which is 847 mV (0x034Bh)



Revision History

| Document Version | Changes |
|------------------|------------------|
| 2020.03.23 | Initial release. |