

## INTEL<sup>®</sup> HIGH LEVEL SYNTHESIS COMPILER **CONDENSED QUICK REFERENCE**

The Intel® High Level Synthesis Compiler takes in untimed C++ as input and generates production-quality register transfer level (RTL) code that is optimized for Intel FPGAs. The Intel HLS Compiler is available as part of Intel Quartus<sup>®</sup> Prime Design Suite.

Use this guide to guickly find declarations and attributes that you can use with the Intel HLS Compiler. For details about these declarations and attributes, see "Intel High Level Synthesis Compiler Quick Reference" in Intel High Level Synthesis Compiler Reference Manual.

Some of these declarations and attributes apply only to Intel HLS Compiler Pro Edition. For details, see the Intel High Level Synthesis **Compiler Reference Manual** 

© Intel Corporation. All rights reserved. Intel, the Intel logo, and Quartus words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

Last updated for Intel HLS Compiler Pro Edition Version 19.1 (2019.05.06)

ILS Compiler i++ Command	Optior	is	hls_bankbits( <i>b</i> <sub>0</sub> , <i>b</i> <sub>1</sub> , <i>b</i> <sub>1</sub>	a) Sp	Split the memory system into $2^{n+1}$ hanks with $(h, h) = h$	
For I++ command line it	ags, u	se thehelp hag.		2 fo	rming the bank-select bits	
Header Files			<pre>hls_numports_readonly_wr teonlv(M, N)</pre>	ri Fo	orce memory to have M	
HLS/hls.h Cor		nmon HLS attributes	hls simple dual port memo		Convenience attribute that is	
Explicit interfaces		licit interfaces	ry		equivalent to both the	
HLS/math.n Math functions		th functions		hl	s_singlepump and the	
HLS/extendedmath.n Math functions not		itrany provision integer support		hl	s_numports_readonly_writ	
HLS/ac_fixed h Arb		itrary precision fixed-point			eonly(1,1) macros	
sup		port	<pre>nis_merge("<mem_name>",     "depth")   hls_merge("<mem_name>",     "width")</mem_name></mem_name></pre>		Merge two or more local variables into a single memory system in a depth- wise I width-wise manner	
ILS/ac_fixed_math.h Arb		itrary precision fixed-point math ctions				
HLS/ac_complex.h Arb		itrary precision complex	hls init on reset		Force a static variable to be	
		nber support	hls_init_on_powerup	re	reset when the component	
HLS/stdio.h pri dur		ntf support for components			reset signal is asserted   on powerup when the FPGA is	
		ing x86 emulation				
<iostream></iostream>	Gua	ard cout and cerr statements			programmed	
with		h HLS_SYNTHESIS macro	hls_memory_impl		Implement variable or array	
			( BLOCK_KAMIMLAB )	as	block RAMs or MLABs	
Simulation API (Testbench C	)nly)		his_max_concurrency( <i>N</i> )	Sp	Specify maximum number of	
<pre>ihc_hls_enqueue</pre>		Enqueue a pipelined		pi wi	hen allowing simultaneous	
( <ptr for<br="" storage="" to="">return type) <function< td=""><td>component (with non-void</td><td colspan="2">loon iterations</td><td>op iterations</td></function<></ptr>		component (with non-void	loon iterations		op iterations	
name>, <function< td=""><td></td><td>return type) invocation</td><td></td><td></td><td></td></function<>		return type) invocation				
arguments>)						
<pre>ihc_hls_enqueue_noret</pre>		Enqueue a pipelined	thereage ii (N)	Catla	on initiation interval to N	
( <function< td=""><td>component (with void return</td><td colspan="2">#pragma ivden</td><td>op initiation interval to N</td></function<>		component (with void return	#pragma ivden		op initiation interval to N	
name>, <function arguments="">)</function>		type) invocation	#pragma ivdep     ign       safelen( <n>)     dep       array(<array_name>)     up       #pragma loop_coalesce     Cor       <n>     dov</n></array_name></n>		dependencies between iterations	
<pre>ihc_hls_component_run_all (<function name="">)</function></pre>		Simulate all enqueued				
		invocations of the			Convert nested loops of level N	
		component in the HDL			wn to single loop	
		simulator in a pipeline-	#pragma unroll <n>Unroll the#pragmaSpecify the</n>		roll the loop into N copies	
		parallel fashion			y the number of iterations	
<pre>int ihc_hls_sim_reset(void) ihc_hls_set_component</pre>		Send a reset signal to the	<pre>max_concurrency <n></n></pre>	of a loop that can execute		
		component during	s		multaneously	
		simulation, returning 1 if	#pragma	Specify the number of clock		
		Tell simulation to continue	speculated_iterations	cycles	that a loop exit condition	
wait cycle ( <function< td=""><td>running for a number of</td><td></td><td colspan="2">can take to compl</td></function<>		running for a number of		can take to compl		
name>, <wait cycles="">)</wait>		cycles after a done signal for				
		a function is observed.	Component Attributes			
			<pre>hls_max_concurrency (<n></n></pre>	›)	Specify the number of	
Local Memory Attributes			T		threads that can enter a	
hls_register   hls_memory		Implement the variable as	hls_component_ii ( <n>) Force</n>		component concurrently	
		registers   RAM blocks			Force the component to	
		Force a RAM block to be			adversely affect funy	
hls_doublepump		single   double pumped	hls scheduler target fmax mbr		Specify the target clock	
hls_numbanks(N)		Force memory system to	( <target fmax="">)</target>		frequency (in MHz)	
		have N banks			······································	
hls_bankwidth(N)		Force memory system to				
		have banks that are N bytes				
		wide				

Component Invocation Interface A	ttributes	ihc::hitsPerSymbol	How data is broken into	Algorithmic $C(\Delta C)$ Datatypes		
Component invocation interface	attributes apply to the whole		symbols	Argona mine e (Ae) Datatypes		
component	attributes upply to the whole	ihc::usesPackets	Expose startofpacket and	Arbitrary width integers (ac_int)		
component			endofpacket signals	Declarations		
hls_avalon_streaming_comp	onent Component invocation	ihc::usesValid	Expose valid signal	ac_int <n, true=""> var_name</n,>	Signed N bit integer	
(default)	interface (start, busy,	ihc::usesReady	Expose ready signal	ac int(N false) van name		
	done, stall, return) is	Streaming Interface Function Ca	all APIs	uintN var name	Unsigned w bit integer	
implemented as		T read()	Blocking call to be used in the	Debugging Tools		
ble system clave componen	conduits	<pre>void write(T data)</pre>	component	#define	Runtime tracking of ac int	
his_avaion_stave_componen	interface (start, busy	T read(bool& sop, bool&	Blocking call with sideband	DEBUG_AC_INT_WARNING	during x86 emulation, emitting	
	done stall return) is	eop)	signals to be used in the		a warning when each overflow	
	implemented in	void write(I data, bool	component		is detected	
	Control/Status Register	T tryRead(bool	Non-blocking call to be used in	#define	Runtime tracking of ac_int	
	(CSR) as Avalon-MM	&success)	ne component	DEBUG_AC_INT_ERROR	datatypes, erroring out when	
	slave interface with	<pre>bool tryWrite(T data)</pre>			the first overflow is detected	
	irq_done signal		Non-blocking call with	Arbitrary Precision Fixed-Point N	umbers (ac_fixed)	
hls_always_run_component	Component invocation	success, bool& sop, sideband signals to be used in		Declarations		
hla stall Grass wateres	interface is removed	bool tryWrite(T data.	the component	<pre>ac_fixed<n, i,="" pre="" q,<="" true,=""></n,></pre>	Signed arbitrary precision	
his_stall_free_return	Stall signal is removed	bool sop, bool eop)		O> var_name	fixed-point number	
		+	·	<pre>ac_fixed<n, false,="" i,="" pre="" q,<=""></n,></pre>	Unsigned arbitrary precision	
Parameter Interface Attributes	Parameter Interface Attributes			- O> var_name	fixed-point number	
Parameter interface attributes apply to individual function parameters.		Memory Mapped Interface Declarations		Where:		
		ibc::mm_master/datatypeAvalon_MM_master		N I otal length in bits		
ble conduit angument		/*template arguments*/ >	interface from	1 Number of bits used to	represent the integer value	
(default)	the component call interfaces	,,	component			
hls avalon slave register	his avalon slave register Parameter is in the component		Memory-Manned Template Arguments			
_argument	CSR, and can be written to over	ihc::dwidth Width of data bus in bits		Complex Numbers (ac_complex)		
	an Avalon-MM slave interface.	ihc::awidth	Width of address bus in bits	Declaration		
	Synchronous to the	ihc::aspace	Address space of interface	ac_complex <datatype></datatype>	Complex number of type	
	component call interfaces	ihc::latency	Guaranteed latency from when	initial imaginary)	datatype.	
hls_avalon_slave_memory_a	Local memory that can be read		a read command exits the			
rgument(N)	from and written to over an		component to when the	System of Tasks		
blc stable angument	Avalon-MM slave interface		external memory returns valid	ihclaunch	Marks function as a task and	
hts_stable_argument	while there is live data in the		read data.	inciddnen	launches task function	
	component	All a company and	Variable latency: set value to 0	- 1	asynchronously	
	component	inc::maxburst	Maximum number of transfers	ihc::collect	Synchronizes completion of	
Ctrooming Interfaces		ihcalign	Byte alignment of base pointer		specified task function in the	
		2.101101101	address		component	
Streaming Interface Declarations		ihc::readwrite mode	Port direction of the interface	ihc::stream	Enables streaming	
<pre>inc::stream_in<datatype, *template_anguments*=""></datatype,></pre>	Streaming input interface to the	ihc::waitrequest	Expose waitrequest signal	111	communication between	
ibc::stpopm_out/datatupe	Component		that the slave exerts when it is		different task functions	
, /*template	the component		unable to respond to a read or	ihc::stream Template Argume	nts	
arguments*/>	the component		write request	ihc::buffer	Capacity of FIFO on input data	
Streaming Interface Template Ar	guments	Memory-Mapped Function Call APIs		ihc::usesPackets	Exposes startofpacket and	
ihc::buffer	Capacity of FIFO on input data	<pre>getInterfaceAtIndex(int</pre>	Testbench function to index		endotpacket signals	
ihc::readylatency	Number of cycles between	index)	into an mm_master interface	The ihc::stream object also supports the <u>Streaming Interface Function Call APIs</u> .		
	ready signal being deasserted		object	]]		
	and when the input stream					
	can no longer accept new					
	inputs	1		1		