

## 2. Addendum to the Stratix IV Device Handbook

SIV54002-1.5

This chapter describes changes to the published version of the *Stratix IV Device Handbook*. All changes from Revision 1.4 of this chapter are now incorporated in the main handbook chapters or in *AN 612: Decision Feedback Equalization in Stratix IV Devices*.

## **Adaptive Equalization (AEQ)**

This AEQ information is now located in the *Dynamic Reconfiguration in Stratix IV Devices* chapter.

## **Decision Feedback Equalization (DFE)**

For more information about the DFE feature, refer to *AN* 612: *Decision Feedback Equalization in Stratix IV Devices*.

#### **Power-On Reset Circuitry**

The Power-On Reset Circuitry information is now located in the *Hot Socketing and Power-On Reset in Stratix IV Devices* chapter.

### **Power-On Reset Specifications**



• The Power-On Reset Specification information is now located in the *Hot Socketing and Power-On Reset in Stratix IV Devices* chapter.

© 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





<sup>•••</sup> 

# **Document Revision History**

Table 2–1 lists the revision history for this chapter.

Table 2–1.	Document Re	evision History
------------	-------------	-----------------

Date	Version	Changes	
February 2011	1.5	<ul> <li>Removed the "Decision Feedback Equalization (DFE)" section now that AN 612: Decision Feedback Equalization in Stratix IV Devices is published.</li> </ul>	
		<ul> <li>Moved the "Adaptive Equalization (AEQ)" sections to the Dynamic Reconfiguration in Stratix IV Devices chapter.</li> </ul>	
		<ul> <li>Moved the "Power-On Reset Circuitry" and "Power-On Reset Specifications" sections to the Hot Socketing and Power-On Reset in Stratix IV Devices chapter.</li> </ul>	
		<ul> <li>Minor text edits.</li> </ul>	
September 2010	1.4	<ul> <li>Added corrections for the Adaptive Equalization (AEQ) section of the Stratix IV Dynamic Reconfiguration chapter.</li> </ul>	
		<ul> <li>Added new information for the Decision Feedback Equalization (DFE) feature.</li> </ul>	
April 2010	1.3	<ul> <li>Added corrections for the "Power-On Reset Circuitry" and "Power-On Reset Specifications" sections to of the Hot Socketing and Power-On Reset in Stratix IV Devices chapter.</li> </ul>	
March 2010	1.2	<ul> <li>Moved the "Power-On Reset Circuitry", "Power-On Reset Specifications", "Correct Power-Up Sequence for Production Devices", and "Correct Power-Up Sequence for Production Devices" sections to the Hot Socketing and Power-On Reset in Stratix IV Devices chapter.</li> </ul>	
		<ul> <li>Moved the "Power-On Reset Circuit" and "JTAG TMS and TDI Pin Pull-Up Resistor Value Specification" sections to the Configuration, Design Security, Remote System Upgrades with Stratix IV Devices chapter.</li> </ul>	
		<ul> <li>Moved the "Summary of OCT Assignments" section to the I/O Features in Stratix IV Devices chapter.</li> </ul>	
February 2010	1.1	<ul> <li>Added the "Power-On Reset Circuitry", "Power-On Reset Specifications", "Correction to POR Signal Pulse Width Delay Times", "Correct Power-Up Sequence for Production Devices", "Power-On Reset Circuit", "Summary of OCT Assignments", and "JTAG TMS and TDI Pin Pull-Up Resistor Value Specification" sections.</li> </ul>	
		<ul> <li>Minor text edits.</li> </ul>	
November 2009	1.0	Stratix IV GX enhanced transceiver data rate specifications in -4 commercial speed grade.	
	1.0	<ul> <li>Initial release.</li> </ul>	