

# **Stratix IV Device Handbook**

# **Volume 3: Transceiver Configuration Guide**



101 Innovation Drive San Jose, CA 95134 www.altera.com

SIV5V3-4.4

© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





# **Contents**

Chapter Revision Dates		. v
------------------------	--	-----

### Section I. Transceiver Configuration Guide

#### Chapter 1. ALTGX Transceiver Setup Guide for Stratix IV Devices

Parameter Settings	
General Screen for the Parameter Settings	
PLL/Ports Screen for the Parameter Settings	
Ports/Calibration Screen for the Parameter Settings	
Loopback Screen for the Parameter Settings	
RX Analog Screen for the Parameter Settings	
TX Analog Screen for the Parameter Settings	
Reconfiguration Settings	
Modes Screen for the Reconfiguration Settings	
Transmitter PLL Settings	
Clocking/Interface Screen for the Reconfiguration Settings	
Protocol Settings	
8B10B Screen for the Protocol Settings	
Word Aligner Screen for the Protocol Settings	
Rate Match/Byte Order Screen for the Protocol Settings	
Protocol Settings Screen for GIGE and XAUI	
Protocol Settings Screen for the (OIF) CEI Phy Interface	
Protocol Settings Screen for PCIe	
Protocol Settings Screen for SONET/SDH	
EDA Screen	
Summary Screen	

#### **Chapter 2. Transceiver Design Flow Guide for Stratix IV Devices**

Architecture	
Device Specification	
Transceiver Configuration	
Dynamic Reconfiguration	
Clocking	
Power Supplies	
Board Design Requirements	
Implementation and Integration	
Create Transceiver Instances	
Reset and Status Signals	
Create Dynamic Reconfiguration Controller Instances	
Create Reset and Control Logic	
Create Data Processing and Other User Logic	
PPM Detector When the Receiver CDR Is Used in Manual Lock Mode	
Synchronization State Machine in Manual Word Alignment Mode	
Gear Boxing Logic	
Integrate the Design	
Compilation	
Report Files	
Fitter Summary	

Pin-Out File	
Resource Section	2–11
Verification	2–11
Functional Simulation	2–12
Guidelines to Debug Transceiver-Based Designs	2–14
Guidelines to Debug the FPGA Logic and the Transceiver Interface	2–14
Guidelines to Debug System Level Issues	2–15
Example 1: Fibre Channel Protocol Application	2–17
Phase 1—Architecture	2–17
Device Specification	2–17
Transceiver Configuration	2–18
Dynamic Reconfiguration	2–18
Clocking	2–19
Phase 2—Implementation	
Create the Transceiver Instance for an FC4G Configuration (Channel 0)	2–21
Create the Transceiver Instance for an FC1G Configuration (Channel 1)	2–30
Create the Instance for an FC4G Configuration—Transmitter Only Mode (Channel 2)	
Create the Dynamic Reconfiguration Controller (ALTGX_Reconfig) Instance	2–33
Create Reset Logic to Control the FPGA Fabric and Transceivers	2–34
Create Data Processing and Other User Logic	2–36
Phase 3—Compilation	
Phase 4—Simulating the Design	2–36
Chapter 3. ALTGX_RECONFIG Megafunction User Guide for Stratix IV Devices	
Dynamic Reconfiguration	3–1
Additional Information	

How to Contact Altera	Info-1
Typographic Conventions	Info-1

# **Chapter Revision Dates**



The chapters in this document, *Stratix IV Device Handbook Volume 3*, were revised on the following dates. Where chapters or groups of chapters are available separately, part numbers are listed.

- Chapter 1. ALTGX Transceiver Setup Guide for Stratix IV Devices Revised: January 2014 Part Number: SIV53001-4.4
- Chapter 2. Transceiver Design Flow Guide for Stratix IV Devices Revised: *February* 2011 Part Number: *SIV53002-4.1*
- Chapter 3. ALTGX\_RECONFIG Megafunction User Guide for Stratix IV Devices Revised: *February* 2011 Part Number: *SIV53004-3.1*



This section includes the following chapters:

- Chapter 1, ALTGX Transceiver Setup Guide for Stratix IV Devices
- Chapter 2, Transceiver Design Flow Guide for Stratix IV Devices
- Chapter 3, ALTGX\_RECONFIG Megafunction User Guide for Stratix IV Devices

### **Revision History**

Refer to each chapter for its own specific revision history. For information on when each chapter was updated, refer to the Chapter Revision Dates section, which appears in the full handbook.



## 1. ALTGX Transceiver Setup Guide for Stratix IV Devices

This chapter describes the options you can choose in the ALTGX MegaWizard<sup>™</sup> Plug-In Manager in the Quartus<sup>®</sup> II software to configure Stratix<sup>®</sup> IV GX and GT devices in different functional modes.

The MegaWizard Plug-In Manager in the Quartus II software creates or modifies design files that contain custom megafunction variations that can then be instantiated in a design file. You can use the MegaWizard Plug-In Manager to set the ALTGX megafunction features in the design. The ALTGX megafunction allows you to configure one or more transceiver channels. You can select the physical coding sublayer (PCS) and physical medium attachment (PMA) functional blocks depending on your transceiver configuration.

This chapter contains the following sections:

- "Parameter Settings" on page 1–4
- "Reconfiguration Settings" on page 1–28
- "Protocol Settings" on page 1–36

Start the MegaWizard Plug-In Manager using one of the following methods:

- From the Tools menu, select **MegaWizard Plug-In Manager**.
- When working in the Block Editor, click MegaWizard Plug-In Manager in the Symbol dialog box (Edit menu).
- Start the standalone version of the MegaWizard Plug-In Manager by typing the following command at the command prompt: qmegawiz.

© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Figure 1–1 shows the first page of the MegaWizard Plug-In Manager. To generate an ALTGX custom megafunction variation, select **Create a new custom megafunction variation**.





Figure 1-2 shows the second page of the MegaWizard Plug-In Manager.

To use the MegaWizard Plug-In Manager to configure a Stratix IV device, follow these steps:

- 1. Select **Stratix IV** as the device family.
- 2. Select either VHDL or Verilog HDL depending on the type of output files you want to create.
- 3. Select the **ALTGX** megafunction under the I/O section of the available megafunctions.

4. Name the output file, then **Browse** to the folder you want to save your file in and click **Next**. The **General** screen of the ALTGX MegaWizard Plug-In Manager opens (Figure 1–3).

Figure 1–2. MegaWizard Plug-In Manager (Page 2)

MegaWizard Plug-In Manager [page 2a]	×
Which megafunction would you like to customize? Select a megafunction from the list below	Which device family will you be using?       Stratix IV         Which type of output file do you want to create?       HDL         YHDL       YHDL         Yendog HDL       Meniog HDL         What name do you want for the gutput file?       Browse         C:\altera\80\188\qdesigns\my_gxb       Stratix IV         Return to this page for another create operation       Note: To compile a project successfully in the Quartus II software, your design files must be in the project directory, in the global user library specified in the User Libraries page of the Settings dialog box (Assignments menu).         Your current user library directories are:       Your current user library directories are:
	Cancel < <u>B</u> ack <u>Next</u> Finish

- I All reset and control signals are active high unless otherwise mentioned.
- I All output ports are synchronous to the data path unless otherwise specified.
- Throughout this chapter, the various functional modes and their settings are explained for Stratix IV GX and GT devices.

### **Parameter Settings**

This section describes the options available on the individual pages of the ALTGX MegaWizard Plug-In Manager for the Parameter Settings. The MegaWizard Plug-In Manager provides a warning if any of the settings you choose are illegal.

### **General Screen for the Parameter Settings**

Figure 1–3 shows the **General** screen of the ALTGX MegaWizard Plug-In Manager for the Parameter Settings.

Figure 1-3. MegaWizard Plug-In Manager—ALTGX (General Screen for the Parameter Settings)

MegaWizard Plug-In Manager [page 3 of 14]	<mark>- ×</mark>
ALTGX	
3	About Documentation
1 Parameter 2 Reconfiguration 3 Protocol 4 EDA 5 Summary	
Settings Settings Settings	
General PLL/Ports Ports/Calibration Coopback KX Analog XX Analog	·
	Currently selected <u>d</u> evice family: Stratix IV
	Match project/default
rx_datain[0] rx_datain[15.0] tx_datain[15.0] tx_datain[15.0] tx_datain[15.0] tx_datain[0	Able to implement the requested GXB
rx_cruclk[0] tx_clkout[0] tx_clkout[0] tx_clkout[0]	General Which device variation will you be using? GX V 2 V
rx_digitalreset[0]	Which protocol will you be using?
rx_analogreset[0]   Tx_frastolk tx_digitalreset[0]   PLL	Which subprotocol will you be using?
reconfig_clk	What is the operation mode?
reconfig_togxb[30]	
Protocol: Basic None	what is the number of channels?
Effective data rate: 2000 MHz inclk frequency: 200 MHz GVR Trepsentics B11 beneficient and a construction	Vinat is the deserializer block width /     Single (valid data rates: 600 Mbps - 3 750 Gbps)
RX Nem; 0.82 Exercise RX signal detection	<ul> <li>Double (valid data rates: &gt; 1.000 Gbps)</li> </ul>
VCCHTX: 16 TX Vcm: 0.6 Preemphasis Pre-tan Settion: 0	What is the channel width? 16 💌 bits
Preemphasis First Post-tap Setting: 0 Preemphasis Second Post-tap Setting: 0 Self Test mode: None	
Word alignment: sync state machine Word alignment width: 10 Word alignment pattern: 17C	
8b10b mode: normal	What would you like to base the setting on?
	VVhat is the effective data rate? 2000 Mbps
	VVhat is the input clock frequency? 250.0    MHz
	Specify base data rate

Table 1–1 lists the available functional modes and their options on the **General** screen of the MegaWizard Plug-In Manager. Depending on your configuration, you will select one of the following functional modes:

- Basic
- Basic (PMA Direct)
- Deterministic Latency
- GIGE
- (OIF) CEI Phy Interface
- PCI Express<sup>®</sup> (PCIe)
- SDI
- Serial RapidIO<sup>®</sup>
- SONET/SDH
- XAUI

If you select Basic (PMA Direct) mode, all the channels are configured with only the PMA blocks. These channels are called PMA-only channels throughout this chapter. The PMA-only channels include:

- Regular transceiver channels with PMA blocks only
- CMU channels (clock multiplier unit phase-locked loops [CMU PLLs] configured as additional transceiver channels with PMA blocks only)

Table 1–1. MegaWizard Plug-In Manager Options (General Screen for Basic Mode) (Part 1 of 11)

ALTGX Setting	Description	Reference
Which device variation will you be using?	Select <b>GX</b> or <b>GT</b> based on the Stratix IV device used in your design.	<i>DC and Switching Characteristics for Stratix IV Devices</i> chapter.
	Select the speed grade of your device. The available speed grades for the Stratix IV GX device are 2, $2\times$ , 3, and 4. The available speed grades for the Stratix IV GT device are 1, 2 and 3.	
	Determines the specific protocol under which the transceiver operates. For a specific mode, you must select the desired protocol from the following list:	
	<ul> <li>(OIF) CEI PHY Interface</li> </ul>	
	SDI	
	SONET/SDH	Transceiver Architecture in Stratix IV Devices chapter.
Which protocol will you be	XAUI	
using?	Basic	
	<ul> <li>Basic (PMA Direct)</li> </ul>	
	<ul> <li>Deterministic Latency</li> </ul>	
	GIGE	
	PCIe	
	<ul> <li>Serial RapidIO</li> </ul>	

ALTGX Setting	Description	Reference
Which subprotocol will you be using?	Basic	
	In Basic mode, the subprotocols are diagnostic modes. The available options are as follows:	
	• None—This is the normal operation of the transceiver.	
	<ul> <li>×4—In this mode, all four channels within the transceiver block are clocked from its central clock divider block to minimize transmitter channel-to-channel skew.</li> </ul>	
	<ul> <li>×8—In this mode, all eight channels in two transceiver blocks are clocked from the central clock divider of the master transceiver block to minimize transmitter channel-to-channel skew.</li> </ul>	"Basic Functional Mode" section in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
	<ul> <li>BIST—This subprotocol is applicable only for Receiver and Transmitter operation mode. This mode loops the parallel data from the built-in self test (BIST) (non-PRBS) back to the BIST verifier in the receiver path. Parallel loopback is allowed only in Basic double-width mode.</li> </ul>	
	<ul> <li>PRBS—This subprotocol is applicable only for <b>Receiver and Transmitter</b> operation mode.This is another Serial Loopback mode but with the pseudo-random binary sequence (PRBS) BIST block active. The PRBS pattern depends on the serializer/deserializer (SERDES) factor.</li> </ul>	
	Basic (PMA Direct)	
	<ul> <li>None—This is the normal mode of operation in which each channel is treated independently.</li> </ul>	"Basic PMA Direct Functional Mode" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.
	XN—In this mode, the "N" in XN represents the number of channels in the bonded configuration. All N channels are clocked by the same transmit clock from the central clock divider block to minimize transmitter channel-to-channel skew.	
	Deterministic Latency	
	<ul> <li>×1—In this mode, you can have up to two configured channels per transceiver block. Each channel uses one CMU PLL and its feedback path to compensate for the uncertain latency.</li> </ul>	"Deterministic Latency Mode" section in the <i>Transceiver</i> Architecture in Stratix IV
	<ul> <li>×4—In this mode, you can have up to four configured channels per transceiver block. All channels use one CMU PLL per block and its feedback path to compensate for the uncertain latency.</li> </ul>	Devices chapter.

#### Table 1–1. MegaWizard Plug-In Manager Options (General Screen for Basic Mode) (Part 2 of 11)

ALTGX Setting	Description	Reference
	PCIe	
	In PCIe mode, there are six subprotocols:	
	<ul> <li>Gen1 ×1—The transceiver is configured as a single-lane PCle link for a 2.5 Gbps data rate.</li> </ul>	
	<ul> <li>Gen1 ×4—The transceiver is configured as a four-lane PCIe link for a data rate of 2.5 Gbps.</li> </ul>	"PCIa Mada" in the
	<ul> <li>Gen1 ×8—The transceiver is configured as an eight-lane PCIe link for a data rate of 2.5 Gbps.</li> </ul>	Transceiver Architecture in Stratix IV Devices chapter.
	<ul> <li>Gen2 ×1—The transceiver is configured as a single-lane PCIe link for a 5.0 Gbps data rate.</li> </ul>	
	<ul> <li>Gen2 ×4—The transceiver is configured as a four-lane PCIe link for a data rate of 5.0 Gbps.</li> </ul>	
Which subprotocol will you be using?	<ul> <li>Gen2 ×8—The transceiver is configured as an eight-lane PCIe link for a data rate of 5.0 Gbps.</li> </ul>	
	SDI	
	In SDI mode, the two available subprotocols are:	"SDI Mode" in the Transceiver
	<ul> <li>3G—third-generation (3 Gbps) SDI at 2967 Mbps or 2970 Mbps.</li> </ul>	Architecture in Stratix IV Devices chapter.
	<ul> <li>HD—high-definition SDI at 1483.5 Mbps or 1485 Mbps.</li> </ul>	
	SONET/SDH	
	In SONET/SDH mode, the three available subprotocols and their data rates are:	"SONET/SDH Mode" in the
	<ul> <li>OC-12—622 Mbps</li> </ul>	<i>Transceiver Architecture In</i> <i>Stratix IV Devices</i> chapter.
	<ul> <li>OC-48—2488.32 Mbps</li> </ul>	on and the Borrood on apren
	<ul> <li>OC-96—4976.64 Mbps</li> </ul>	
	Deterministic Latency	
	GIGE	
Enforce default settings for this protocol.	(OIF) CEI PHY Interface	
	PCIe	_
	SONET/SDH	
	XAUI	
	If you select this option, all mode-specific ports and settings are used.	

#### Table 1–1. MegaWizard Plug-In Manager Options (General Screen for Basic Mode) (Part 3 of 11)

ALTGX Setting	Description	Reference
	Basic	
	Basic (PMA Direct)	
	Deterministic Latency	
	SDI	
	Serial RapidIO	
	SONET/SDH	
What is the operation mode?	The available operation modes are <b>Receiver only</b> , <b>Transmitter only,</b> and <b>Receiver and Transmitter</b> .	
	For Basic (PMA Direct) xN mode, the available operation modes are <b>Transmitter only</b> and <b>Receiver and</b> <b>Transmitter</b> . However, if you set the subprotocol to <b>None</b> , the available operation modes are <b>Receiver only</b> , <b>Transmitter only</b> , and <b>Receiver and Transmitter</b> .	
	GIGE	
	The available operation modes are <b>Transmitter only</b> , and <b>Receiver and Transmitter</b> .	—
	PCle	
	XAUI	_
	Only Receiver and Transmitter mode is allowed.	

Table 1–1. MegaWizard Plug-In Manager Options (General Screen for Basic Mode) (Part 4 of 11)

ALTGX Setting	Description	Reference
	Basic	
	Basic (PMA Direct)	
	Deterministic Latency	
	SDI	_
	Serial RapidIO	
	The number of channels required with the same configuration. This option determines how many identical channels this ALTGX instance contains.	
	GIGE	
	(OIF) CEI PHY Interface	
	SONET/SDH	_
What is the number of channels?	This option allows you to select how many channels this ALTGX instance contains. In these modes, the number of channels increments by one.	
	PCIe	
	This is the number of channels required with the same configuration.	
	<ul> <li>In a ×4 subprotocol, the number of channels increments by 4.</li> </ul>	—
	<ul> <li>In a ×8 subprotocol, the number of channels increment by 8.</li> </ul>	
	XAUI	
	This option allows you to select how many identical channels this ALTGX instance contains. In XAUI mode, the number of channels increments by 4.	—

#### Table 1–1. MegaWizard Plug-In Manager Options (General Screen for Basic Mode) (Part 5 of 11)

ALTGX Setting	Description	Reference	
	Basic		
	Basic (PMA Direct)	"Basic Single-Width Mode	
	Deterministic Latency	Configurations" and "Basic	
	This option sets the transceiver data path width.	Double-Width Mode	
	• <b>Single-width</b> —This mode operates from 600 Mbps to 3.75 Gbps.	Configurations "sections in the Transceiver Architecture in Stratix IV Devices chapter	
	<ul> <li>Double-width—This mode operates from 1 Gbps to 8.5 Gbps.</li> </ul>		
	GIGE		
	PCIe		
	SDI		
	Serial RapidIO	—	
What is the deserializer block	XAUI		
width?	These modes only operate in single-width mode. Double-width mode is not allowed.		
	(OIF) CEI PHY Interface		
	The (OIF) CEI PHY Interface mode only operates in double-width mode. Single-width mode is not allowed.	—	
	SONET/SDH		
	This option allows you to set the transceiver data path width.		
	<ul> <li>Single-width—Selected automatically in OC-12 and OC-48 configurations. The transceiver data path width is 8 bits.</li> </ul>	_	
	<ul> <li>Double-width—Selected automatically in OC-96 configurations. The transceiver data path width is 16 bits.</li> </ul>		

Table 1–1. MegaWizard Plug-In Manager Options (General Screen for Basic Mode) (Part 6 of 11)

ALTGX Setting	Description	Reference	
	Basic		
	Deterministic Latency		
	This option determines the FPGA fabric-Transceiver interface width.		
	<ul> <li>Single-width mode—Selecting 8 or 10 bits bypasses the byte serializer/deserializer. Selecting 16 or 20 bits uses the byte serializer/deserializer.</li> </ul>		
	<ul> <li>Double-width mode—Selecting 16 or 20 bits bypasses the byte serializer/deserializer. Selecting 32 or 40 bits uses the byte serializer/deserializer.</li> </ul>		
	Basic (PMA Direct)		
	This option determines the FPGA fabric-Transceiver interface width.		
	Single-width mode—You can select 8 or 10 bits.		
	Double-width mode— You can select 16 or 20 bits.		
	GIGE		
	This option determines the FPGA fabric-Transceiver interface width. In GIGE mode, only 8 bits are allowed.	"Byte Serializer" and "Byte	
What is the channel width?	(OIF) CEI PHY Interface	Deserializer" sections in the	
	This option selects the FPGA fabric-Transceiver width. In (OIF) CEI PHY Interface mode, only 32 bits are allowed.	Stratix IV Devices chapter.	
	PCIe		
	This option determines the FPGA fabric-Transceiver interface width.		
	<ul> <li>In PCIe Gen1 (2.5 Gbps) mode, 8 and 16 bits are allowed.</li> </ul>		
	• In PCIe Gen2 (5 Gbps) mode, only 16 bits are allowed.		
	SDI		
	This option determines the FPGA fabric-Transceiver interface width:		
	<ul> <li>HD mode—10-bit and 20-bit channel widths are allowed.</li> </ul>		
	<ul> <li>3G mode—only 20-bit channel width is allowed.</li> </ul>		
	<ul> <li>10-bit configuration—the byte serializer is not used.</li> </ul>		
	<ul> <li>20-bit configuration—the byte serializer is used.</li> </ul>		
	Serial RapidIO		
	The channel width is fixed to 16 in Serial RapidIO mode.		

#### Table 1–1. MegaWizard Plug-In Manager Options (General Screen for Basic Mode) (Part 7 of 11)

ALTGX Setting	Description	Reference
	SONET/SDH	
	This option selects the FPGA fabric-Transceiver interface width. Depending on your subprotocol selection, choose one of the following:	"Byte Serializer" and "Byte
What is the channel width?	8 bits for OC-12 mode	Deserializer" sections in the
	16 bits for OC-48 mode	Iransceiver Architecture in Stratix IV Devices chapter
	<b>32 bits</b> for OC-96 mode	
	XAUI	
	XAUI mode only operates in single-width mode.	
	Basic	
	Basic (PMA Direct)	
	You can select one of the following options:	
What would you like to base the setting on?	Data rate—Selecting this option allows you to enter the transceiver channel serial data rate. Based on the value you enter, the ALTGX MegaWizard Plug-In Manager populates the input reference clock frequency options in the What is the input clock frequency? field. The ALTGX MegaWizard Plug-In Manager determines these input reference clock frequencies depending on the available multiplier settings.	
	<ul> <li>Input clock frequency—Selecting this option allows you to enter your input clock frequency. Based on the value you enter, the ALTGX MegaWizard Plug-In Manager populates the data rate options in the What is the effective data rate? field. The ALTGX MegaWizard Plug-In Manager determines these data rate options depending on the available multipler settings.</li> </ul>	

Table 1–1. MegaWizard Plug-In Manager Options (General Screen for Basic Mode) (Part 8 of 11)

ALTGX Setting	Reference		
	Basic		
	Basic (PMA Direct)		
	Deterministic Latency		
	If you select the Data Rate option in the What would you like to base the setting on? field, the ALTGX MegaWizard Plug-In Manager allows you to specify the effective serial data rate value in this field.	_	
	<ul> <li>If you select the Input Clock Frequency option in the What would you like to base the setting on? field, the ALTGX MegaWizard Plug-In Manager displays the list of effective serial data rates in this field.</li> </ul>		
	GIGE		
	This option is not available in <b>GIGE</b> mode. The transceiver channel serial data rate is fixed to 1250 Mbps in this mode.	—	
	(OIF) CEI PHY Interface		
	The allowed effective data rate is between 3125 Mbps and 6500 Mbps. Enter the transceiver channel's serial data rate in this field.		
	PCIe		
What is the effective data rate?	This option is not available in PCIe mode. The defaults are:	_	
	<ul> <li>2500 Mbps for PCIe Gen1 mode.</li> </ul>		
	<ul> <li>5000 Mbps for PCIe Gen 2 mode.</li> </ul>		
	SDI		
	The effective data rate is fixed at:		
	<ul> <li>2967 Mbps or 2970 Mbps in 3G mode.</li> </ul>	—	
	<ul> <li>1483.5 Mbps or 1485 Mbps in HD mode.</li> </ul>		
	Serial RapidIO		
	Enter one of these three data rates in this option:		
	<ul> <li>1250 Mbps.</li> </ul>	—	
	<ul> <li>2500 Mbps.</li> </ul>		
	<ul> <li>3125 Mbps.</li> </ul>		
	SONET/SDH		
	The effective data rate is fixed at:		
	<ul> <li>622 Mbps in OC-12 mode.</li> </ul>	—	
	2488.32 Mbps in OC-48 mode.		
	<ul> <li>4976 Mbps in OC-96 mode.</li> </ul>		
	XAUI		
	The effective data rate can be from 3125 Mbps to 3750 Mbps.	_	

#### Table 1–1. MegaWizard Plug-In Manager Options (General Screen for Basic Mode) (Part 9 of 11)

ALTGX Setting	Description	Reference	
	Basic		
	Basic (PMA Direct)		
	If you select the Input Clock Frequency option in the What would you like to base the setting on? field, the ALTGX MegaWizard Plug-In Manager allows you to specify the input reference clock frequency in this field.		
	If you select the Data Rate option in the What would you like to base the setting on? field, the ALTGX MegaWizard Plug-In Manager displays the list of input reference clock frequencies in this field.		
	Deterministic Latency		
	GIGE		
	(OIF) CEI PHY Interface		
	SDI	"Input Reference Clocking" section in the <i>Transceiver</i> <i>Clocking in Stratix IV Devices</i> chapter.	
	SONET/SDH		
What is the input clock frequency?	Based on the effective data rate value in the <b>What is the</b> <b>effective data rate?</b> field, the ALTGX MegaWizard Plug-In Manager determines the input reference clock frequencies depending on the available multiplier settings.		
	PCIe		
	This option is not available in PCIe mode. The input reference clock frequency is fixed to 100 MHz in PCIe mode.		
	Serial RapidIO		
	This option provides the available input reference clock frequencies depending on whether your effective serial data rate is 1250 Mbps, 2500 Mbps, or 3125 Mbps and the available multiplier settings.		
	XAUI		
	This option provides the available input reference clock frequencies depending on whether your effective serial data rate is 3125 Mbps or 3750 Mbps and the available multiplier settings.		

Table 1–1. MegaWizard Plug-In Manager Options (General Screen for Basic Mode) (Part 10 of 11)

ALTGX Setting	Description	Reference
	Basic	
	Basic (PMA Direct)	
	The ALTGX MegaWizard Plug-In Manager provides you the <b>base data rate</b> options for the CMU/advanced technology extended (ATX) PLL and receiver clock data recovery (CDR).	_
	If you select a value in this field that is greater than the value in the <b>What is the effective data rate?</b> field, the ALTGX MegaWizard Plug-In Manager enables the appropriate local clock divider values. The local divider is present in the receiver channels.	
	GIGE	
	This option is not available in this mode because the data rate is fixed. The ALTGX MegaWizard Plug-In Manager provides you the base data rate options for the CMU PLL and receiver CDR.	—
	(OIF) CEI PHY Interface	
Specify bace data rate	Serial RapidIO	
Specify base data fate.	XAUI	_
	This option is not available in these modes. The ALTGX MegaWizard Plug-In Manager provides you the base data rate options for the CMU PLL and receiver CDR.	
	PCIe	
	For Gen1 ×1, an optional base data rate of either 2500 or 5000 Mbps is available.	
	SDI	
	This option is not available this mode as the data rate is fixed in 3G and HD modes. The ALTGX MegaWizard Plug-In Manager provides you the base data rate options for the CMU PLL and receiver CDR.	—
	SONET/SDH	
	This option is not available in this mode as the data rates are fixed in OC-12, OC-48, and OC-96 modes. The ALTGX MegaWizard Plug-In Manager provides you the base data rate options for the CMU PLL and receiver CDR in this option.	—

#### Table 1–1. MegaWizard Plug-In Manager Options (General Screen for Basic Mode) (Part 11 of 11)

### **PLL/Ports Screen for the Parameter Settings**

Figure 1–4 shows the **PLL/Ports** screen of the ALTGX MegaWizard Plug-In Manager for the Parameter Settings.





Table 1–2 lists the available options on the **PLL/ports** screen of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.

Table 1-2.	MegaWizard	<b>Plug-In Manage</b>	er Options (PLL/Ports	Screen) (Part 1 of 3
------------	------------	-----------------------	-----------------------	----------------------

ALTGX Setting Description		Reference	
Train receiver clock and data recovery (CDR) from pll_inclk.	If you select this option, the input reference clock to the CMU PLL trains the receiver CDR.	Table 1-77 in the TransceiverArchitecture in Stratix IV Deviceschapter.	
Use ATX Transmitter PLL	This option is only available for certain data rates. Refer to the <i>DC and Switching Characteristics for</i> <i>Stratix IV Devices</i> chapter for the supported data rates. This option enables the auxiliary transmitter PLL. This is a low-jitter PLL that resides between the transceiver blocks and can be used as a transmitter PLL.	"Auxiliary Transmit (ATX) PLL Block" section in the <i>Transceiver Architecture</i> <i>in Stratix IV Devices</i> , the <i>Transceiver</i> <i>Clocking in Stratix IV Devices</i> chapter, and the <i>DC and Switching</i> <i>Characteristics for Stratix IV Devices</i> section.	

ALTGX Setting	Description	Reference
Enable PLL phase frequency detector (PFD) feedback to compensate latency uncertainty in tx_dataout and tx_clkout paths relative to the reference clock.	This option applies only when you select <b>Deterministic Latency</b> functional mode.	"CMU PLL Feedback" section in the <i>Transceiver Architecture in Stratix IV</i> <i>Devices</i> chapter.
What is the TX PLL bandwidth mode?	The available options are <b>Auto, Low</b> , <b>Medium</b> , and <b>High</b> . Select the appropriate option based on your system requirements.	"PLL Bandwidth Setting" section in the <i>Transceiver Architecture in Stratix</i> <i>IV Devices</i> chapter and the <i>DC and</i> <i>Switching Characteristics for Stratix</i> <i>IV Devices</i> section.
What is the receiver CDR bandwidth mode?	The available options are <b>Auto, Low, Medium</b> , and <b>High</b> . Select the appropriate option based on your system requirements.	"Clock and Data Recovery Unit" section in the <i>Transceiver Architecture</i> <i>in Stratix IV Devices</i> chapter and the <i>DC and Switching Characteristics for</i> <i>Stratix IV Devices</i> section.
What is the acceptable PPM threshold between the receiver CDR VCO and the receiver input reference clock?	In Automatic Lock mode, the CDR remains in Lock-to-Data (LTD) mode as long as the parts per million (PPM) difference between the CDR VCO output clock and the input reference clock is less than the PPM value that you set in this option. If the PPM difference is greater than the PPM value that you set in this option, the CDR switches to Lock-to-Reference (LTR) mode.	"Automatic Lock Mode" section in the <i>Transceiver Architecture in Stratix IV</i> <i>Devices</i> chapter.
	The range of values available in this option is $\pm 62.5$ ppm to $\pm 1000$ ppm. <sup>(1)</sup>	
Optional Ports		
Create a gxb_powerdown port to power down the transceiver block.	When asserted, this signal powers down the entire transceiver block. If none of the channels are instantiated in a transceiver block, the Quartus II software automatically powers down the entire transceiver block.	"User Reset and Power Down Signals" section in the <i>Reset Control</i> <i>and Power Down in Stratix IV Devices</i> chapter.
Create a pll_powerdown port to power down the TX PLL.	Each transceiver block has two CMU PLLs. Each CMU/ATX PLL has a dedicated power down signal called pll_powerdown. This signal powers down the CMU/ATX PLL.	"User Reset and Power Down Signals" section in the <i>Reset Control</i> <i>and Power Down in Stratix IV Devices</i> chapter.
Create a rx_analogreset port for the analog portion of the receiver.	The receiver analog reset port is available in <b>Receiver only</b> and <b>Receiver and Transmitter</b> operation modes. This resets part of the analog portion of the receiver CDR in the receiver channel. Altera recommends using this port to implement the recommended reset sequence. The minimum pulse width is two parallel clock cycles.	"User Reset and Power Down Signals" in the <i>Reset Control and</i> <i>Power Down in Stratix IV Devices</i> chapter.

Table 1–2. MegaWizard Plug-In Manager Options (PLL/Ports Screen) (Part 2 of 3)

ALTGX Setting	Description	Reference
Create a rx_digitalreset port for the digital portion of the receiver.	The receiver digital reset port is available in <b>Receiver only</b> and <b>Receiver and Transmitter</b> operation modes. This resets the PCS portion of the receiver channel. Altera recommends using this port to implement	"User Reset and Power Down Signals" section in the <i>Reset Control</i> and Power Down in Stratix IV Devices chapter.
	pulse width is two parallel clock cycles.	
Create a tx_digitalreset port for the digital portion of	The transmitter digital reset port is available in <b>Transmitter only</b> and <b>Receiver and Transmitter</b> operation modes. This resets the PCS portion of the transmitter channel.	"User Reset and Power Down Signals" section in the <i>Reset Control</i>
the transmitter.	Altera recommends using this port to implement the recommended reset sequence. The minimum pulse width is two parallel clock cycles.	chapter.
Create a pll_locked port to indicate PLL is in lock with the reference input clock.Each CMU/ATX PLL has a dedicated pll_locked signal that is fed to the FPGA fabric to indicate when the PLL is locked to the input reference clock		"Transceiver Reset Sequences" section in the <i>Reset Control and</i> <i>Power Down in Stratix IV Devices</i> chapter.
Create an rx_locktorefclk port to lock the RX CDR to the reference clock.	When this signal is asserted high, the LTR/LTD controller forces the receiver CDR to lock to the phase and frequency of the input reference clock. $\binom{1}{2}$	"LTR/LTD Controller" section in the <i>Transceiver Architecture in Stratix IV</i> <i>Devices</i> chapter.
Create an $rx\_locktodata$ port to lock the RX CDR to the received data.When this signal is asserted high, the LTR/LTD controller forces the receiver CDR to lock to the received data. (1), (2)		"LTR/LTD Controller" section in the <i>Transceiver Architecture in Stratix IV Devices</i> chapter.
Create an rx_pll_locked port to indicate RX CDR is locked to the input reference clock.	<ul> <li>In LTR mode, this signal is asserted high to indicate that the receiver CDR has locked to the phase and frequency of the input reference clock.</li> </ul>	"Lock-to-Reference (LTR) Mode" section in the <i>Transceiver Architecture</i> <i>in Stratix IV Devices</i> chapter.
	In LTD mode, this signal has no significance. (1) This signal is asserted high to indicate that the	
Create an rx_freqlocked port to indicate RX CDR is locked to the received data.	receiver CDR has switched from LTR to LTD mode. This signal has relevance only in Automatic Lock mode and may be required to control the transceiver resets, as described in the User Reset and Power Down Signals section in the Reset Control and Power Down in Stratix IV Devices chapter. <sup>(1)</sup>	"LTR/LTD Controller" section in the <i>Transceiver Architecture in Stratix IV</i> <i>Devices</i> chapter.

Table 1–2. MegaWizard Plug-In Manager Options (PLL/Ports Screen) (Part 3 of 3)

Notes to Table 1-2:

(1) LTR mode is lock-to-reference mode and LTD mode is lock-to-data mode.

(2) When  $rx\_locktorefclk$  and  $rx\_locktodata$  are both asserted high,  $rx\_locktodata$  takes precedence over  $rx\_locktorefclk$ , forcing the CDR to lock to the received data. When both these signals are de-asserted, the LTR/LTD controller is configured in Automatic Lock mode.

### **Ports/Calibration Screen for the Parameter Settings**

Figure 1–5 shows the **Ports/Calibration** screen of the ALTGX MegaWizard Plug-In Manager for the Parameter Settings.



▼ MegaWizard Plug-In Manager [page 5 of 14]	<mark>–</mark> ×
ALTGX	About Documentation
Parameter         Reconfiguration         Protocol         EDA         Summary           Settings         Settings         General         PLL/Ports         Ports/Calibration         Loopback         Rx Analog         Tx Analog	<b>⊳</b>
rx_datain[3.0]       rx_dataout[79.0]         bt_detain[79.0]       rx_dataout[3.0]         pl_inclk       rx_ckout[3.0]         rx_cruck[3.0]       rx_ckout[3.0]         rx_cruck[3.0]       rx_ckout[3.0]         pl_powerdown[0]       reconfig_fromgxb(16.0]         cal_bls_colk       reconfig_togxb(3.0]         reconfig_togxb(3.0]       reconfig_tromgxb(16.0]         reconfig_togxb(3.0]       reconfig_tromgxb(16.0]         reconfig_togxb(3.0)       reconfig_togxb(3.0)         reconfig_togxb(3.0)	Able to implement the requested OXB   Optional Ports/Controls  Create 'x_signaldetect' port to indicate data input signal detection  Create 'x_phase_comp_fifo_error' output port  Create 'x_phase_comp_fifo_error' output port  Create 'x_coreckl' port to connect to the read clock of the RX phase compensation FFO  Create 'x_coreckl' port to connect to the write clock of the TX phase compensation FFO  Note: To use the 'x_coreckl' port or 'x_coreckl' port, you must set the 'GXB 0 PPM core clock settings' in the Quartus Assignment Editor  Create tx_forceelecidle' input port  Calibration Block Settings  Calibration Block Settings  Calibration block  Note: Calibration circuitries are needed for all transceivers. All transceiver channels connected to the same calibration block must use the same calibration block clock and power down signals
	General Analog Settings           What is the Analog Power(VCCA_L/R)?         AUTO V

Table 1–3 lists the available options on the **Ports/Calibration** screen of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation. Unless indicated otherwise, the options apply to all functional modes.

Table 1-3	. MegaWizard	Plug-In I	Manager Options	(Ports/Calibration Screen)	(Part 1 of 3)
-----------	--------------	-----------	-----------------	----------------------------	---------------

ALTGX Setting	Description	Reference
Optional Ports/Controls		
Create an rx_signaldetect port to indicate data input signal detection.	This port is only available in <b>Basic</b> and <b>PCIe</b> mode.	"Signal Threshold Detection Circuitry" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.
Enable TX Phase Comp FIFO in register mode.	This option is only available in <b>Deterministic Latency</b> mode.	"Deterministic Latency" section in the <i>Transceiver Architecture in Stratix IV</i> <i>Devices</i> chapter.
Create an rx_phase_comp_fifo_error Output port.	This output port indicates a Receiver Phase Compensation FIFO overflow or under-run condition.	"Receiver Phase Compensation FIFO Error Flag" section in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter.

ALTGX Setting	Description	Reference		
Create a tx_phase_comp_fifo_error Output port.	This output port indicates a Transmitter Phase Compensation FIFO overflow or under-run condition.	"TX Phase Compensation FIFO Status Signal" section in the <i>Transceiver</i> Architecture in Stratix IV Devices chapter.		
Create an rx_coreclk port to connect to the read clock of the RX phase compensation FIFO.	You can clock the parallel output data from the receiver using this optional input port. This port allows you to clock the read side of the Receiver Phase Compensation FIFO with a user-provided clock (FPGA fabric clock, FPGA fabric-Transceiver interface clock, or input reference clock).	"FPGA Fabric-Transceiver Interface Clocking" section in the <i>Transceiver</i> <i>Clocking in Stratix IV Devices</i> chapter.		
Create a tx_coreclk port to connect to the write clock of the TX phase compensation FIFO.	You can clock the parallel transmitter data generated in the FPGA fabric using this optional input port. This port allows you to clock the write side of the Transmitter Phase Compensation FIFO with a user-provided clock (FPGA fabric clock, FPGA fabric-Transceiver interface clock, or input reference clock).	"FPGA Fabric-Transceiver Interface Clocking" section in the <i>Transceiver</i> <i>Clocking in Stratix IV Devices</i> chapter.		
Create a tx_forceelecidle input port	In Basic and PCIe modes, this optional input signal places the transmitter buffer in the electrical idle state.	"Transceiver Channel Architecture" section in the <i>Transceiver Architecture in Stratix IV</i> <i>Devices</i> chapter.		
Use calibration block.	The calibration block is always enabled.	"Calibration Blocks" section in the <i>Transceiver Architecture in Stratix IV</i> <i>Devices</i> chapter.		

Table 1–3. MegaWizard Plug-In Manager Options (Ports/Calibration Screen) (Part 2 of 3)

ALTGX Setting Description		Reference	
Create an active high cal_blk_powerdown to power down the calibration block.	Asserting this signal high powers down the calibration block. A high-to-low transition on this signal restarts calibration.	"Input Signals to the Calibration Block" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.	
	The options available for selection are based on what you specify in the <b>Specify base data rate</b> option:		
	• <b>3.3 V</b> —Available up to 11.3 Gbps for Stratix IV GT devices only.		
	<b>3.0 V</b> —Available up to 8.5 Gbps.		
	<b>2.5 V</b> —Available up to 4.25 Gbps.	"Conoral Doguiromento to Combine	
What is the Analog Power (V <sub>CCA_L/R</sub> )?	<ul> <li>AUTO—The ALTGX MegaWizard Plug-In Manager automatically sets V<sub>CCA_L/R</sub> to 2.5 V for the VCO data rates less than 4.25 Gbps.</li> </ul>	Channels" section in the <i>Configuring</i> <i>Multiple Protocols and Data Rates in</i> <i>Stratix IV Devices</i> chapter.	
	or		
	V <sub>CCA_L/R</sub> to <b>3.0 V</b> for the VCO data rates greater than 4.25 Gbps.		
	It is up to you to connect the correct voltage supply to the $v_{\rm CCA\_L/R}$ pins on the board.		

Tahle 1_3	MenaWizard Plun	In Manager (	Intions (Ports/	Calibration Screen	1	(Part 3 of 3)
Iable 1-5.	wcyawizai u riuy	-III Mallayti u	7µ110115 (F0115/	ualinialiuli suleeli	, ,	(rait o ui o)

### **Loopback Screen for the Parameter Settings**

Figure 1–6 shows the **Loopback** screen of the ALTGX MegaWizard Plug-In Manager for the Parameter Settings.



▶ MegaWizard Plug-In Manager [page 6 of 14]	<b>— ×</b>
ALTGX	
	About
1 Parameter 2 Reconfiguration 3 Protocol 4 EDA 5 Summary	
Settings Settings Settings	
General > PLL/Ports > Ports/Calibration > Loopback > Rx Analog > Tx Analog >	
	Able to implement the requested GXB
rx datain[3.0] rx dataout[79	
tx_datain[790] Peter. Plase comp FIFC and tx_dataout[3	Which loopback option would you like?
rx cruck(3.0)	
rx_analogreset[30] reconfig_fromgxb[16	
cal blk clk rst bitslipboundaryselectout[19	
	<ul> <li>Serial loopback</li> </ul>
reconfig_clk	(Loopback from the Transmitter serializer output to Receiver deserializer input)
tx_bitslipboundaryselect[19.0]	in post, j
Operation mode: Receiver and Transmitter Effective data rate: 2967 Mbps	Reverse Loopback Option
incik frequency: 148.55 MHz GXB Transmiter PLL bandwidth mode: Auto RX PLL bandwidth mode: Auto	
RX Vom U.82 Force RX signal detection	Which reverse loopback option would you like?
TX V&m: 0.66 Preemphasis Pre-tap Setting: 0 Preemphasis First Post-tap Setting: 20	
Preemphasis Second Post-tap Setting: 0 Self Test mode: None Word alignment: bitslip	• No reverse looppack
Word alignment width: 10 Word alignment pattern: 17C	Decimination and all form (CDD)
	(Loopback before the Receiver CDR to the Transmitter buffer)
	Reverse serial loopback
	(Loopback after the Receiver CDR to the Transmitter buffer)

Table 1–4 lists the available options on the **Loopback** screen of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.

Table 1-4. MegaWizard Plug-In Manager Options (Lpbk Screen)

ALTGX Setting	Description	Reference	
	There are two options available:		
	No loopback—This is the default mode.		
Which loopback option would you like?	<ul> <li>Serial loopback—If you select serial loopback, the rx_seriallpbken port is available to control the serial loopback feature dynamically.</li> </ul>	"Serial Loopback" section in the <i>Transceiver Architecture</i> <i>in Stratix IV Devices</i>	
	<ul> <li>1'b1—enables serial loopback</li> </ul>	chapter.	
	<ul> <li>1'b0—disables serial loopback</li> </ul>		
	This signal is asynchronous to the receiver datapath.		
	There are three options available:		
	No reverse loopback—This is the default mode.		
Which reverse loopback option would you like?	<ul> <li>Reverse Serial loopback (pre-CDR)—This is the loopback before the receiver's CDR block to the transmitter buffer. The receiver path in PCS is active but the transmitter side is not.</li> </ul>	"Loopback Modes" section in the <i>Transceiver</i> Architecture in Stratix IV Devices chapter.	
	<ul> <li>Reverse Serial loopback—This is a loopback after the receiver's CDR block to the transmitter buffer. The receiver path in PCS is active but the transmitter side is not.</li> </ul>		

### **RX Analog Screen for the Parameter Settings**

Figure 1–7 shows the **RX Analog** screen of the ALTGX MegaWizard Plug-In Manager for the Parameter Settings.



MegaWizard Plug-In Manager [page 7 of 14]	-
ALTGX	
	<u>About</u>
Parameter 2 Reconfiguration 3 Protocol 4 EDA 5 Summary Settings Settings	
eneral > PLL/Ports > Ports/Calibration > Loopback > Rx Analog > Tx Analog >	
	Able to implement the request GXB
rx_datain[3.0] rx_dataout[79.0]	Receiver Analog Settings
tx_datain[79.0]	Note: Static equalization cannot be used with adaptive equalization
	0 Low Medium High
[rx_analogreset[3.0]     reconfig_tromgxb[16.0],       [pil_powerdown[0]     rs_bitslipboundaryselectout[19.0],	
	vVhat is the DC gain?
tx_bitslipboundaryselect[19.0]	
Brotagal - Baria Mana	Vhat is the receiver common mode voltage (Rx Vcm)? 0.82 ▼ V
Operation mode: Receiver and Transmitter Effective data rate: 2007 Mbps Inolk frequency: 148.35 MHz	✓ Force signal detection
GXB Transmitter PLL bandwidth mode: Auto RX PLL bandwidth mode: Auto RX Vorg.0.82	What is the signal detect and signal loss threshold?
VOCHTX: 13 TX Vom: 0.86 Preembasic Prestan Settion: 0	
Preemphasis First Post-tap Setting: 18 Preemphasis Second Post-tap Setting: 0 Setf Test mode: None	Use external receiver termination
Word alignment: bitslip Word alignment width: 10 Word alignment pattern: 17C	What is the receiver termination resistance?
l	

Table 1–5 lists the available options on the **RX Analog** screen of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.

Table 1-5.	MegaWizard	<b>Plug-In Manag</b>	er Options (RX	( Analog Screen)	(Part 1 of 2)
------------	------------	----------------------	----------------	------------------	---------------

ALTGX Setting	Description	Reference		
Enable static equalizer control.	This option enables the static equalizer settings.	"Programmable Equalization and DC Gain" section in the <i>Transceiver Architecture in Stratix</i> <i>IV Devices</i> chapter and the <i>DC and Switching</i> <i>Characteristics for Stratix IV Devices</i> section.		
What is the DC gain?	This DC gain option has five settings: <ul> <li>0 - 0 dB</li> <li>1 - 3 dB</li> <li>2 - 6 dB</li> <li>3 - 9 dB</li> <li>4 - 12 dB</li> </ul>	"Programmable Equalization and DC Gain" section in the <i>Transceiver Architecture in Stratix</i> <i>IV Devices</i> chapter.		

ALTGX Setting	Description	Reference	
What is the receiver common mode voltage (RX V <sub>CM</sub> )?	The receiver common mode voltage is programmable to 0.82 V or 1.1 V.	"Receiver Channel Datapath" section in the <i>Transceiver Architecture in Stratix IV Devices</i> chapter.	
Force signal detection.	In <b>PCIe</b> mode, this option disables the signal threshold detect circuit for the receiver CDR. The receiver CDR no longer depends on the signal detect criterion to switch from LTR to LTD mode.	"Signal Threshold Detection Circuitry" section in the <i>Transceiver Architecture in Stratix IV</i> <i>Devices</i> chapter.	
	Use this option in <b>PCIe</b> or <b>Basic</b> mode with the 8B/10B block enabled and the rx_signaldetect port selected to determine the threshold level for the signal detect circuit.		
	PIPE mode—The levels are fixed.		
	<ul> <li>Basic mode—A range of values depending on the data rate are available. The levels will be determined after characterization.</li> </ul>		
What is the signal detect	The ALTGX settings have the following threshold voltages (V <sub>44</sub> ):	"Signal Threshold Detection Circuitry" section	
threshold?	setting 8: 50 mV setting 7: 45 mV setting 6: 40 mV setting 5: 35 mV setting 4: 30 mV setting 3: 25 mV setting 2: 20 mV setting 1: 15 mV	Devices chapter.	
	The rx_signaldetect status signal is asserted when the receiver peak-to-peak differential input voltage $V_{ID}$ (diff p-p) is higher than $V_{th}$ multiplied by 4.		
Use external receiver termination.	Select this option if you want to use an external termination resistor instead of differential on-chip termination (OCT). If checked, this option turns off the receiver OCT.	"Programmable Differential On-Chip Termination" section in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter.	
	This option allows you to select the receiver differential termination value. The settings allowed are:	"Programmable Differential On-Chip Termination" section in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter, and	
What is the receiver termination resistance?	■ 85 Ω		
	■ 100 Ω - 120 Ω	the <i>DC</i> and Switching Characteristics for Stratix <i>IV Devices</i> section.	
	<ul> <li>120 Ω.</li> </ul>		

Table 1–5. MegaWizard Plug-In Manager Options (RX Analog Screen) (Part 2 of 2)

## **TX Analog Screen for the Parameter Settings**

Figure 1–8 shows the **TX Analog** screen of the ALTGX MegaWizard Plug-In Manager for the Parameter Settings.



legaWizard Plug-In Manager (page 8 of 14)	
ALTGX	About Documentation
Parameter     2 Reconfiguration     3 Protocol     4 EDA     5 Summary       Settings     Settings	
General $ ightarrow$ PLL/Ports $ ightarrow$ Ports/Calibration $ ightarrow$ Loopback $ ightarrow$ Rx Analog $ ightarrow$ Tx Analog $ ightarrow$	
Seneral     PLL.Ports     Ports/Calibration     Loopback     Rx Analog       rx_datain[0]     rx_datain[15.0]     rx_dataout[15.0]     rx_dataout[15.0]       rx_distain[16]     rx_circlk[0]     rx_circlk[0]     rx_circlk[0]       rx_cigataireset[0]     rx_cigataireset[0]     rx_cigataireset[0]       rx_digataireset[0]     rx_digataireset[0]     rx_cigataireset[0]       rz_config_tareset[0]     rx_digataireset[0]     rx_digataireset[0]       rz_config_tareset[0]     reconfig_tromysb[16.0]     reconfig_tromysb[16.0]       reconfig_ck     reconfig_torm     reconfig_tromysb[16.0]       reconfig_ck     reconfig_torm     reconfig_torm       reconfig_ck     reconfig_torm     reconfig_torm       reconfig_torm     recon	Able to implement the requested GXB         Transmitter Analog Settings         What is the transmitter buffer power (VCCH)?         Use external transmitter common mode votage (Vcm)?         Use external transmitter termination         Select the Transmitter termination resistance:         100 Cohms         What is the votage output differential (VOD) control         3 C         What is the Pre-emphasis first post-tap setting(% of VOD)?         0 V         What is the pre-emphasis second post-tap setting(% of VOD)?         0 V         What is the pre-emphasis second post-tap setting(% of VOD)?

Table 1–6 lists the available options on the **TX Analog** screen of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.

Table 1-6.	MegaWizard	<b>Plug-In Mana</b>	ger Options (T)	X Analog Screen)	(Part 1 of 2)
------------	------------	---------------------	-----------------	------------------	---------------

ALTGX Setting	Description	Reference
What is the transmitter buffer power (V <sub>CCH</sub> )?	The options available for selection are based on what you enter in the <b>What is the effective data</b> rate? option.	"Programmable Transmit Output Buffer Power (V <sub>CCH</sub> )" section in the <i>Transceiver Architecture in Stratix IV</i> <i>Devices</i> chapter.
	■ <b>1.4 V</b> —Available up to 8.5 Gbps.	
	<ul> <li><b>1.5 V</b> is available up to 6.5 Gbps (not available for Stratix IV GT).</li> </ul>	
	<ul> <li>AUTO—The ALTGX MegaWizard Plug-In Manager automatically sets V<sub>CCH</sub> to 1.5 V for the effective data rates less than 6.5 Gbps</li> </ul>	
	or	
	V <sub>CCH</sub> to <b>1.4 V</b> for effective data rates greater than 6.5 Gbps.	
	It is up to you to connect the correct voltage supply to the $v_{\rm \scriptscriptstyle CCH}$ pins on the board.	
What is the transmitter common mode voltage (V <sub>CM</sub> )?	The transmitter common mode voltage is fixed to 0.65 V.	"Transmitter Output Buffer" in the Transceiver Architecture in Stratix IV Devices chapter and the DC and Switching Characteristics for Stratix IV Devices section.
Use external transmitter termination.	This option is available if you want to use an external termination resistor instead of the differential OCT. Checking this option turns off the transmitter differential OCT.	"Programmable Transmitter Termination" section in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter and the <i>DC and Switching</i> <i>Characteristics for Stratix IV Devices</i> section.
Select the transmitter termination resistance.	This option selects the transmitter differential termination value. The settings allowed are 85 $\Omega$ , 100 $\Omega$ , 120 $\Omega$ , and 150 $\Omega$ .	"Programmable Transmitter Termination" section in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter and the <i>DC and Switching</i> <i>Characteristics for Stratix IV Devices</i> section.
What is the voltage output differential (V <sub>DD</sub> ) control setting?	This option selects the $V_{OD}$ of the transmitter buffer. The available $V_{OD}$ settings change based on the transmitter termination resistance value.	"Programmable Output Differential Voltage" section in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter and the <i>DC and Switching</i> <i>Characteristics for Stratix IV Devices</i> section.
What is the pre-emphasis first post-tap setting (% of VOD)?	This option sets the amount of pre-emphasis on the transmitter buffer using first post-tap.	"Programmable Pre-Emphasis" section in the <i>Transceiver Architecture</i> <i>in Stratix IV Devices</i> chapter.

ALTGX Setting	Description	Reference
What is the pre-emphasis pre-tap setting (% of VOD)?	This option sets the amount of pre-emphasis on the transmitter buffer using pre-tap.	"Programmable Pre-Emphasis" section in the <i>Transceiver Architecture</i> <i>in Stratix IV Devices</i> chapter.
What is the pre-emphasis second post-tap setting (% of VOD)?	This option sets the amount of pre-emphasis on the transmitter buffer using second post-tap.	"Programmable Pre-Emphasis" section in the <i>Transceiver Architecture</i> <i>in Stratix IV Devices</i> chapter.

Table 1-6. MegaWizard Plug-In Manager Options (TX Analog Screen) (Part 2 of 2)

# **Reconfiguration Settings**

This section describes the various dynamic reconfiguration modes and settings for Stratix IV GX and GT transceivers.

In Reconfiguration Settings, when you enable the **Enable Channel and Transmitter PLL reconfiguration** option, the following screens become available:

- Modes
- Transmitter PLLs
- Clocking/Interface

The following sections describe these screens and their corresponding settings.
## **Modes Screen for the Reconfiguration Settings**

Figure 1–9 shows the **Modes** screen, listing the various dynamic reconfiguration modes available.





1-29

Table 1–7 lists the different options available in the **Modes** screen of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.

Table 1–7.	MegaWizard Plue	a-In Manager	<b>Options</b> (	Modes Screen	) (	Part 1 of 2)
					/ 1-	

ALTGX Setting	Description	Reference	
Dynamic Reconfiguration Set	lings		
	The different dynamic reconfiguration modes available are listed in the <b>Reconfiguration Settings</b> screen. Based on which portion of the transceiver you want to reconfigure, select the corresponding options and connect the ALTGX_RECONFIG instance to the ALTGX instance.		
	<ul> <li>Analog controls (VOD, Pre-emphasis, and Manual Equalization and EyeQ)—Enable this option to dynamically reconfigure the PMA control settings similar to VOD, pre-emphasis, manual equalization, DC gain, and EyeQ.</li> </ul>	"Dynamic Reconfiguration Modes Implementation" section. "PMA Controls	
What do you want to be able to dynamically reconfigure in	<ul> <li>Enable adaptive equalizer control—Selecting this option enables the Adaptive Equalization (AEQ) hardware and provides the following additional ports:</li> </ul>	Reconfiguration Mode Details" <i>section, "</i> Enabling the AEQ Control Logic and AEQ Hordware" section, and	
	<pre>aeq_togxb[]</pre>	the "Offset Cancellation	
	<pre>aeq_fromgxb[]</pre>	Feature" section in the	
	These ports provide the interface between the receiver channel and the dynamic reconfiguration controller.	Dynamic Reconfiguration in Stratix IV Devices chapter.	
	<ul> <li>Offset cancellation for receiver channels—This option is enabled by default for Receiver only and Receiver and Transmitter configurations. It is not available for Transmitter only configurations.</li> </ul>		
	Ensure that you connect a dynamic reconfiguration controller to all the transceiver channels in the design.		
	You must enable this option to reconfigure one of the following: Transmitter local divider block, CMU PLL, Transceiver channel, or Both the CMU PLL and transceiver channel.	"Transceiver Channel	
	<ul> <li>Channel Interface—This option allows channel interface reconfiguration.</li> </ul>	Reconfiguration Modes Details" <i>section.</i> "FPGA	
Enable Channel and Transmitter PLL Reconfiguration	<ul> <li>Use alternate CMU Transmitter PLL—This option sets up the alternate PLL so that the transceiver channel can optionally select between the output of the main and alternate transmitter PLL.</li> </ul>	Fabric-Transceiver Channel Interface Selection" section, "Transceiver Channel Reconfiguration Modes Details" section. and the	
	Use additional CMU/ATX Transmitter PLLs from outside the Transceiver Block—This option allows you to select a maximum of four transmitter PLLs. For example, you can select the ATX PLL as the main PLL and three additional PLLs.	"Multi-PLL Settings" section in the Transceiver Architecture in Stratix IV Devices chapter.	
	<ul> <li>How many additional PLLs are used?—You can have a maximum of two PLLs outside the transceiver block.</li> </ul>		

ALTGX Setting	Description	Reference
How many input clocks are used?	Enter the number of input clocks available for selection for the transmitter PLLs and receiver PLL. You have a choice of up to 10 input clock sources (clock 1, clock 2, and so on).	"Guidelines for Specifying the Input Reference Clocks" <i>section</i> in the <i>Dynamic</i> <i>Reconfiguration in Stratix</i> <i>IV Devices</i> chapter.
What is the starting channel number?	You must set the starting channel number of the first ALTGX instance controlled by the dynamic reconfiguration controller to <b>0</b> . Set the starting channel number of the consecutive ALTGX instances controlled by the same dynamic reconfiguration controller, if any, in the next available multiples of 4.	"Logical Channel Addressing while Reconfiguring the PMA Controls" <i>section</i> in the <i>Dynamic Reconfiguration in</i> <i>Stratix IV Devices</i> chapter.

Table 1–7. MegaWizard Plug-In Manager Options (Modes Screen) (Part 2 of 2)

### **Transmitter PLL Settings**

Depending on the number of additional PLLs you select in the **How many additional PLLs are used?** option in Reconfiguration Settings, the corresponding PLL screens become available.

Each of these PLL screens have the same settings available for selection. Table 1–8 lists each of these settings.

The Main PLL is the PLL you configure in the **General** screen. Therefore, some of the options are already enabled or disabled for this PLL. Some of the options differ when compared with the additional transmitter PLLs.

Figure 1–10 shows the options available on the **Main PLL** screen of the ALTGX MegaWizard Plug-In Manager.



HegaWizard Plug-In Manager [page 10 of 17]	
🛀 ALTGX	
1	About Documentation
Parameter         Image: Configuration	
Modes > Main PLL > PLL 1 > ClockingAnterface >	
	Able to implement the requested GXB
	Main Tx PLL/Rx PLL Settings
rx_datain[0] rx_dataout[15.0]	Use central clock divider to drive the transmitter channels using X4/XN lines
	What is the PLL logical reference index (used in reconfiguration)?
tx_ctrlenable[10] rx_diaitaireset[0]	vVhat is the selected input clock source for the Rx/Tx PLLs?
rx_analogreset[0]	What is the protocol to be reconfigured to? Basic
Ix     cigitalreset(0)       pil.powerdown(0)     prx:/iastolk       cal_ok_cok     pil.powerdown(0)	What is the subprotocol to be reconfigured to?
reconfig_clk Placeoup_Potbb Of terrolk reconfig_togxb[3.0]	What would you like to base the setting on?
Protocol: Basic None	What is the data rate? 2000 Mbps
Uperation mode: Receiver and Transmitter Effective data rate: 200 UM Mbps inclk Trequency: 200 UM MHz GXB, Transmitter, PLL bandwidth mode: Auto	What is the input clock frequency?
RX Ven 1.82 Force RX signal detection	What is the PLL bandwidth mode?
TX Vom: 0.65 Preemphasis Fre-tap Setting: 0 Preemphasis First Rectifier: 0	Create powerdown port to power down the PLL
Preemplasis First Fost-tap Setting, 0 Set Test mode: None Word alignment such state machine	Create locked port to indicate that the PLL is in lock with the reference clock
Word alignment with 10 the factor of the second sec	Lise Auviliary Transmitter(ATX) PLL (available only if central clock divider is used)
	Logical address of Main PLL is the same as that of the corresponding TX channels

Table 1–8 lists the available options on the **Main PLL** screen of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.

Table 1-8.	MegaWizard	Plug-In Manager	<b>Options (Main PLL Screen)</b>	(Part 1 of 3)
------------	------------	-----------------	----------------------------------	---------------

ALTGX Setting	Description	Reference
Main Tx PLL/Rx PLL Settings		
Use central clock divider to drive the transmitter channels using ×4/×N lines	If this option is enabled, the transmitter PLL is outside the transceiver block. If this option is disabled, the transmitter PLL is one of the CMU PLLs within the same transceiver block.	"Selecting the PLL Logical Reference Index for Additional PLLs" and the "Multi-PLL Settings" sections in the <i>Dynamic</i> <i>Reconfiguration in Stratix</i> <i>IV Devices</i> chapter.
What is the PLL logical reference index (used in reconfiguration)?	The PLL logical reference index is selected based on the location of the alternate PLL. If the <b>Use central clock divider to drive the transmitter channels using ×4/×N lines</b> option is unchecked this must be 0 or 1, otherwise this must be 2 or 3.	"Selecting the PLL Logical Reference Index for Additional PLLs" and "Selecting the Logical Reference Index of the CMU PLL" sections in the Dynamic Reconfiguration in Stratix IV Devices chapter.

ALTGX Setting	Description	Reference
What is the selected input clock source for the Rx/Tx PLLs?	Assign identification numbers to all input reference clocks that are used by the transmitter PLLs in their corresponding PLL screens. You can set up a maximum of 10 input reference clocks and assign identification numbers from 1 to 10.	"Guidelines for Specifying the Input Reference Clocks" <i>section</i> in the <i>Dynamic</i> <i>Reconfiguration in Stratix</i> <i>IV Devices</i> chapter.
What is the protocol to be reconfigured to?	Select the desired functional mode here, if you intend to dynamically reconfigure the transceiver channel to a different functional mode using the alternate transmitter PLL.	"Channel Reconfiguration with Transmitter PLL Select Mode Details" in the <i>Dynamic Reconfiguration in</i> <i>Stratix IV Devices</i> chapter.
	This option is not available for <b>Basic</b> , <b>(OIF) CEI PHY</b> Interface, Serial RapidIO, GIGE, and XAUI functional modes.	
What is the subprotocol to be	This option is available for the following protocols and subprotocols:	
reconfigured to?	Protocol = PCle; Subprotocols = Gen 1 and Gen 2	—
	Protocol = SDI; Subprotocols = 3G and HD	
	<ul> <li>Protocol = SONET/SDH; Subprotocols = 0C12, 0C48, and 0C96</li> </ul>	
	This option is available only for <b>Basic</b> mode.You can select one of the following options for the alternate transmitter PLL:	
What would you like to base	Input clock frequency—Selecting this option allows you to enter your input clock frequency. Based on the value you enter, the ALTGX MegaWizard Plug-In Manager populates the data rate options in the What is the effective data rate? field. The ALTGX MegaWizard Plug-In Manager determines these data rate options depending on the available multiplier settings.	_
	<ul> <li>Data rate—Selecting this option allows you to enter the transceiver channel serial data rate. Based on the value you enter, the ALTGX MegaWizard Plug-In Manager populates the input reference clock frequency options in the What is the input clock frequency? field. The ALTGX MegaWizard Plug-In Manager determines these input reference clock frequencies depending on the available multiplier settings.</li> </ul>	
	These settings are to dynamically reconfigure the transceiver channel to listen to the alternate transmitter PLL.	
What is the data rate?	<ul> <li>If you select the data rate option in the What would you like to base the setting on? field, the ALTGX MegaWizard Plug-In Manager allows you to specify the effective serial data rate value in this field.</li> </ul>	—
	<ul> <li>If you select the input clock frequency option in the What would you like to base the setting on? field, the ALTGX MegaWizard Plug-In Manager displays the list of effective serial data rates in this field.</li> </ul>	

Table 1–8.	MegaWizard Plug-Ir	n Manager Option	s (Main PLL Screen)	(Part 2 of 3)
------------	--------------------	------------------	---------------------	---------------

ALTGX Setting	Description	Reference
	These settings are to dynamically reconfigure the transceiver channel to listen to the alternate transmitter PLL.	
What is the input clock frequency?	If you select the input clock frequency option in the What would you like to base the setting on? field, the ALTGX MegaWizard Plug-In Manager displays the list of effective serial data rates in this field.	"CMU PLL Reconfiguration Mode Details" section in the Dynamic Reconfiguration in
	<ul> <li>If you select the data rate option in the What would you like to base the setting on? field, the ALTGX MegaWizard Plug-In Manager allows you to specify the effective serial data rate value in this field.</li> </ul>	<i>Stratix IV Devices</i> chapter.
What is the PLL bandwith mode?	The available options are <b>Auto</b> , <b>Low</b> , <b>Medium</b> , and <b>High</b> . Select the appropriate option based on your system requirements.	"PLL Bandwidth Setting" section in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
Create powerdown port to power down the PLL.	Each transceiver block has two CMU PLLs. Each CMU/ATX PLL has a dedicated power down signal called pll_powerdown. This signal powers down the CMU PLL.	"User Reset and Power-Down Signals" section in the <i>Reset Control</i> and Power Down in Stratix IV Devices chapter.
Create locked port to indicate that the PLL is in lock with the reference clock.	Each CMU/ATX PLL has a dedicated pll_locked signal that is fed to the FPGA fabric to indicate when the PLL is locked to the input reference clock.	"User Reset and Power-Down Signals" section in the <i>Reset Control</i> and Power Down in Stratix IV Devices chapter.
Use Auxiliary Transmitter (ATX) PLL (available only if central clock divider is used)	This option is only available for certain data rates. Refer to the <i>DC and Switching Characteristics for Stratix IV Devices</i> chapter for the supported data rates. This option enables the auxiliary transmitter PLL. This is a low-jitter PLL that resides between the transceiver blocks and can be used as a transmitter PLL	"Auxiliary Transmit (ATX) PLL Block" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter and the <i>DC and Switching</i> <i>Characteristics for Stratix IV</i>
		Devices section.

Table 1–8. MegaWizard Plug-In Manager Options (Main PLL Screen) (Part 3 of 3)

## **Clocking/Interface Screen for the Reconfiguration Settings**

Figure 1–11 shows the **Clocking/Interface** screen of the ALTGX MegaWizard Plug-In Manager for the Reconfiguration settings.





Table 1–9 lists the available options on the **Clocking/Interface** screen of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.

This screen is not available for Basic (PMA Direct) ×1 and xN configurations.

Table 1-9	. MegaWizard Plug-In	<b>Manager Options</b>	(Clocking/Interface Scree	n) (Part 1 of 2)
-----------	----------------------	------------------------	---------------------------	------------------

ALTGX Setting	Description	Reference		
Dynamic Reconfiguration Channel Internal and Interface Settings				
	Select one of the following available options:	"Clocking/Interface		
How should the receivers be	Share a single transmitter core clock between receivers	Options" section in the		
clocked?	<ul> <li>Use the respective channel transmitter core clocks</li> </ul>	Dynamic Reconfiguration in		
	<ul> <li>Use the respective channel receiver core clocks</li> </ul>	Stratix IV Devices chapter.		

ALTGX Setting	Description	Reference
How should the transmitters be clocked?	<ul> <li>Select one of the following available options:</li> <li>Share a single transmitter core clock between transmitters</li> <li>Use the respective channel transmitter core clocks</li> </ul>	"Clocking/Interface Options" section in the Dynamic Reconfiguration in Stratix IV Devices chapter.
Create an 'rx_revbitorderwa' input port to use receiver enable bit reversal	This optional input port allows you to dynamically reverse the bit order at the output of the receiver word aligner.	"Word Aligner" section in the <i>Transceiver Architecture</i> <i>in Stratix IV Devices</i> chapter.
Check a control box to use the corresponding control port.	You can select various control and status signals depending on what protocol(s) you intend to dynamically reconfigure the transceiver channel to.	"FPGA Fabric-Transceiver Channel Interface Selection" section in the Dynamic Reconfiguration in Stratix IV Devices chapter.

#### Table 1-9. MegaWizard Plug-In Manager Options (Clocking/Interface Screen) (Part 2 of 2)

# **Protocol Settings**

This section describes the various screens available to set up the PCS blocks of the Stratix IV transceiver.

F

<sup>o</sup> Protocol Settings are not available for Basic (PMA Direct) functional mode.

Based on the protocol you select in the **General** screen of Parameter Settings, the screens listed in Table 1–10 become available.

Table 1–10. Protocol Settings

Drotocolo	Protocol Settings Screens		
FIULUCUIS	8B/10B	Word Aligner	Rate match/Byte order
Basic	Y (Basic/8B10B)	Y	Y
Deterministic Latency	Y (Det. Latency/8B10B)	Y	—
SDI	Y (SDI/8B10B)	Y	—
Serial RapidIO	Y (Serial RapidIO/8B10B)	Y	Y

The following sections describe these screens and the available settings for each of them.

## **8B10B Screen for the Protocol Settings**

Figure 1–12 shows the **8B10B** screen of the MegaWizard Plug-In Manager for the Protocol Settings.



MegaWizard Plug-In Manager [page 12 of 16]	<i>₩</i>	- 3
Parameter Settings Settings	5 Summary	About Documentation
asic/8B10B Word Aligner Rate match/Byte order		
rx. datain(15.0)	rx_dataout[15.0]         tx_dataout[0]         rx_clkout[0]         rx_clkout[0]         tx_clkout[0]         tx_clkout[0]         rcclkout[0]         rcreate 'rx_ctridetect' port to indicate &         rcreate 'rx_runningdisp' port to indicate &         rcreate 'rx_runningdisp' port to indicate &         rlip Receiver output data bits         Flip Receiver output data bits         Enable Transmitter input data bits         Enable Transmitter bit reversal <tr< td=""><td>e except the Phase Comp FIFO and the e disparity and use "tx_dispval" to code up the jative disparity 8 b10b decoder has detected a control code 6 b10b decoder has detected an error code b10b decoder has detected an disparity error ate the current running disparity of the bolarity inversion htrol the number of words</td></tr<>	e except the Phase Comp FIFO and the e disparity and use "tx_dispval" to code up the jative disparity 8 b10b decoder has detected a control code 6 b10b decoder has detected an error code b10b decoder has detected an disparity error ate the current running disparity of the bolarity inversion htrol the number of words

Table 1–11 lists the available options on the **8B10B** screen of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.

Table 1–11. MegaWizard Plug-In Manager Options (8B10B Screen) (Part 1 of 3)

ALTGX Setting	Description	Reference
Enable low latency PCS mode.	This option disables all the PCS blocks except the Transmitter/Receiver Phase Comp FIFO and optional byte serializer/de-serializer.	"Low Latency PCS Datapath" section in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter.
Enable 8B/10B decoder/encoder.	This option is available if the channel width is 8-bits, 16-bits, or 32-bits.	"8B/10B Decoder" section in the <i>Transceiver Architecture in Stratix</i> <i>IV Devices</i> chapter.
	8B/10B encoder force disparity control:	
Create a tx_forcedisp to enable Force disparity and use tx_dispval to code up the incoming word using positive or negative disparity.	<ul> <li>When asserted high—forces the 8B/10B encoder to encode the data on the tx_datain port with a positive or negative disparity depending on the tx_dispval signal level.</li> <li>When de-asserted low—the 8B/10B encoder encodes the data on the tx_datain port according to the 8B/10B running disparity rules.</li> </ul>	"8B/10B Encoder" and "Transceiver Port Lists" sections in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.

ALTGX Setting	Description	Reference
	This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric. This signal indicates whether the decoded 8-bit code group is a data or control code group on this port.	
Create an rx_ctrldetect port to indicate 8B/10B decoder has detected a control	If the received 10-bit code group is one of the 12 control code groups (/Kx.y/) specified in the IEEE802.3 specification, this signal is driven high.	"8B/10B Decoder" section in the <i>Transceiver Architecture in Stratix</i> <i>IV Devices</i> chapter.
code.	If the received 10-bit code group is a data code group (/Dx.y/), this signal is driven low.	
	The signal width is 1, 2, and 4 bits for a channel width of 8 bits, 16 bits, and 32 bits, respectively.	
	This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric and indicates an 8B/10B code group violation.	
Create an rx_errdetect port to indicate 8B/10B decoder has detected an error code.	This signal is asserted high if the received 10-bit code group has a code violation or disparity error. It is used along with the rx_disperr signal to differentiate between a code violation error and/or a disparity error.	"8B/10B Decoder" section in the <i>Transceiver Architecture in Stratix</i> <i>IV Devices</i> chapter.
	The signal width is 1, 2 and 4 bits for a channel width of 8 bits, 16 bits, and 32 bits, respectively.	
	This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric.	
Create an rx_disperr port to indicate 8B/10B decoder has detected a disparity error.	This signal is asserted high if the received 10-bit code or data group has a disparity error. When this signal goes high, rx_errdetect is also asserted high.	"8B/10B Decoder" section in the <i>Transceiver Architecture in Stratix</i> <i>IV Devices</i> chapter.
	The signal width is 1, 2, and 4 bits for a channel width of 8 bits, 16 bits, and 32 bits, respectively.	
Create an rx_runningdisp port to indicate the current running disparity of the 8B10B decoded byte.	This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric to indicate the current running disparity of the 8B/10B decoded byte.	"8B/10B Decoder" section of Table 1-77 in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter.
Flip receiver output data bits.	This option reverses the bit order of the parallel receiver data at a byte level at the output of the receiver phase compensation FIFO. For example, if the 16-bit parallel receiver data at the output of the receiver phase compensation FIFO is '10111100 10101101' (16'hBCAD), enabling this option reverses the data on $rx_dataout$ port to '00111101 10110101' (16'h3DB5).	
Flip transmitter input data bits.	This option reverses the bit order of the parallel transmitter data at a byte level at the input of the transmitter phase compensation FIFO. For example, if the 16-bit parallel transmitter data at the tx_datain port is '10111100 10101101' (16'hBCAD), enabling this option reverses the input data to the transmitter phase compensation FIFO to '00111101 10110101' (16'h3DB5).	

Table 1–11. MegaWizard Plug-In Manager Options (8B10B Screen) (Part 2 of 3)

ALTGX Setting	Description	Reference	
	Enabling this option in:	"Transmitter Bit Reversal" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.	
Enable transmitter bit reversal.	Single-width mode—the 8-bit D[7:0] or 10-bit D[9:0] data at the input of the serializer gets rewired to D[0:7] or D[0:9], respectively.		
	Double-width mode—the 16-bit D[15:0] or 20-bit D[19:0] data at the input of the serializer gets rewired to D[0:15] or D[0:19], respectively.		
	For example, if the 8-bit parallel data at the input of the serializer is '00111101', enabling this option reverses this serializer input data to '10111100.'		
Create a tx_invpolarity port to allow Transmitter polarity inversion.	This optional port allows you to dynamically reverse the polarity of every bit of the data word fed to the serializer in the transmitter data path. Use this option when the positive and negative signals of the differential output from the transmitter ( $tx_dataout$ ) are erroneously swapped on the board.	"Transmitter Polarity Inversion" section in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter.	
Create tx_bitslipboundary select port to control the number of words slipped in the TX bitslipper. You can only select this option when you use the <b>Transmitter only</b> or <b>Receiver and Transmitter</b> operation mode. This option enables the tx_bitslipboundaryselect input to control the number of bits slipped in the TX bitslipper.		_	

## Word Aligner Screen for the Protocol Settings

Figure 1–13 shows the **Word Aligner** screen of the MegaWizard Plug-In Manager for the Protocol Settings.





Table 1–12 lists the available options on the **Word Aligner** screen of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.

The word aligner and rate matcher operations and patterns are pre-configured for PCIe, GIGE, and XAUI modes, and cannot be altered.

ALTGX Setting	Description	Reference
Use manual word alignment mode.	Enabling this option sets the word aligner in Manual Alignment mode. In Manual Alignment mode, the word aligner operation is controlled by the input signal rx_enapatternalign.	"Manual Alignment Mode Word Aligner with 8-bit PMA-PCS Interface Modes" and "Manual Alignment Mode Word Aligner with 10-bit PMA-PCS Interface Modes" sections in the <i>Transceiver Architecture in Stratix</i> <i>IV Devices</i> chapter.
When should the word aligner realign?	<ul> <li>Two options are available in manual mode:</li> <li>Realign continuously while the rx_enapatternalign signal is high.</li> <li>Realign at the rising edge of the rx_enapatternalign signal.</li> </ul>	"Manual Alignment Mode Word Aligner with 8-bit PMA-PCS Interface Modes" and "Manual Alignment Mode Word Aligner with 10-bit PMA-PCS Interface Modes" sections in the <i>Transceiver Architecture in Stratix</i> <i>IV Devices</i> chapter.
Use manual bitslipping mode.	This option sets the word aligner in Bit-Slip mode. Enabling this option creates an input signal rx_bitslip to control the word aligner. At every rising edge of the rx_bitslip signal, the bit slip circuitry slips one bit into the received data stream, effectively shifting the word boundary by one bit. <b>SDI</b> Because word alignment and framing occur after de-scrambling, the word aligner in the receiver data path is not useful in SDI systems. Altera recommends driving the ALTGX rx_bitslip signal low to prevent the word aligner from inserting bits in the received data stream.	"Word Aligner" section in the <i>Transceiver Architecture in Stratix</i> <i>IV Devices</i> chapter.
Use the Automatic synchronization state machine mode.	<ul> <li>This option sets the word aligner in Automatic Synchronization State Machine mode. This mode is available only in Single-width mode for 8B/10B encoded data:</li> <li>10-bit PCS-PMA Interface where the 8B/10B encoder is enabled or</li> <li>10-bit PCS-PMA Interface where the 8B/10B is disabled but the data is already 8B/10B encoded</li> </ul>	"Automatic Synchronization State Machine Mode Word Aligner with 10-bit PMA-PCS Interface Mode" section in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter.

ALTGX Setting	Description	Reference	
Number of consecutive valid words before synch state is reached.	Use this option in Automatic Synchronization State Machine mode to indicate the number of consecutive valid words that it must receive between erroneous words to reduce the error count by one. The rx_syncstatus stays high as long as the error count is less than the programmed error count.	"Automatic Synchronization State Machine Mode Word Aligner with 10-bit PMA-PCS Interface Mode" section in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter.	
Number of bad data words before loss of synch state.	Number of bad data words before loss of synch state. Use this option in Automatic Synchronization State Machine mode to indicate the number of bad data words (error count) that it must receive to lose synchronization. The loss-of-synch is indicated by the rx_syncstatus signal going low.		
Number of valid patterns before synch state is reached.	Use this option in Automatic Synchronization State Machine mode to indicate the number of word alignment patterns that it must receive without intermediate erroneous code groups to achieve synchronization. The rx_syncstatus signal is driven high to indicate that synchronization has been achieved.	"Automatic Synchronization State Machine Mode Word Aligner with 10-bit PMA-PCS Interface Mode" section in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter.	
What is the word alignment pattern length?	<ul> <li>This option sets the word alignment pattern length. The available choices depend on the following conditions:</li> <li>Whether the data is 8B/10B encoded or not</li> <li>Which mode is used in Single-width mode:</li> <li>for 8-bit PCS-PMA Interface (8B/10B encoder disabled), only 16 bits are allowed.</li> <li>for 10-bit PCS-PMA, 7 and 10 bits are allowed.</li> <li>Which mode is used in Double-width mode:</li> <li>for 16-bit PCS-PMA Interface (8B/10B encoder disabled), 8, 16, and 32 bits are allowed.</li> <li>for 20-bit PCS-PMA Interface, 7, 10, and 20 bits are allowed.</li> </ul>	"Word Aligner in Single-Width Mode" and "Word Aligner in Double-Width Mode" sections in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.	
What is the word alignment pattern?	<ul> <li>Enter the word alignment pattern in MSB to LSB order with MSB at the left most bit position. The length of the alignment pattern is based on the What is the word alignment pattern length? option. The word aligner restores the word boundary by looking for the pattern that you enter here. For example, if you want to set the word alignment pattern to /K28.5/:</li> <li>You must enter the word alignment pattern length: 10.</li> <li>You must enter the word alignment pattern: 0101111100 (17C).</li> </ul>	"Word Aligner in Single-Width Mode" and "Word Aligner in Double-Width Mode" sections in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.	

Table 1–12. MegaWizard Plug-In Manager Options (Word Aligner Screen) (Part 2 of 4)

ALTGX Setting	Description	Reference	
Flip word alignment pattern bits.	When this option is enabled, the ALTGX MegaWizard Plug-In Manager flips the bit order of the pattern that you enter in the <b>What is the word alignment pattern?</b> option and uses the flipped version as the word alignment pattern. For example, if you enter '0101111100' (17C) as the word alignment pattern and enable this option, the word aligner uses '0011111010' as the word alignment pattern.		
	This option creates the output signal $rx\_rlv$ . Enabling this option also activates the run-length violation circuit. If the number of continuous 1s and 0s exceeds the number that you set in this option, the run-length violation circuit asserts the $rx\_rlv$ signal. The $rx\_rlv$ signal is asynchronous to the receiver data path and is asserted for a minimum of two recovered clock cycles in Single-width mode. Similarly, it is asserted for a minimum of three recovered clock cycles in Double-width mode.	"Programmable Run Length	
Enable run-length violation	The run length limits are as follows:	Violation Detection" section in the	
checking with a run length of:	<ul> <li>Single-width mode:</li> <li>8-bit and 16-bit channel width: 4 to 128 in</li> </ul>	Transceiver Architecture in Stratix IV Devices chapter.	
	increments of four		
	<ul> <li>10-bit and 20-bit channel width: 5 to 160 in increments of five</li> </ul>		
	Double-width mode:		
	<ul> <li>16-bit and 32-bit channel width: 8 to 512 in increments of eight</li> </ul>		
	<ul> <li>20-bit and 40-bit channel width: 10 to 640 in increments of 10</li> </ul>		
Enable word aligner output reverse bit ordering.	In manual bit-slip mode, this option creates an input port rx_revbitorderwa to dynamically reverse the bit order at the output of the receiver word aligner.	"Receiver Bit Reversal" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.	
Create an rx_syncstatus output port for pattern detector and word aligner.	This is an output status signal that the word aligner forwards to the FPGA fabric to indicate that synchronization has been achieved. This signal is synchronous with the parallel receiver data on the $rx_dataout$ port. This signal is not available in bit-slip mode. Signal width is 1, 2, and 4 bits for a channel width of 8-bits/10-bits, 16-bits/20-bits, and 32-bits/40-bits, respectively.	Table 1-77, "Word Aligner in Single-Width Mode" and "Word Aligner in Double-Width Mode" sections in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter.	
Create an rx_patterndetect port to indicate pattern detected.	This is an output status signal that the word aligner forwards to the FPGA fabric to indicate that the word alignment pattern programmed has been detected in the current word boundary. Signal width is 1, 2, and 4 bits for a channel width of 8-bits/10-bits, 16-bits/20-bits, and 32-bits/40-bits, respectively.	Table 1-77 <i>and</i> "Word Aligner in Single-Width Mode" and "Word Aligner in Double-Width Mode" sections in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter.	

Table 1–12.	MegaWizard Plug	ı-In Manager (	Dotions (Word	Aligner Screen	) (Part 3 of	4)
	moganizara i lag	, ili iliallagoi (		Aligner coroon	/ (!	

ALTGX Setting	Description	Reference
Create an rx_invpolarity port to enable word aligner polarity inversion.	This optional port allows you to dynamically reverse the polarity of every bit of the received data at the input of the word aligner. Use this option when the positive and negative signals of the differential input to the receiver (rx_datain) are erroneously swapped on the board.	"Receiver Polarity Inversion" section in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter.
Create an rx_revbyteorderwa to enable Receiver symbol swap.	This is an optional input port that is available only in the double-width mode. It creates an rx_revbyteorderwa port to dynamically swap the MSByte and LSByte of the data at the output of the word aligner in the receiver data path. Enabling this option compensates for the erroneous swapping of bytes at the upstream transmitter and corrects the data received by the downstream systems.	"Receiver Byte Reversal in Basic Double-Width Modes" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.
	For example, if the 16-bit output of the word aligner is 0B0A, asserting the rx_revbyteorderwa signal swaps the two bytes so the output becomes 0A0B.	
Create rx_bitslipboundaryselec tout port to indicate the number of bits slipped in the word aligner.	This option is available for selection only when you are in <b>Receiver only</b> or <b>Receiver and Transmitter</b> operation mode. This option enables the rx_bitslipboundaryselectout output to indicate the number of bits slipped in the word aligner.	_

Table 1–12. MegaWizard Plug-In Manager Options (Word Aligner Screen) (Part 4 of 4)

## **Rate Match/Byte Order Screen for the Protocol Settings**

Figure 1–14 shows the **Rate Match/Byte Order** screen of the MegaWizard Plug-In Manager for the Protocol Settings.



Parameter       Proceedings and Settings         Parameter       Proceedings and Settings         Settings       Proceedings and Settings         Settings       Proceedings and Settings         Settings       Proceedings and Settings         Settings       Word Algory         Research of an advector by the setting of t		
px_datain[0]       rx_datain[7,0]         bx_datain[7,0]       rx_datain[7,0]         pl_mole_rx_cruck[1,0]       rx_datain[7,0]         pl_mole_rx_cruck[1,0]       rx_datain[7,0]         pt_total_rx_cruck[1,0]       rx_datain[7,0]         pl_mole_rx_cruck[1,0]       rx_datain[7,0]         pl_mole_rx_cruck[1,0]       rx_datain[7,0]         pl_mole_rx_cruck[1,0]       rx_datain[7,0]         pl_mole_rx_cruck[1,0]       rx_datain[7,0]         pl_mole_rx_cruck[1,0]       rx_datain[7,0]         pl_mole_rx_cruck[1,0]       recompl_more the factor plate         precompl_more the factor plate       flate         precompl_more the	ALTGX         Parameter       2 Reconfiguration       3 Protocol       4 EDA       5 Summary         Settings       Settings       Rate match/Byte order       5	About Documents
	rx_datain[0]     rx_dataout[7.0]       tx_datain[0]     rx_dataout[7.0]       pll_inclk_rx_cruck[1.0]     reconfig_fromgsb[16.0]       rx_analogreeset[0]     rx_dataout[0]       rx_analogreeset[0]     rx_dataout[0]       pll_powerdown[0]     rx_dataout[0]       cal_blic_lk     rx_dataout[0]       reconfig_tromgsb[16.0]     rx_dataout[0]       reconfig_togsb[3.0]     rx_dataout[1]       Protocol: Basic None     rx_dataout[1]       pprediom mode: Receiver and Transmitter     reconfig_tromgsb[16.0]       reconfig_togsb[3.0]     rx_dataout[1]       Protocol: Basic None     rx_dataout[1]       pprediom mode: Receiver and Transmitter     reconfig_tromgsb[16.0]       reconfig_togsb[3.0]     rx_dataout[1]       preschore mode: Receiver and Transmitter     reconfig_tromgsb[1]       preschore mode: Receiver and Transmitter     reconfig_tromgsb[1]       preschore mode: Receiver and Transmitter     reconfig_togsb[1]       preschore mode: Receiver and Transmitter	Able to implement the requested GXB         Rate Match FIFO         Image: State Problem State Probl

Table 1–13 lists the available options on the **Rate Match/Byte Order** screen of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.

Table 1–13. Me	gaWizard Plug-In Manageı	r Options (Rate Match/By	te Order Screen)	(Part 1 of 3)
----------------	--------------------------	--------------------------	------------------	---------------

ALTGX Setting	Description	Reference
	This option enables the rate match (clock rate compensation) FIFO. The rate match block consists of a 20-word deep FIFO. Depending on the PPM difference, the rate match FIFO controls insertion and deletion of skip characters based on the 20-bit rate match pattern you enter in the What is the 20-bit rate match pattern1? and What is the 20-bit rate match pattern2? options.	"Rate Match FIFO in Basic
Enable rate match FIFO.	<ul> <li>Io enable this block:</li> <li>The transceiver channel must have both the transmitter and the receiver channels instantiated. You must select the Receiver and Transmitter option in the What is the operation mode? field in the General screen.</li> </ul>	"Rate Match FIFO in Basic Double-Width Mode" sections in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
	<ul> <li>You must also enable the 8B/10B encoder/decoder in the 8B10B screen.</li> </ul>	
	The rate match block is capable of compensating up to ±300 PPM difference between the upstream transmitter clock and the local receiver's input reference clock.	
What is the 20-bit rate match pattern1? (usually used for +ve disparity pattern)	Enter a 10-bit skip pattern and a 10-bit control pattern. In the <b>skip pattern</b> field, you must choose a 10-bit code group that has neutral disparity. When the rate matcher receives the 10-bit control pattern followed by the 10-bit skip pattern, it inserts or deletes the 10-bit skip pattern as necessary to avoid rate match FIFO overflow or underflow conditions. <sup>(1)</sup>	"Rate Match FIFO in Basic Single-Width Mode" and "Rate Match FIFO in Basic Double-Width Mode" sections in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
What is the 20-bit rate match pattern2? (usually used for -ve disparity pattern)	Enter a 10-bit skip pattern and a 10-bit control pattern. In the <b>skip pattern</b> field, you must choose a 10-bit code group that has neutral disparity. When the rate matcher receives the 10-bit control pattern followed by the 10-bit skip pattern, it inserts or deletes the 10-bit skip pattern as necessary to avoid rate match FIFO overflow or underflow conditions. <sup>(1)</sup>	"Rate Match FIFO in Basic Single-Width Mode" and "Rate Match FIFO in Basic Double-Width Mode" sections in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
Create the rx_rmfifofull port to indicate when the rate match FIFO is full.	This option creates the output port rx_rmfifofull when you enable the <b>Enable Rate Match FIFO</b> option. It is a status flag that the rate match block forwards to the FPGA fabric. It indicates when the rate match FIFO block is full (20 words). This signal remains high as long as the FIFO is full. It is asynchronous to the receiver data path.	"Rate Match FIFO in Basic Single-Width Mode" and "Rate Match FIFO in Basic Double-Width Mode" sections in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.

ALTGX Setting	Description	Reference
Create the rx_rmfifoempty port to indicate when the rate match FIFO is empty.	This option creates the output port rx_rmfifoempty when you enable the <b>Enable Rate Match FIFO</b> option. It is a status flag that the rate match block forwards to the FPGA fabric. It indicates when the rate match FIFO block is empty (5 words full). This signal remains high as long as the FIFO is empty. It is asynchronous to the receiver data path.	"Rate Match FIFO in Basic Single-Width Mode" and "Rate Match FIFO in Basic Double-Width Mode" sections in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
Create the rx_rmfifodatainserted port to indicate when data is inserted in the rate match FIFO.	This option creates the output port rx_rmfifodatainserted flag when you enable the <b>Enable Rate Match FIFO</b> option. It is a status flag that the rate match block forwards to the FPGA fabric. This indicates the insertion of skip patterns. For every deletion, this signal is high for one parallel clock cycle.	"Rate Match FIFO in Basic Single-Width Mode" and "Rate Match FIFO in Basic Double-Width Mode" sections in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
Create the rx_rmfifodatadeleted port to indicate when data is deleted in the rate match FIFO.	This option creates the output port $rx\_rmfifodatadeleted$ flag when you enable the <b>Enable Rate Match FIFO</b> option. It is a status flag that the rate match block forwards to the FPGA fabric. This indicates the deletion of skip patterns. For every insertion, this signal is high for one parallel clock cycle.	"Rate Match FIFO in Basic Single-Width Mode" and "Rate Match FIFO in Basic Double-Width Mode" sections in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
Enable insertion or deletion of consecutive characters or ordered sets	This option enables the back-to-back insertion or deletion of skip characters in the rate match FIFO. This option is available for selection in Single-width mode. It is enabled by default in Double-width mode.	_
Enable byte ordering block.	<ul> <li>This option enables the byte ordering block. It is available in both Single-width and Double-width modes. It is available only when the channel width is:</li> <li>16-bits/20-bits in Single-width mode</li> <li>32-bits/40-bits in Double-width mode</li> <li>As soon as the byte ordering block sees the rising edge of the appropriate signal, it compares the LSByte coming out of the byte deserializer with the byte ordering pattern. If they do not match, the byte ordering block inserts the pad character that you enter in the What is the byte ordering pattern? option such that the byte ordering pattern is seen in the LSByte position. Inserting this pad character enables the byte ordering block to restore the correct byte order.</li> </ul>	"Byte Ordering Block" section in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
What do you want the byte ordering to be based on?	This option is available only when the byte ordering block is enabled. This option allows you to trigger the byte ordering block on the rising edge of either the rx_syncstatus signal or the user-controlled rx_enabyteord signal from the FPGA fabric.	"Byte Ordering Block" section in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
What is the byte ordering pattern?	This option is available only when the byte ordering block is enabled. Enter the 10-bit pattern that the byte ordering block must place in the LSByte position of the receiver parallel data on the rx_dataout port.	"Byte Ordering Block" section in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.

#### Table 1–13. MegaWizard Plug-In Manager Options (Rate Match/Byte Order Screen) (Part 2 of 3)

ALTGX Setting	Description	Reference
What is the byte ordering pad pattern?	When the byte ordering block does not find the byte ordering pattern in the LSByte position of the data coming out of the byte deseriazlier, it inserts this byte ordering pad pattern such that the byte ordering pattern is seen in the LSByte position of the receiver parallel data on the rx_dataout port. Inserting this pad character enables the byte ordering block to restore the correct byte order.	"Byte Ordering Block" section in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.

Table 1–13. MegaWizard Plug-In Manager Options (Rate Match/Byte Order Screen) (Part 3 of 3)

Note to Table 1-13:

(1) If you want the rate matcher to insert or delete both the positive and negative disparities of the 20-bit rate matching pattern, enter the positive disparity as pattern1 and negative disparity as pattern2.

### **Protocol Settings Screen for GIGE and XAUI**

Figure 1–15 shows the Protocol Settings screen for the **GIGE** and **XAUI** modes of the MegaWizard Plug-In Manager.





Table 1–14 lists the available options for the **GIGE** and **XAUI** modes in the Protocol Settings screen of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.

	Table 1-14.	MegaWizard Plug-li	n Manager Options	(Protocol Settings -	-GIGE and XAUI)	(Part 1 of 3)
--	-------------	--------------------	-------------------	----------------------	-----------------	---------------

ALTGX Setting	Description	Reference
Enable run-length violation checking with a run length of	This option creates the output signal $rx_rlv$ . Enabling this option also activates the run-length violation circuit. If the number of continuous 1s and 0s exceeds the number that you set in this option, the run-length violation circuit asserts the $rx_rlv$ signal. The $rx_rlv$ signal is asynchronous to the receiver data path and is asserted for a minimum of two recovered clock cycles. The run length limits are five to 160 in increments	"Programmable Run Length Violation Detection" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.
Create an rx_syncstatus output port for pattern detector and word aligner.	of five. This is an output status signal that the word aligner forwards to the FPGA fabric to indicate that synchronization has been achieved. This signal is synchronous with the parallel receiver data on the rx_dataout port. Receiver synchronization is indicated on the rx_syncstatus port of each channel.	Table 1-33 and the "Word Aligner" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.
Create an rx_patterndetect port to indicate pattern detected.	This is an output status signal that the word aligner forwards to the FPGA fabric to indicate that the word alignment pattern programmed has been detected in the current word boundary.	Table 1-33 and the "Word Aligner" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.
Create an rx_invpolarity port to enable word aligner polarity inversion.	This optional port allows you to dynamically reverse the polarity of every bit of the received data at the input of the word aligner. Use this option when the positive and negative signals of the differential input to the receiver $(rx\_datain)$ are erroneously swapped on the board.	"Receiver Polarity Inversion" section in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter.
Create an rx_ctrldetect port to indicate 8B/10B decoder has detected a control code.	This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric. This signal indicates whether the decoded 8-bit code group is a data or control code group on this port. If the received 10-bit code group is one of the 12 control code groups (/Kx.y/) specified in IEEE802.3 specification, this signal is driven high. If the received 10-bit code group is a data code group (/Dx.y/), this signal is driven low.	"8B/10B Decoder" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.
Create an rx_errdetect port to indicate 8B/10B decoder has detected an error code.	This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric. This signal indicates an 8B/10B code group violation. It is asserted high if the received 10-bit code group has a code violation or disparity error. It is used along with the rx_disperr signal to differentiate between a code violation error and/or a disparity error.	"8B/10B Decoder" section in the Transceiver Architecture in Stratix IV Devices chapter.

ALTGX Setting	Description	Reference	
Create an rx_disperr port to indicate 8B/10B decoder has detected a disparity error.	This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric. This signal is asserted high if the received 10-bit code or data group has a disparity error. When this signal goes high, rx_errdetect also is asserted high.	"8B/10B Decoder" section in the Transceiver Architecture in Stratix IV Devices chapter.	
Create a tx_invpolarity port to allow Transmitter polarity inversion.	This optional port allows you to dynamically reverse the polarity of every bit of the data word fed to the serializer in the transmitter data path. Use this option when the positive and negative signals of the differential output from the transmitter (tx_dataout) are erroneously swapped on the board.	"Transmitter Polarity Inversion" section in the <i>Transceiver</i> <i>Architecture in Stratix IV Devices</i> chapter.	
Create an rx_runningdisp port to indicate the current running disparity of the 8B/10B decoded byte.	This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric. This signal is asserted high when the current running disparity of the 8B/10B decoded byte is negative. This signal is low when the current running disparity of the 8B/10B decoded byte is positive.	_	
Create an rx_rmfifofull port to indicate when the rate match FIFO is full.	This option creates the output port rx_rmfifofull. It is a status flag that the rate match block forwards to the FPGA fabric. This indicates when the rate match FIFO block is full (20 words). This signal remains high as long as the FIFO is full and is asynchronous to the receiver data path.	"Rate Match (Clock Rate Compensation) FIFO" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.	
Create an rx_rmfifoempty port to indicate when the rate match FIFO is empty.	This option creates the output port rx_rmfifoempty. It is a status flag that the rate match block forwards to the FPGA fabric. This indicates when the rate match FIFO block is empty (five words). This signal remains high as long as the FIFO is empty and is asynchronous to the receiver data path.	"Rate Match (Clock Rate Compensation) FIFO" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.	
Create an rx_rmfifodatainserted port to indicate when data is inserted in the rate match FIFO.	This option creates the output port rx_rmfifodatainserted flag. It is a status flag that the rate match block forwards to the FPGA fabric. The rx_rmfifodatainserted flag is asserted when a rate match pattern byte is inserted to compensate for the PPM difference in reference clock frequencies between the upstream transmitter and the local receiver.	"Rate Match (Clock Rate Compensation) FIFO" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.	
Create an rx_rmfifodatadeleted port to indicate when data is deleted in the rate match FIFO.	This option creates the output port rx_rmfifodatadeleted. It is a status flag that the rate match block forwards to the FPGA fabric. The rx_rmfifodatadeleted flag is asserted when a rate match pattern byte is deleted to compensate for the PPM difference in reference clock frequencies between the upstream transmitter and the local receiver.	"Rate Match (Clock Rate Compensation) FIFO" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.	

Table 1-14.	MegaWizard Plu	a-In Manager O	ptions (P	Protocol Setting	s —GIGE and XAUI)	(Part 2 of 3)
						1

ALTGX Setting	Description	Reference
Enable transmitter bit reversal.Enabling this option reverses every bit of the 10-bit parallel data at the input of the serializer. The 10-bit input to the serializer D[9:0] is reversed to D[0:9].The serial content is the serial content in the serial content is the serial content is the serial content in the serial content in the serial content is the serial content in the serial content in the serial content is the serial content in the serial content in the serial content is the serial content in the serial content in the serial content is the serial content in the serial content in the serial content in the serial content in the serial content is the serial content in the series of the series content in		"8B/10B Encoder" section in the <i>Transceiver Architecture in Stratix IV Devices</i> chapter.
What is the word alignment pattern length?	This option sets the word alignment pattern length. The available choices are <b>7</b> and <b>10</b> for the GIGE and XAUI modes. The default setting for this option is <b>10</b> .	"Rate Match (Clock Rate Compensation) FIFO" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.

Table 1–14.	MegaWizard Plug-	In Manager Option	s (Protocol Settin	as —GIGE and XAUI)	(Part 3 of 3)
	mogannizara riag i	in manager eption		go anai ana Anoi/	(1 41 ( 0 0 1 0)

## **Protocol Settings Screen for the (OIF) CEI Phy Interface**

Table 1–15 lists the available options for the **(OIF) CEI Phy Interface** mode in the Protocol Settings screen of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.

Table 1–15. MegaWizard Plug-In Manager Options (Protocol Settings - [OIF] CEI PHY Interface)

ALTGX Setting	Description	Reference
Enable run-length violation checking with a run length of	This option creates the output signal $rx_rlv$ . Enabling this option also activates the run-length violation circuit. If the number of continuous 1s and Os exceeds the number that you set in this option, the run-length violation circuit asserts the $rx_rlv$ signal. The $rx_rlv$ signal is asynchronous to the receiver data path and is asserted for a minimum of two recovered clock cycles.	"Programmable Run Length Violation Detection" section in the <i>Transceiver Architecture</i> <i>in Stratix IV Devices</i> chapter.
	For a 32-bit channel width, the run length limits are 8 to 512 in increments of eight.	

## **Protocol Settings Screen for PCIe**

Figure 1–16 shows the **PCIe 1** screen for Protocol Settings of the MegaWizard Plug-In Manager.





Table 1–16 lists the available options on the **PCIe 1** screen of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.

Table 1-16.	MegaWizard	Plug-In	Manager	<b>Options</b>	(PCle 1)	(Part 1 of 2)
-------------	------------	---------	---------	----------------	----------	---------------

ALTGX Setting	Description	Reference
Enable low latency synchronous PCIe.	This option puts the rate match FIFO into low latency mode, which forces the system into a 0 ppm mode. Ensure that there is a 0 ppm difference between the upstream transmitter's and the local receiver's input reference clocks.	"Rate Match (Clock Rate Compensation) FIFO" section in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
Enable run-length violation checking with a run length of	This option creates the output signal $rx_rlv$ . Enabling this option also activates the run-length violation circuit. If the number of continuous 1s and Os exceeds the number that you set in this option, the run-length violation circuit asserts the $rx_rlv$ signal. The $rx_rlv$ signal is asynchronous to the receiver data path. For both 8-bit and 16-bit channel widths the run	"Programmable Run Length Violation Detection" section in the <i>Transceiver Architecture</i> <i>in Stratix IV Devices</i> chapter.
	length limits are 5 to 160 in increments of five.	
Enable fast recovery mode.	This option enables the CDR control block. When this block is enabled, the rx_locktodata and rx_locktorefclk signals are disabled.	"Fast Recovery Mode" section in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
	Enable the electrical idle inference module by selecting this option. In PCIe mode, the PCS has an optional electrical idle inference module designed to implement the electrical idle inference conditions specified in PCIe base specification 2.0.	
Enable electrical idle inference functionality.	Enabling this option creates the rx_elecidleinfersel[2:0] input signal. The electrical idle Inference module infers electrical idle depending on the logic level driven on the rx_elecidleinfersel[2:0] input signal. For the electrical idle Inference module to correctly infer an electrical idle condition in each LTSSM sub-state, you must drive the rx_elecidleinfersel[2:0] signal appropriately.	"Electrical Idle Inference" section in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
Create an rx_syncstatus output port for pattern detector and word aligner.	The ALTGX MegaWizard Plug-In Manager automatically configures the word aligner in Automatic Synchronization State Machine mode for PCIe mode. This is an output status signal that the word aligner forwards to the FPGA fabric to indicate that synchronization has been achieved. This signal is synchronous with the parallel receiver data on the rx_dataout port. The signal width is 1 and 2 bits for a channel width of 8 bits and 16 bits, respectively.	Table 1-29 and "Automatic Synchronization State Machine Mode Word Aligner with 10-bit PMA-PCS Interface Mode" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.

ALTGX Setting	Description	Reference
Create an rx_patterndetect output port to indicate pattern detected.	This is an output status signal that the word aligner forwards to the FPGA fabric to indicate that the word alignment pattern programmed has been detected in the current word boundary. The signal width is 1 and 2 bits for a channel width of 8 bits and 16 bits, respectively.	"Automatic Synchronization State Machine Mode Word Aligner with 10-bit PMA-PCS Interface Mode" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.
Create an rx_ctrldetect port to indicate 8B/10B decoder has detected a control code.	This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric. This signal indicates whether the decoded 8-bit code group is a data or control code group on this port. If the received 10-bit code group is one of the 12 control code groups (/Kx.y/) specified in the IEEE802.3 specification, this signal is driven high. If the received 10-bit code group is a data code group (/Dx.y/), this signal is driven low. The signal width is 1 and 2 bits for a channel width of 8 bits and 16 bits, respectively.	"8B/10B Decoder" section in the <i>Transceiver Architecture</i> <i>in Stratix IV Devices</i> chapter.
Create a tx_detectrxloop input port as Receiver detect or loopback enable, depending on the power state.	Depending on the power-down mode, asserting this signal enables either the receiver detect operation or Loopback mode. <sup>(1)</sup>	"Receiver Detection" and "PCIe Reverse Parallel Loopback" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.
Create a tx_forceelecidle input port to force the Transmitter to send Electrical Idle signals.	Enabling this port sets the transmitter buffer in electrical idle mode. This port is available in all PCIe power-down modes and has a specific use in each mode. $^{(1)}$	"Transmitter Buffer Electrical Idle" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.
Create a tx_forcedispcompliance input port to force negative running disparity.	<ul> <li>A high level on this port forces the associated parallel transmitter data on the tx_datain port to be transmitted with negative current running disparity.</li> <li>For 8-bit transceiver channel width configurations, you must drive tx_forcedispcompliance[1:0] high in the same parallel clock cycle as the first /K28.5/ of the compliance pattern on the tx_datain port.</li> <li>For 16-bit transceiver channel width configurations, you must drive only the LSB of tx_forcedispcompliance[1:0] high in the same parallel clock cycle as /K28.5/D21.5/ of the compliance pattern on the tx_datain port.</li> </ul>	"Compliance Pattern Transmission Support" section in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
Create a tx_invpolarity port to allow Transmitter polarity inversion.	This optional port allows you to dynamically reverse the polarity of every bit of the data word fed to the serializer in the transmitter data path. Use this option when the positive and negative signals of the differential output from the transmitter $(tx\_dataout)$ are erroneously swapped on the board.	"Transmitter Polarity Inversion" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.

Table 1–16. MegaWizard Plug-In Manager Options (PCIe 1) (Part 2 of 2)

Note to Table 1-16:

(1) Refer to the table 'Power States and Functions Allowed in Each Power State' in the PIPE Interface section in the Transceiver Architecture in Stratix IV Devices chapter.

Figure 1–17 shows the **PCIe 2** screen of Protocol Settings for the MegaWizard Plug-In Manager.





Table 1–17 lists the available options on the **PCIe 2** screen of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.

ALTGX Setting	Description	Reference
Create a pipestatus output port for PIPE interface status signal.	The PCIe interface block receives status signals from the transceiver channel PCS and PMA blocks and encodes the status on a 3-bit output signal (pipestatus[2:0]) that is forwarded to the FPGA fabric.	"Receiver Status" section and Table 1-53 in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
Create a pipedatavalid output port to indicate valid data from the receiver.	This is an output status port that indicates the receiver parallel data on the rx_dataout port is valid.	_

ALTGX Setting	Description	Reference
	Enabling this option creates the pipeelecidle output status port that is forwarded to the FPGA fabric.	
Create a pipelecidle output port for Electrical Idle detect status	<ul> <li>If you select Enable Electrical Idle Inference Module, the pipeelecidle signal is driven high when the electrical idle inference module infers an electrical idle condition depending on the logic driven on the rx_elecidleinfersel[2:0] port. Otherwise, it is driven low.</li> </ul>	"Electrical Idle Inference" section in the <i>Transceiver</i> <i>Architecture in Stratix IV</i>
Signal.	<ul> <li>If you do not select Enable Electrical Idle Inference Module, the rx_signaldetect output signal from the signal threshold detection circuitry is inverted and driven on the pipeelecidle port.</li> </ul>	<i>Devices</i> chapter.
	The pipeelecidle signal is asynchronous to the receiver data path.	
Create a pipephydonestatus output port to indicate PIPE completed power state transitions.	This is an output status signal forwarded to the FPGA fabric. The completion of various PHY functions; for example, receiver detection, power state transition, clock switch, and rate switch, are indicated on this pipephydonestatus signal by driving this signal high for one parallel clock cycle.	"PCIe Mode" section in the Transceiver Architecture in Stratix IV Devices chapter.
Create a pipe8b10binvpolarity port to enable polarity inversion in PIPE.	This optional port allows you to dynamically reverse every bit of the received data at the input of the 8B/10B decoder.	"PCIe Mode" section in the Transceiver Architecture in Stratix IV Devices chapter.
Create a powerdn input port for PIPE powerdown directive.	Enabling this option creates an input control port powerdn[1:0] for each transceiver channel.	"Power State Management" section and Table 1-51 in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.

Table 1–17. MegaWizard Plug-In Manager Options (PCIe 2 Screen) (Part 2 of 2)

Figure 1–18 shows the **SONET/SDH** screen for Protocol Settings of the MegaWizard Plug-In Manager.





Table 1–18 lists the available options on the **SONET/SDH** screen for Protocol Settings of the MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.

Table 1–18.	MegaWizard Plug-lı	n Manager Options	(SONET/SDH Screen)	(Part 1 of 3)
-------------	--------------------	-------------------	--------------------	---------------

ALTGX Setting	Description	Reference
When should the word aligner realign?	This option is not available in SONET/SDH mode. In SONET/SDH mode, the word aligner operates in Manual Alignment mode. By default, the ALTGX MegaWizard Plug-In Manager sets the behavior of the word aligner such that re-alignment occurs when there is a rising edge of the rx_enapatternalign input signal in this mode.	"Word Aligner" section in the Transceiver Architecture in Stratix IV Devices chapter.
What is the word alignment pattern length?	<ul> <li>This option sets the length of the word alignment pattern. The following options are available:</li> <li>0C-12—only 16-bit pattern is allowed.</li> <li>0C-48—only 16-bit pattern is allowed.</li> <li>0C-96—16-bit and 32-bit patterns are allowed.</li> </ul>	"SONET/SDH Mode" (OC-12, OC-48, and OC-96) section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.
	<b>UL-90</b> —16-bit and 32-bit patterns are allowed.	

ALTGX Setting	Description	Reference
What is the word alignment pattern?	Enter the word alignment pattern. By default, the pattern that appears in the MegaWizard Plug-In Manager is '0001010001101111' (16'h146F).	"SONET/SDH Mode" (OC-12, OC-48, and OC-96) section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.
Flip word alignment pattern bits.	This option is enabled in the MegaWizard Plug-In Manager by default. This option reverses the order of the alignment pattern at a bit level to support MSB-to-LSB transmission in SONET/SDH mode. The ALTGX MegaWizard Plug-In Manager flips the bit order of the default word alignment pattern '0001010001101111 '(16'h146F) and uses the flipped version '1111011000101000' (16'hF628) as the word alignment pattern.	
What do you want the byte ordering to be based on?	This option allows you to trigger the byte ordering block either on the rising edge of the rx_syncstatus signal or the user-controlled rx_enabyteord signal from the FPGA fabric. The byte ordering block is enabled only in OC-48 mode.	"Byte Ordering Block" section in the <i>Transceiver Architecture</i> <i>in Stratix IV Devices</i> chapter.
Enable run-length violation checking with a run length of.	This option creates the output signal $rx_rlv$ . Enabling this option also activates the run-length violation circuit. If the number of continuous 1s and Os exceeds the number that you set in this option, the run-length violation circuit asserts the $rx_rlv$ signal. The $rx_rlv$ signal is asynchronous to the receiver data path and is asserted for a minimum of two recovered clock cycles in OC-12 and OC-48 modes. Similarly, it is asserted for a minimum of three recovered clock cycles in the OC-96 mode.	"Programmable Run Length Violation Detection" section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.
	limits are 4 to 128 in increments of four. For the OC-96 mode, the run length limits are 5 to 160 in increments of five.	
Create an rx_syncstatus output port for pattern detector and word aligner.	This is an output status signal that the word aligner forwards to the FPGA fabric to indicate that synchronization has been achieved. This signal is synchronous with the parallel receiver data on the $rx_dataout$ port. The signal width is 1 bit, 2 bits, and 4 bits for a channel width of 8 bits, 16 bits, and 32 bits, respectively.	Table 1-77 and "Word Aligner" section in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
Create an rx_patterndetect port to indicate pattern detected.	This is an output status signal that the word aligner forwards to the FPGA fabric to indicate that the word alignment pattern programmed has been detected in the current word boundary. The signal width is 1 bit, 2 bits, and 4 bits for a channel width of 8 bits, 16 bits, and 32 bits, respectively.	Table 1-33 and "Word Aligner" section in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.

Table 1–18. MegaWizard Plug-In Manager Options (SONET/SDH Screen) (Part 2 of 3)

ALTGX Setting	Description	Reference
Create a rx_invpolarity port to enable word aligner polarity inversion.	This optional port allows you to dynamically reverse the polarity of every bit of the received data at the input of the word aligner. Use this option when the positive and negative signals of the differential input to the receiver (rx_datain) are erroneously swapped on the board.	"Receiver Polarity Inversion" section in the <i>Transceiver</i> Architecture in Stratix IV Devices chapter.
Create a tx_invpolarity port to allow Transmitter polarity inversion.	This optional port allows you to dynamically reverse the polarity of every bit of the data word fed to the serializer in the transmitter data path. Use this option when the positive and negative signals of the differential output from the transmitter $(tx_dataout)$ are erroneously swapped on the board.	"Transmitter Polarity Inversion" section in the <i>Transceiver</i> <i>Architecture in Stratix IV</i> <i>Devices</i> chapter.
Flip receiver output data bits.	This option reverses the bit order of the parallel receiver data at a byte level at the output of the receiver phase compensation FIFO to support MSB-to-LSB transmission in SONET/SDH mode. For example, if the 16-bit parallel receiver data at the output of the receiver phase compensation FIFO is '10111100 10101101' (16'hBCAD), enabling this option reverses the data on the rx_dataout port to '00111101 10110101' (16'h3DB5).	"SONET/SDH Mode" (OC-12, OC-48, and OC-96) section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.
Flip transmitter input data bits.	This option reverses the bit order of the parallel transmitter data at a byte level at the input of the transmitter phase compensation FIFO to support MSB-to-LSB transmission protocols in SONET/SDH mode. For example, if the 16-bit parallel transmitter data at the $tx_datain$ port is '10111100 10101101' (16'hBCAD), enabling this option reverses the input data to the transmitter phase compensation FIFO to '00111101 10110101' (16'h3DB5).	"SONET/SDH Mode" (OC-12, OC-48, and OC-96) section in the <i>Transceiver Architecture in</i> <i>Stratix IV Devices</i> chapter.

Table 1–18.	MegaWizard Plug	I-In Manager	Options	(SONET/SDH Screen)	(Part 3 of 3)
	mogunizara i lag	, in managor	options		(1 41 ( 0 01 0)

### **EDA Screen**

Figure 1–19 shows the EDA screen of the MegaWizard Plug-In Manager. The **Generate Netlist** option generates a netlist for the third party EDA synthesis tool to estimate timing and resource utilization for the ALTGX instance.



ALTGX       About       Documentation         Parameter       2 Reconfiguration       3 Protocol       EDA       5 Summary         Settings       3 EDA       5 Summary       5 Summary         Settings       4 EDA       5 Summary         Simulation Libraries       To properly simulate the generated design files, the following simulation mode file(s) are needed         Image: settings       1 to detain(15.0)       Image: settings       1 to detain(15.0)         Image: settings       1 to detain(15.0)       Image: settings       1 to detain(15.0)         Image: settings       1 to detain(15.0)       Image: settings       1 to detain(15.0)         Image: settings       1 to detain(15.0)       Image: settings       1 to detain(15.0)         Image: settings       1 to detain(15.0)       Image: settings       1 to detain(15.0)         Image: setting       1 to detain(15.0)       Image: setting       1 to detain(15.0)         Image: setting setting       Image: setting       1 to detain(15.0)       1 to detain(15.0)         Image: setting setting       Image: setting       1 to detain(15.0)       1 to detain(15.0)         Image: setting setting       Image: setting setting       1 to detain(15.0)       1 to detain(15.0)         Image: setting: setting setting       Image: settin	X
About       Documentation         Per anseter       Settings       Image: Comparison of the set of the	
Settings     Settings     Settings     Settings       rx_datain[0]	
rx_datain(0)     Description       tx_datain(15.0)     Plantowide       pll_inclk     rx_clataout[15.0]       pll_inclk     rx_clataout[15.0]       rx_cruck[0]     rx_clataout[15.0]       tx_datain(15.0)     rx_clataout[15.0]       pll_inclk     rx_clataout[15.0]       tx_ctrienable[1.0]     rx_clout[0]       tx_digtalreset[0]     rx_clout[0]       pll_powerdown[0]     cal_blk_clk       reconfig_togxb[3.0]     etc.	
rx_datain[0]     rx_datain[15.0]     rx	
rx_datain(0)     rx_datain(15.0)     Ptate comp       pl_incik     rx_dataout[15.0]     tx_dataout[15.0]       pl_incik     rx_cloatout[0]       rx_crue[0]     rx_cloatout[0]       rx_crue[0]     rx_cloatout[0]       rx_digtalreset[0]     rx_ficatolk       pl_incik     rx_reaction       rx_digtalreset[0]     rx_reaction       pl_incik     rx_reaction       rx_digtalreset[0]     rx_reaction       pl_incik     rx_reaction       pl_incik     rx_reaction       reconfig_romgxk116.0]     rx_reaction       reconfig_romgxk116.0]     rx_reaction       pl_incik     rx_reaction	el
tx_datan(15.0)       -       -       tx_dataou(0)       stratistiv_hssi       Stratix IV HSSI simulation library         pl_inclk       -       rx_cruck(0)       -       rx_cruck(0)       -	
Protocol: daso, from Protocol: daso, from	
Word alignment width: 10 Word alignment pattern: 17C 8010b mode: normal	
Generates a netist for timing and resource estimation for this megafunction. I you are synthesizing your design with a third-party synthesis tool, using a mining and resource estimation netist can allow for better design optimization. Not all third-party synthesis tools support this feature - check with the tool vendor for complete support information. Note: Netist generation can be a time-intensive process. The size of the design and the speed of your system affect the time it takes for netilst generation to complete. ✓ Generate netilst	IF

# **Summary Screen**

Figure 1–20 shows the Summary screen of the MegaWizard Plug-In Manager. You can select optional files on this page. After you make your selections, click **Finish** to generate the files.



ALTGX       About Documentation         ameter       Reconfiguration         Settings       FDA         Summary       Summary         Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a red checkmark indicates an optional file. Click Finish to generate the setted files ch checkbox is maintained in subsequent MegaWizard Plug-In Manager sessions.
jatain(15.0)               Perfet               Tx_dataout(15.0)               tx_dataout(15.0)          ncik              perfet               perfet               perfet               tx_dataout(15.0)               tx_dataout(15.0)          rcuck(0)              rx_clkout(0)               rx_clkout(0)               rx_clkout(0)               tx_clkout(0)          strenable(1.0)               interset(0)               rx_clkout(0)               rx_clkout(0)               rx_clkout(0)               rx_clkout(0)               clcluption               clcluption               rx_clkout(0)               rx_clkout(0)               rx_clkout(0)               rx_clkout(0)               rx_clkout(0)               clcluption               clcluption               rx_clkout(0)                  reset(0)             reset(0)

# **Document Revision History**

Table 1–19 lists the revision history for this chapter.

Table 1-19.	<b>Document Revision</b>	History	(Part 1 of 2)	
-------------	--------------------------	---------	---------------	--

Date	Version	Changes
January 2014	4.4	■ Updated Table 1–5.
September 2012	4.3	<ul> <li>Updated Table 1–1 to close FB #65275.</li> </ul>
		<ul> <li>Updated Table 1–12 to close FB #37243.</li> </ul>
December 2011	4.2	Updated Table 1–1.

Date	Version	Changes
February 2011		<ul> <li>Updated Table 1–1, Table 1–3, Table 1–7, and Table 1–17.</li> </ul>
	4.1	<ul> <li>Updated chapter title.</li> </ul>
		<ul> <li>Minor text edits.</li> </ul>
		<ul> <li>Applied new template.</li> </ul>
November 2009	4.0	<ul> <li>Added Deterministic Latency protocol information.</li> </ul>
		<ul> <li>Added AEQ information.</li> </ul>
		<ul> <li>Updated PLL setting information.</li> </ul>
		<ul> <li>Consolidated Parameter Settings information (Table 1–1 to Table 1–6).</li> </ul>
		<ul> <li>Consolidated Reconfiguration Settings information (Table 1–7 to Table 1–9).</li> </ul>
		<ul> <li>Consolidated Protocol Settings information (Table 1–10 to Table 1–18).</li> </ul>
		<ul> <li>Minor text edits.</li> </ul>
	3.1	<ul> <li>Updated Table 1–9, Table 1–29 and Table 1–35.</li> </ul>
luno 2000		<ul> <li>Updated Figure 1–10.</li> </ul>
June 2009		<ul> <li>Added introductory sentences to improve search ability.</li> </ul>
		<ul> <li>Minor text edits.</li> </ul>
	3.0	<ul> <li>Updated the figures to match the software changes.</li> </ul>
March 2009		<ul> <li>Removed the 'Deterministic Latency' subprotocol from Basic functional mode.</li> </ul>
March 2003		<ul> <li>Removed the various clock frequencies from the Reconfig Clks screen for all the applicable functional modes.</li> </ul>
		Updated Table 1–1, Table 1–6, and Table 1–11.
		<ul> <li>Updated Figure 1-8.</li> </ul>
November 2008	2.0	<ul> <li>Added Reconfig Clks and Reconfig 2 sections.</li> </ul>
	2.0	<ul> <li>Added the "Use ATX Transmitter PLL" setting.</li> </ul>
		• Changed the "Which device speed grade will you be using?" setting to the "Which device variation will you be using" setting.
June 2008	1.1	Minor text edit.
May 2008	1.0	Initial release.

Table 1–19. Document Revision History (Part 2 of 2)



# 2. Transceiver Design Flow Guide for Stratix IV Devices

This chapter describes the Altera-recommended basic design flow that simplifies Stratix<sup>®</sup> IV GX transceiver-based designs.

Use the following design flow techniques to simplify transceiver implementation. The "Guidelines to Debug Transceiver-Based Designs" on page 2–14 provides guidelines to trouble-shoot transceiver-based designs. An example of a fibre channel protocol application is also described in this chapter.

The transceiver-based design is divided into phases and are detailed in the following sections:

- "Architecture" on page 2–3
- "Implementation and Integration" on page 2–6
- "Compilation" on page 2–10
- "Verification" on page 2–11
- "Functional Simulation" on page 2–12
- "Example 1: Fibre Channel Protocol Application" on page 2–17

Figure 2–1 shows the design flow chart of the different stages of the design flow. The design flow stages include architecture, functional simulation, compilation, and verification. Each stage of the design flow is explained in the sections that follow.

© 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.







Figure 2–1. Flow Chart of the Different Stages in a Transceiver-Based Design
# Architecture

The first step in creating a transceiver-based design is to map your system requirements with the Stratix IV GX device supported features. The Stratix IV GX device contains multiple transceiver channels that you can configure in multiple data rates and protocols. It also provides multiple transceiver clocking options. For your design, identify the transceiver capabilities and clocking options to ensure that the transceiver meets your system requirements.

This section describes the critical parameters that you need to identify as part of this architecture phase.

# **Device Specification**

The following device specifications must meet your requirements:

- Refer to the device data sheet to ensure that the transceivers meet the data rate and electrical requirements for your target high-speed interface application; for example, the jitter specification and voltage output differential (V<sub>OD</sub>) range.
- Check whether the device family that you select supports your design requirements; for example, the number of transceiver channels, FPGA logic density, memory elements, and DSP blocks.
- If you intend to migrate to a higher logic density or higher transceiver count device in the future, ensure that the migration device is available.

For information about device characteristics, refer to the "Transceiver Performance Specifications" section in the *DC and Switching Characteristics for Stratix IV Devices* chapter. For information about transceiver resources, refer to the *Overview for the Stratix IV Device Family* chapter.

## **Transceiver Configuration**

Use the ALTGX MegaWizard<sup>™</sup> Plug-In Manager interface to configure the Stratix IV transceiver channel's features and options.

When selecting a transceiver configuration, check for the following parameters:

Check whether the transceiver physical coding sublayer (PCS) and physical medium attachment (PMA) functional blocks comply with your system requirements. For example, check whether the rate match (clock rate compensation) FIFO in the receiver channel PCS meets the parts per million (PPM) specifications required for your application.

For more information about transceiver specifications, refer to the "Transceiver Performance Specifications" section of the *DC* and *Switching Characteristics for Stratix IV Devices* chapter.

Select a configuration that meets your latency requirements. If your system has maximum latency requirements through the transceiver data path, consider the appropriate functional configuration. The Stratix IV GX transceiver supports various configurations that differ in latency (for example, low latency PCS mode and Basic [PMA direct] mode). In some configurations, specific functional blocks in the transceiver are disabled or bypassed. Before you select a transceiver configuration, understand the functional blocks that must be implemented in the FPGA fabric. For example, Basic (PMA direct) mode provides reduced latency but does not have PCS functional blocks enabled (for example, word aligner and 8B/10B encoder). Therefore, implement these functional blocks in the FPGA fabric if you need them in your application. Some examples of functional blocks that you may need to implement in the FPGA fabric are shown in "Create Data Processing and Other User Logic" on page 2–8.

**For more information about the ALTGX MegaWizard Plug-In Manager, refer to the** *ALTGX Transceiver Setup Guide for Stratix IV Devices* chapter.

- Check whether the loopback features are available for your selected functional mode. The Stratix IV GX transceiver provides diagnostic loopback features between the transmitter channel and the receiver channel at the transceiver PCS and PMA interfaces. These loopback features help in debugging your design.
- If your design uses multiple transceiver channels within the same transceiver block, based on the transceiver channel configurations, the Quartus<sup>®</sup> II software might impose restrictions on combining these channels.

**For more information about these restrictions, refer to the** *Configuring Multiple Protocols and Data Rates in Stratix IV Devices* chapter.

## **Dynamic Reconfiguration**

Use the Stratix IV transceivers in multiple-link interconnect environments by dynamically reconfiguring the PMA controls (for example,  $V_{OD}$ , Pre-emphasis, Equalization, DC gain, and the transceiver channel configuration). You can also reconfigure the PMA controls without affecting any other transceiver channel or the logic in the FPGA fabric.

Use the transceiver channel reconfiguration to dynamically switch a transceiver channel to multiple protocols and data rates. The Quartus II software allows you to generate a memory initialization file (**.mif**) that stores unique transceiver settings and provides a dynamic reconfiguration controller, which is soft logic that controls the transceiver reconfiguration with minimal user interface logic. You can generate this soft logic using the ALTGX\_RECONFIG MegaWizard interface.

**For more information about the ALTGX\_RECONFIG interface, refer to the** *ALTGX\_RECONFIG Megafunction User Guide for Stratix IV Devices* chapter.

All receiver channels in the Stratix IV GX device require offset cancellation to counter offset variations in process, voltage, and temperature (PVT) on the receiver. The dynamic reconfiguration controller initiates the sequence to perform offset cancellation on the receiver channels. Therefore, if you configure the Stratix IV GX transceiver channel in **Receiver only** or **Transmitter and Receiver** configuration, you must instantiate a dynamic reconfiguration controller.

For more information about offset cancellation or dynamic reconfiguration of PMA controls or channel configuration, refer to the "Offset Cancellation Feature" section in the Dynamic Reconfiguration in Stratix IV Devices chapter.

# Clocking

The Stratix IV GX transceiver is clocked by various input reference clocks, for example:

- Dedicated transceiver reference clock (refclk) pins. Altera recommends using refclk pins whenever possible because the refclk pins yield reduced jitter on the transmitted data.
- Clock sources connected to global clock lines.
- Clock outputs from the phase-locked loops (PLLs) in the FPGA fabric.

Identify the transceiver channels input reference clock sources, for example:

- Ensure that your selected device has the required number of input reference clock resources to implement your design.
- Ensure that the transceiver clock input supports the required I/O standards.
- Ensure that the clocking restrictions work with your selected device:
  - Check whether the allowed frequencies for the transceiver input reference clocks meet your system requirements.
  - If you use the PLL cascade clock, understand its restrictions.
  - If you are using the auxiliary transmit (ATX) PLL, understand the recommendations for the input reference clock sources and the restrictions on data rate ranges supported by the ATX PLL.

For transceiver-FPGA interface clocking:

- Ensure that the transceiver-FPGA interface clock frequency limits meet your system requirements.
- **For information about transceiver specifications, refer to the** *DC and Switching Characteristics for Stratix IV Devices* **chapter.** 
  - Identify the clocking scheme to clock the transceiver data to the logic in the FPGA fabric. For example, if your design has multiple transceiver channels that run at the same data rate and are connected to the one upstream link, you might be able to use a single transceiver-FPGA clock to provide clocks to the transceiver data path, which can conserve clock routing resources.
  - If you are using Basic (PMA direct) mode, determine whether you require a left/right PLL to provide phase shifted clocks to the FPGA fabric. The left/right PLL clocks the data received and transmitted between the transceiver and the FPGA fabric interface and may be required to meet the timing requirements of the data transfer.
- For information about transceiver clocking, refer to the *Transceiver Clocking in Stratix IV Devices* chapter.

After you identify the required transceiver parameters, start the implementation and integration phase.

# **Power Supplies**

The Stratix IV GX device requires multiple power supplies. The pin connection guidelines provide specific recommendations about the type of power supply regulator (linear or switching) and the voltage supply options and restrictions. For example, the transmitter buffer supply VCCHTx has two options—1.5 V and 1.4 V. There are specific data rate restrictions when using 1.5 V. You must understand these restrictions when you select a power supply value.

**For more information, refer to the** *Stratix IV GX and Stratix IV E Device Family Pin Connection Guidelines.* 

Estimate the power required to run your design. This estimation allows you to select the appropriate power supply modules and to design the power distribution network on your board.

Use the Early Power Estimator tool to estimate the transient current requirements.

• For more information about the Early Power Estimation tool, refer to the *Stratix III*, *Stratix IV*, *Stratix V*, *HardCopy III*, *and HardCopy IV PowerPlay Early Power Estimator*.

If your design is already complete, use the power optimization features available in the Stratix IV Devices.

**For more information about optimizing power in Stratix IV FPGA devices, refer to** *AN 514: Power Optimization in Stratix IV FPGAs.* 

#### **Board Design Requirements**

For improved signal integrity on the high-speed serial interface, follow the best design practices for your power distribution network, PCB design, and stack up.

**For detailed guidelines and recommendations about your power distribution network, PCB design, and stack up, refer to the Board Design Resource Center web site.** 

**For more information about the Stratix IV GX design process, refer to** *AN 519: Stratix IV Design Guidelines.* 

# **Implementation and Integration**

There are three steps to the implementation and integration phase:

- "Create Transceiver Instances" on page 2–7
- Create Reset Logic to Control the FPGA Fabric and Transceivers" on page 2–34
- "Create Data Processing and Other User Logic" on page 2–36

## **Create Transceiver Instances**

The ALTGX MegaWizard Plug-In Manager to creates the transceiver instance. In the architecture phase, you identified the transceiver configuration for your design. Using the ALTGX MegaWizard Plug-In Manager, select the appropriate parameters that apply to your architecture requirements.

#### **Reset and Status Signals**

The ALTGX MegaWizard Plug-In Manger provides various reset and status signals:

- Reset signals—tx\_digitalreset, rx\_digitalreset, rx\_analogreset, and pll\_powerdown are required to reset the transceiver PCS and PMA functional blocks.
- Status signals—rx\_freqlocked and pll\_locked indicate the state of the receiver CDR and transmitter PLL, respectively. Use these reset and status signals to implement the transceiver reset control logic in the FPGA fabric. For more information, refer to "Create Reset and Control Logic" on page 2–8.

If you determine that your application requires dynamic reconfiguration, select the options in the **Reconfig** screen of the ALTGX MegaWizard interface.

If you intend to dynamically reconfigure the channel into other protocol modes or data rates, the **Reconfig** screen provides multiple options (for example, the **channel interface** and **Use alternate PLL** options) to enable this feature.

To understand the **logical channel addressing**, **logical PLL index**, and **type of reconfiguration to select** options in the **Reconfig** screen, refer to the "Channel and CMU PLL Reconfiguration Mode Details" section in the *Dynamic Reconfiguration in Stratix IV Devices* chapter.

Depending on your system, when you use multiple transceiver channels, you might be able to share the transmitter and receiver parallel clocks of one channel with the other channels. If your design requires sharing a clock resource, select the tx\_coreclk and rx\_coreclk ports.

Transceiver-FPGA fabric interface clock sharing conditions are provided in the *Transceiver Clocking in Stratix IV Devices* chapter.

**For more information about using the ALTGX MegaWizard Plug-In Manager and the** functionality of the different options and signals available, refer to the *ALTGX Transceiver Setup Guide for Stratix IV Devices* chapter.

## **Create Dynamic Reconfiguration Controller Instances**

Use the ALTGX\_RECONFIG MegaWizard interface to create the dynamic reconfiguration controller instance. If you intend to use the channel and CMU PLL reconfiguration feature, select the relevant options in the ALTGX\_RECONFIG Megawizard Plug-In Manager.



For descriptions of the options in the ALTGX\_RECONFIG megafunction, refer to the *ALTGX\_RECONFIG Megafunction User Guide for Stratix IV Devices* chapter.

For more information about using the signals, refer to the Dynamic Reconfiguration in Stratix IV Devices chapter.

# **Create Reset and Control Logic**

The reset sequence is important for initializing the transceiver functional blocks to proper operating condition. Altera recommends a reset sequence for different transceiver configurations and protocol functional modes. The ALTGX MegaWizard Plug-In Manager provides the tx\_digitalreset, rx\_analogreset, rx\_digitalreset, and pll\_powerdown signals to reset the different functional blocks of the transceiver. You can reset the CMU PLL or the ATX PLL (based on your selection) using the pll\_powerdown signal. For transceiver instances that share the same CMU PLL or ATX PLL, the pll\_powerdown port of these instances must be driven by the same logic.

 For more information about reset sequences, refer to the Reset Control and Power Down in Stratix IV Devices chapter.

#### **Create Data Processing and Other User Logic**

A typical transceiver-based design consists of custom data processing and other user logic that must be implemented in the FPGA fabric based on your application requirements. In addition to application-specific logic, for specific transceiver configurations, you may need additional logic to interface with the transceivers. This section provides examples of such logic.

#### PPM Detector When the Receiver CDR Is Used in Manual Lock Mode

Each receiver channel contains a clock data recovery (CDR) that you can use in automatic or manual lock mode.

If you use the receiver CDR in manual lock mode, you can control the timing of the CDR to lock to the input reference clock using the rx\_locktorefclk port or lock to the recovered data using the rx\_locktodata port.

When you use the receiver CDR in manual lock mode, you may need to implement the PPM detector in the FPGA fabric to determine the PPM difference between the upstream transmitter and the Stratix IV GX receiver.

#### Synchronization State Machine in Manual Word Alignment Mode

Each receiver channel contains a synchronization state machine in the PCS that you can enable in certain functional modes. The synchronization state machine triggers the loss of synchronization status to the FPGA fabric based on invalid 8B/10B code groups.

However, the synchronization state machine in the PCS is not available in some functional modes. You may need to implement custom logic in the FPGA fabric to indicate the loss-of-synchronization status of the received data.

#### **Gear Boxing Logic**

Some protocols require a wider data path than provided by the transceiver interface; for example, the Interlaken Protocol requires 64/67-bit encoding and decoding, but the maximum data path interface in the Stratix IV GX transceiver is 40 bits. Therefore, you must implement gear box logic to interface the 64/67-bit encoder-decoder with the transceiver interface.

#### Functional Blocks to Interface with the Transceiver Configured in Basic (PMA Direct) Mode

In Basic (PMA direct) mode, all the PCS functional blocks in the transceiver channel are disabled. Therefore, you may need to implement the following blocks in the FPGA fabric:

- Word Alignment—To align the byte boundary on the received data.
- Byte Deserializer—To increase the data path width to the rest of the user logic and to reduce the clock frequency of the data path by two.
- Phase Compensation FIFO (for bonded channel applications)—In bonded channel applications in which multiple transceiver channels are connected to the same upstream system (for example, one Interlaken Protocol link using 24 transceiver channels). To minimize the global clock routing resources you use, implement a phase compensation FIFO to interface the receiver side of the transceiver interface with the logic in the FPGA Fabric.
  - Use the recovered clock from each channel to clock the write side of the phase compensation FIFO.
  - Use the recovered clock from any of the channels to clock the read side of the phase compensation FIFO.

With this method, you only use one clock resource and the subsequent receive-side logic in the FPGA fabric can operate in this single clock domain.

- Deskew Logic (for bonded channel applications)—In bonded channel applications in which multiple transceiver channels are connected to the same upstream system, the data received between multiple channels are not aligned due to potential skew in the interconnect and the upstream transmitter system. To compensate for the skew, use deskew logic in the FPGA fabric.
- Encoding/Decoding or Scrambling/Descrambling—Many protocols require the transmitter data to be encoded or scrambled to maintain signal integrity. This logic may be required in the FPGA fabric based on your application requirements.

#### **Integrate the Design**

After you implement all of the required logic, integrate the transceiver instances with the remaining logic and provide the appropriate transceiver-FPGA fabric interface clocking. Synthesize the design using third-party synthesis tools, such as Synopsys Synplicity or the Quartus II software synthesis tool. This allows you to detect syntax errors in your design.

If you are using the transceiver in Basic (PMA direct) mode, you must develop all the PCS functionality in the FPGA fabric.

# **Compilation**

When you compile your design, the Quartus II software generates an SRAM Object File (**.sof**) or programmer object file (**.pof**) that you can download to the Stratix IV GX hardware. Typically, the first step in compiling the design is assigning pin locations for the I/Os and clocks. Use the pin planner tool in the Quartus II software to assign pins.

- For a basic tutorial about the Quartus II software, open the Quartus II software, click the **Help** menu and select **Tutorial**.
- Stratix IV GX transceivers support a variety of I/O standards for the input reference clocks and serial data pins. Assign pins and the logic level standard (for example, 1.5-V PCML and LVDS) for the input and output pins.
  - **For more information, refer to the** *I/O Features in Stratix IV Devices* **chapter**.
- If you share the same transceiver-FPGA fabric interface clocks for multiple transceiver channels (tx\_coreclk and rx\_coreclk) in your design, set the **0 ppm** constraints. These constraints enable the Quartus II software to relax the legality check restrictions on clocking.
  - **\*** For more information, refer to the "Common Clock Driver Selection Rules" section of the *Transceiver Clocking in Stratix IV Devices* chapter.
- For transceiver serial pins and refclk pins, set the on-chip termination (OCT) resistor settings.
  - **For more information about supported OCT settings, refer to "Transmitter Output Buffer" section of the** *Transceiver Architecture in Stratix IV Devices* chapter.
- Create timing constraints for the clocks and data paths. Use the TimeQuest Timing Analyzer to set timing constraints.
  - **Tor more information about the TimeQuest Timing Analyzer, refer to the** *Quartus II Development Software Handbook.*
- Compile the design. This generates a **.sof** that can be downloaded in the FPGA.

The Quartus II software generates multiple report files that contain information such as transceiver configuration and clock resource utilization. The following section describes the report files relevant to using transceivers and clock resource.

# **Report Files**

The Quartus II software provides a report file in the synthesis, fitter, map, placement, and assembler stages. The report file provides useful information on the device and transceiver configuration generated by the Quartus II software. This section only describes the reports provided in the fitter stage. To access the report, click on the **Processing** menu, select the **Compilation Report** option and expand the **Fitter** tab.

#### **Fitter Summary**

The fitter summary provides high-level information on the FPGA fabric resources and transceiver channels used by your design. For example, to ensure that the Quartus II software has created the number of transceiver channels as specified in your design, refer to the GXB Receiver channels and GXB Transmitter channels field at the bottom of the report. For detailed information on resource utilization, expand the **Fitter** tab.

#### **Pin-Out File**

Select the **Pin-Out file** option under the **Fitter** tab. The Quartus II software displays the I/O standards and bank numbers of all the pins (used and unused) needed to connect to the board. The Quartus II software also generates a PIN file (**.pin**) with the above information. Altera recommends using the **.pin** as a guideline. Use the pin connection guidelines for board layout.

**For more information about pin connection guidelines for board layout, refer to** *Stratix IV GX and Stratix IV E Device Family Pin Connection Guidelines.* 

#### **Resource Section**

Expand the **Resource Section** option under the **Fitter** tab to view the following tabs:

- The **GXB Transmitter channel** tab—Provides generated settings for all the transmitter channels instantiated in your design.
- The **GXB Transmitter PLL** tab—Provides generated settings for all the transmitter PLLs instantiated in your design.
- The **GXB Receiver channel** tab—Provides generated settings for all the receiver channels instantiated in your design.
- The **Global and other fast signals** tab—Displays the list of clock and other signals in your design that are assigned to the global and regional clock resources.

You can use the report file to verify whether the transceiver settings (for example, data rate), are generated per your settings in the ALTGX MegaWizard Plug-In Manager.

# Verification

The SignalTap<sup>®</sup> Logic Analyzer allows you to verify design functionality using the on-chip logic analyzer. SignalTap provides options to create multiple sets of signals that can be sampled using different trigger clocks. You can add the signals to the SignalTap Logic Analyzer and save the file as an STP file (.stp). When you include this .stp along with the design files and compile the design, the Quartus II software creates an .sof that allows you to verify the functionality of the signals that you added in the SignalTap Logic Analyzer file.

You can run the **.stp** that connects to the device through the JTAG port and displays the signal transitions using the Quartus II software. Because the JTAG port is required to run SignalTap, consider designing the board with the JTAG interface for debugging your system.

For more information about using SignalTap, refer to the *Design Debugging Using the SignalTap II Embedded Logic Analyzer* section in volume 3 of the *Quartus II Development Software Handbook*.

To verify the functionality of the PCS and PMA blocks, the Stratix IV GX transceiver provides diagnostic loopback features between the transmitter and the receiver channels.

For more information, refer to the "Loopback Modes" section in the Transceiver Clocking in Stratix IV Devices chapter.

# **Functional Simulation**

Use the ALTGX MegaWizard Plug-In Manager-generated wrapper file to simulate the instantiated transceiver configuration in third-party simulation software such as ModelSim. For simulation, specific Altera<sup>®</sup> simulation library files are required (listed in Table 2–1). The following library files are available in VHDL and Verilog versions:

- 220pack
- 220model
- altera\_mf\_components
- altera\_mf
- sgate\_pack
- sgate
- stratixiv\_hssi\_component
- stratixiv\_hssi\_atoms

These simulation files are available under the following folder in the Quartus II installation directory: <*Quartus II installation folder*>/eda/sim\_lib

The stratixiv\_hssi\_component library file is only applicable if the transceiver instance is created using VHDL.

For VHDL simulation using ModelSim, create the following libraries in your ModelSim project:

- Ipm
- sgate
- altera\_mf
- stratixiv\_hssi

These simulation files are available under <*Quartus II installation folder\quartus\eda\sim\_lib>*.

Compile the simulation files into the libraries specified in Table 2–1.

Altera Simulation Files	Library	
220pack	lpm	
220model	lpm	
sgate pack	sgate	
sgate	sgate	
altera_mf_components	altera_mf	
altera_mf	altera_mf	
stratixiv_hssi_component	stratixiv_hssi	
stratixiv_hssi_atoms	stratixiv_hssi	
user design files	work	

Table 2–1. Library to Compile Simulation Files

For example, to compile a file into a specific library using ModelSim, right click on the file, select **Properties**, then click the **General** tab.

In the **Compile to library** option, select the corresponding library for the file selected. Figure 2–2 shows the ModelSim window compilation of files in a specific library for the Stratix II GX device.

Figure 2–2. ModelSim Option to Compile Files in a Specific Library

			1
Γ	Do Not Compile Compi	le to library: stratixiigx_hssi	
	Plac	e in Folder: Top Level	
- File Properties			
File:	strativijov besi atoms v	bd	
Location:	C:/Simulation Models/	S2GX/stratix2GX srio/modelsim/stratixiigx h	ssi atoms.vhd
MS-DOS name:	C:\Simulation_Models\	S2GX\stratix2GX_srio\modelsim\stratixiigx_h	ssi_atoms.vhd
Туре:	VHDL	Change Type	
Type: Size:	VHDL 4343983 (4MB)	Change Type	
Type: Size: Modification Time:	VHDL 4343983 (4MB) Thu Jun 21 2:02:30 AM	Change Type	
Type: Size: Modification Time: Last Compile:	VHDL 4343983 (4MB) Thu Jun 21 2:02:30 AM Thu Jun 21 2:02:30 AM	Change Type 1 Pacific Daylight Time 2007 1 Pacific Daylight Time 2007	

Include all the libraries in the search path. Add the ALTGX and ALTGX\_RECONFIG MegaWizard Plug-In Manager-generated wrapper files (**.v** or **.vhd**) and all of the design files to the library. Compile all the library files first, then the design files, and lastly run the simulation.

For Verilog simulation, add the ALTGX and ALTGX\_RECONFIG MegaWizard Plug-In Manager-generated Verilog wrapper files (.v), the Altera library files, and all of the design files. Compile all the library files first, then the simulation model file, followed by the design files. Lastly, run the simulation.

These guidelines are further described in "Example 1: Fibre Channel Protocol Application" below.

 For more information about functional register transfer level (RTL) simulation or post-fit simulation, refer to the *Simulation* chapter in volume 3 of the *Quartus II Handbook*.

# **Guidelines to Debug Transceiver-Based Designs**

This section provides guidelines to debug transceiver-based designs. If a system failure occurs, the first step is to ensure the functionality of the logic within the FPGA. Use the following information when you observe a system failure.

## Guidelines to Debug the FPGA Logic and the Transceiver Interface

Before checking the functionality in silicon, perform functional simulation to ensure the basic functionality of the RTL and the transceiver-FPGA fabric interface.

- Understand the limitations of functional simulation. If you intend to simulate timing parameters, consider post-fit simulation. The functional simulation model for transceivers does not model timing-related parameters or uncertainties in the transceiver data path. For example, the PPM difference in the rate matcher clocks (clock rate compensation) or the phase differences between the read and write side of the phase compensation FIFO are not modeled.
  - **\*** For information about functional RTL simulation or post-fit simulation, refer to the *Simulation* chapter in volume 3 of the *Quartus II Handbook*.
- Check whether the compiled design has timing violations in the TimeQuest Timing Analyzer report. Set the appropriate timing constraints on the failing paths.
  - **Construction** For information about using the TimeQuest Timing Analyzer, refer to the *The Quartus II TimeQuest Timing Analyzer* chapter in volume 3 of the *Quartus II Handbook*.
- Verify the functionality of the transmitter and receiver data path with serial loopback. Dynamically control the serial loopback through the rx\_seriallpbken port. When this signal is asserted, data from the transmitter serializer is looped back to the receiver CDR of the channel.

- Use SignalTap to verify the behavior of the user logic and the transceiver interface signals. If you have FPGA I/O pins available for debug, you can also use the external logic analyzer to debug the functionality of the device.
  - **For more information, refer to the** *In-System Debugging Using External Logic Analyzers* chapter in volume 3 of the *Quartus II Handbook*.
  - To use these features, you must connect the JTAG configuration pins in the FPGA.
- Verify the interconnect on the receive side by configuring the transceiver in reverse serial loopback mode. In this case, the recovered data from the receiver channel is sent to the transmitter buffer. To configure a transceiver channel operating in a different configuration to reverse serial loopback mode, use the dynamic reconfiguration controller.
- Check whether the transceiver FPGA fabric interface clocking schemes follow the recommendations provided in the "FPGA Fabric-Transceiver Interface Clocking" section in the *Transceiver Clocking in Stratix IV Devices* chapter.
- Ensure that you have used the recommended transceiver reset sequence.

## **Guidelines to Debug System Level Issues**

If you have determined that the logic in the FPGA fabric is functionally correct, check for system level issues:

- Check the voltage ripple across the 2 kΩ resistor that is connected to the RREF pin. The voltage ripple must be less than 60 mv.
- Measure the eye on the near-end and far-end of the transmitter to understand the jitter added by the transmitter and interconnect.
  - Ensure that the high-speed scopes you use for measurement have sufficient bandwidth (the bandwidth rating on the scope and cables must be at least three times the serial data rate).
  - Check whether the eye meets the eye-mask requirements if specified by the protocol application.
  - Use scopes that provide information on the different jitter components to understand the possible source of the increased jitter. For example, increased intersymbol interface (ISI) indicates potential bandwidth limitations on the interconnect.
  - Some scopes, such as Agilent 86100C DCA, require pre-defined patterns (for example, PRBS7 or PRBS23) to provide jitter components.
- Measure signals on the traces (no connector) using a high-impedance differential probe with short leads.

- Ensure that characteristic impedance on the interconnect matches the source and load systems.
  - Check for impedance discontinuities on the trace by Time Domain Reflectometry (TDR).
  - Revisit the board design, layout, and routing for any inconsistencies that can cause impedance discontinuities.
  - Check whether the termination schemes on the Stratix IV GX device and on the upstream system are matched. Altera recommends using OCT in the Stratix IV GX device instead of external termination to improve signal integrity.
  - Change the transmit output differential voltage to improve eye amplitude.
- Compensate for high frequency losses in the interconnect by changing the equalization settings of the Stratix IV GX device and check for improvement of the bit error rate. If the upstream system does not have an equalization feature, increase the pre-emphasis (1st post tap) of the Stratix IV GX transmitter. In cases where there are multiple interconnects between the Stratix IV GX device and the upstream system, use the pre-tap and 2nd post tap. Altera provides tools to select the pre-emphasis.
- Measure the increase in jitter at the near end and far end with one channel turned on at a time if you have multiple transceiver channels connected to the upstream system. This helps to observe the effect of cross talk from adjacent channels on the victim channel.
  - Check the board layout and routing to ensure that you have implemented the design practices to mitigate cross talk.
- Ensure that the input voltage and duty cycle of the input reference clock source provided to the transmitter PLLs meet the input reference clock requirements.
- Check whether the voltage drop on the power supplies is within the specified tolerance range.
  - Measure the voltage at the via beneath the power supply pin using a high-impedance probe.
  - Check whether the voltage regulator specifications meet the Stratix IV GX power supply requirements.
  - Revisit the power distribution scheme for the supply voltage to ensure that it is designed to handle the transient current requirements of the transceiver.
    - **Tor** For the tolerance values of the different power supplies, refer to the *DC* and *Switching Characteristics for Stratix IV Devices* chapter.
- Check for periodic modulation of other frequency components on the transmit data. Send a high-frequency pattern (1010) from the transmitter side and connect the transmitter serial output to a spectrum analyzer.

For more information about debugging Stratix IV GX transceivers, refer to *AN* 553: *Debugging Transceivers*.

# **Example 1: Fibre Channel Protocol Application**

Assume that you want to implement a fibre channel protocol application using three transceiver channels. Consider the following system requirements:

- You need three transceiver channels
- All the channels need to be placed in the same transceiver block
- All the channels need to have independent control to reset their PCS and PMA functional blocks

Table 2–2 lists the transceiver channel configuration for Example 1.

Channels	Mode of Operation	Data Rate	Input Reference Clock Frequency (MHz)
0	<b>Receiver and Transmitter</b>	FC4G (4.25 Gbps)	106.25
1	<b>Receiver and Transmitter</b>	FC1G (1.0625 Gbps)	53.125
2	Transmitter Only	FC4G (4.25 Gbps)	106.25

Table 2–2. Transceiver Channel Configuration for Example 1

# Phase 1—Architecture

In this phase, check whether the Stratix IV GX device supports or meets your design requirements.

#### **Device Specification**

Consider the questions listed in Table 2–3 before setting device-specific parameters.

Questions	Answer
	Yes
Do the parameters meet the fibre channel protocol electrical requirements?	For more information, refer to the "Transceiver Performance Characteristics" section in the <i>DC and Switching</i> <i>Characteristics for Stratix IV Devices</i> chapter
Are three transceiver channels available?	Yes
	Yes
Is there support for 4.25 Gbps and 1.0625 Gbps data rates?	Two CMU PLLs are available within each transceiver block to support two different transmitter data rates. Each receiver channel contains a dedicated receiver CDR that supports 4.25 Gbps and 1.0625 Gbps data rates.

Table 2–3. Device Specific Parameters

• For the maximum data rates supported, refer to the "Transceiver Performance Specifications" section in the *DC* and Switching Characteristics for Stratix IV Devices chapter.

#### **Transceiver Configuration**

The fibre channel protocol uses an 8B/10B encoder and requires clock rate compensation.

#### **Functional Blocks**

Consider the questions listed in Table 2–4 before configuring the transceiver.

Table 2–4. Configuring the Transceiver

Questions	Answer	
	No	
Is the 8B/10B encoder in the PCS block fibre channel compliant?	The fibre channel protocol consists of two different End-of-Frame (EOFt) ordered sets. The correct EOFt ordered set sent by the user logic depends on the ending disparity of the word preceeding the EOFt. The Stratix IV GX transceiver does not provide running disparity flags to the user logic. Therefore, the user logic might not be able to select the correct EOFt ordered set.	
Is there a workaround?	Yes Implement the 8B/10B encoder in the FPGA fabric.	
Is the clock rate compensation block in the PCS available	No	
without an 8B/10B encoder?	You can implement this in the FPGA fabric.	

The design requires a **Transmitter and Receiver** configuration for two channels and a **Transmitter Only** configuration for one channel (Table 2–5).

#### Table 2–5. Multiple Channels

Questions	Answer
Does the Stratix IV GX transceiver support these two	Yes The available FPGA fabric interface width is 20 or 40 bits to support 4.25 Gbps and 1.0625 Gbps data rates, respectively.
configurations and allow you to combine them within the same transceiver block	This FPGA fabric interface facilitates 8B/10B encoding and decoding in the FPGA fabric without additional re-arrangement of the received parallel data to a 10-bit boundary.

#### **Dynamic Reconfiguration**

If your application requires you to dynamically reconfigure the transceiver PMA controls, ensure that you understand the settings, options, and user logic required to enable this feature.

**For more information, refer to the "Interfacing ALTGX and ALTGX\_RECONFIG Instances" section in the** *Dynamic Reconfiguration in Stratix IV Devices* chapter.

**For more information about initiating read and write transactions, refer to the** "Dynamically Reconfiguring PMA Controls" section in the *Dynamic Reconfiguration in Stratix IV Devices* chapter. If you are using the channel reconfiguration feature, enable the appropriate options in the ALTGX and ALTGX\_RECONFIG MegaWizard Plug-In Managers.

You can dynamically use the reconfiguration modes to reconfigure different functional blocks in a transceiver channel using .mifs. For information about generating .mifs, refer to the "Channel and CMU PLL Reconfiguration Mode Details" section in the *Dynamic Reconfiguration in Stratix IV Devices* chapter.

#### Clocking

Consider the questions listed in Table 2–6 before configuring clocking.

#### Table 2–6. Configuring Clocking

Questions	Answer
Is there support for two different input reference clocks?	Yes
	The Stratix IV GX transceiver has two refelk pins for each transceiver block.
Do the	Yes
range?	The minimum frequency range of refelk is 50 MHz; the maximum frequency range is 622.08 MHz.
	No
Can transceiver-FPGA fabric interface clocking be shared?	The design requires independent control on all channels, so you must not share the transceiver-FPGA fabric interface clock of one channel with another channel. Each of the channels must use its own $tx\_clkout$ and $rx\_clkout$ signals to clock the data between the transceiver channels and the FPGA fabric.
Does the Stratix IV GX transceiver support this feature?	Yes

For more information about clocking the transmitter and receiver channel data path for this type of configuration, refer to the "Transmitter Channel Datapath Clocking" section of the *Transceiver Clocking in Stratix IV Devices* chapter.

Figure 2–3 shows the transmitter side of the transceiver setup for Example 1.

The transmitter side receives its clocks from the clock multiplier unit (CMU) PLLs. The receiver side contains its dedicated CDR that provides the high-speed serial and low-speed parallel clocks to its PMA and PCS blocks, respectively.

Figure 2–3. Top-Level Transceiver Setup—Transmitter-Side Only



# Phase 2—Implementation

Create the transceiver instance using the ALTGX MegaWizard Plug-In Manager.

**For a description of the individual options, refer to the** *ALTGX Transceiver Setup Guide for Stratix IV Devices* chapter.

#### **Create the Transceiver Instance for an FC4G Configuration (Channel 0)**

Figure 2–4 through Figure 2–14 show the different options available in the ALTGX MegaWizard Plug-In Manager to create the transceiver channel instance for the FC4G data rate. Use this instance for channel 0, with the following settings:

• **General** screen—You can configure the Stratix IV GX transceiver for fibre channel protocol using Basic mode. Set the options with the values shown in Figure 2–4.



MegaWizard Plug-In Manager [page 3 of 14]		IX
ALTGX		
	About Documentation	
1 Parameter 2 EDA 3 Summary Settings		
General 📏 PLL/Ports 🔪 Ports/Cal Blk 🔪 RX Analog 🔪 TX Analog 🔪 Reconfig 🔪	Lpbk > Basic/8B10B > Word Aligner > Rate match/Byte order >	
	Currently selected device family: Stratix IV	~
FC4G_TXRX	Match project/defau	lt l
rx_datain(0)         rx_dataout(0)           tx_datain(39.0)         0eter:           trict_datain(39.0)         0eter:	Able to implement the requested GXB	
	General	
rx_digitalreset[0] reconfig_fromgxb[16.0]	Which device speed grade will you be using? 2	
tx_digitalreset[0]	Which subpratecal will you be using? Basic	
	Inforce default settings for this protocol	
reconfig_clk	What is the operation mode? Receiver and Transmitter	
reconfig_togxb[3.0]	What is the number of channels?	
Protocol: Basic None Operation mode: Receiver and Transmitter	What is the deserializer block width?	
inolk frequency: 102 56 MHz GXB Transmitter PLL bandwidth mode: High RX PLL bandwidth mode: Medium	<ul> <li>Single (valid data rates: 600 Mbps - 3.750 Gbps)</li> </ul>	
RX Vom 0.82 Force RX signal detection VCCHTX: 1.4	Double (valid data rates: > 1.000 Gbps)	
IX Vom; 0.00 Preemphasis Pre-tap Setting; 0 Preemphasis First Post-tap Setting; 0 Preemphasis Second Post-tan Setting; 0	What is the channel width?	
Self Test mode: none Word alignment: bitslip Word alignment width: 10	Input Data	
Voord alignment pattem: 170	What would you like to base the setting on? Data Rate	
	What is the effective data rate? 4250 Mbps	
	What is the input clock frequency?	
	The base data rate is 4250.00 Mbps	
	Cancel < Back Next > Einish	

PLL/Ports screen—Check the Train Receiver CDR from PLL inclk option, as shown in Figure 2–5. When you select this option, the same input reference clock used for the CMU PLL is provided as a training clock to the receiver CDR.

Figure 2–5. FC4G Instance Settings (PLL/Ports Screen)



- Check the pll\_powerdown signal. This signal allows you to power down the CMU PLL. Use this signal as part of your reset sequence.
- Check the pll\_locked signal. This signal indicates whether the CMU PLL is locked to the input reference clock. The user logic waits until the pll\_locked signal goes high before transmitting data.
- Check the rx\_freqlocked signal. This signal indicates whether the receiver CDR is locked to data. When the receiver CDR is configured in automatic lock mode, assert the rx\_digitalreset signal if the rx\_freqlocked signal goes low to keep the receiver PCS under reset. Altera recommends specific transceiver reset sequences to ensure proper device operation.
- **For more information about receiver CDR and lock modes, refer to the "Receiver** Channel Datapath" section of the *Transceiver Architecture in Stratix IV Devices* chapter.

• **Ports /Cal Blk** screen—The calibration block is required so it is always enabled. Select the options shown in Figure 2–6.

#### Figure 2–6. FC4G Instance Settings (Ports/Cal Blk Screen)

aliux	About Documentation
arameter 2 EDA 3 Summary	
eral > PLL/Ports > Ports/Cal Blk > RX Analog > TX Analog > Reconfig	> Lpbk > Basic/8B10B > Word Aligner > Rate match/Byte order >
	Able to implement the requested GXB
EC4G TXRX	
	Coptional Ports
x_datain[0] rx_dataout[390]	Create 'rx_signaldetect' port to indicate data input signal detection
x_datain[390] L Fifd and tx_dataout[0]	Create 'ry phase comp fife error' output port
x_digitalreset[0]	
x_analogreset[0] [CDR] * tx_clkout[0]	Create 'tx_phase_comp_fifo_error' output port
x_algitalreset[U]	Create 'rx_coreclk' port to connect to the read clock of the RX phase
soverdown[0] PLL	compensation FIFO
	Create 'tx_coreclk' port to connect to the write clock of the TX phase
x_bitslip[0] Find and byteser.	compensation FIFO
econfig_tix	Note: To use the 'rx_coreclk' port or 'tx_coreclk' port, you must set the 'GXB 0 PPM core
	dock settings in the Quartus Assignment Editor
Protocol: Basic None Operation mode: Receiver and Transmitter	Calibration Block Settings
Effective data rate: 4250 Mbps inolk frequency: 106.25 MHz GXB Transwritter PLI bandwidth mode: High	Use calibration block
RX PLL bandwidth mode: Medium RX Vom: 0.82	Note: Calibration circuitries are needed for all transceivers. All transceiver
VCCHTX:14 VCCHTX:1.4	channels connected to the same calibration block must use the same calibration block clock and nower down signals
Preemphasis Pre-tap Setting; 0 Preemphasis First Post-tap Setting; 0 Preemphasis Second Bost-tan Setting; 0	Create active biok dock and power down signals
Self Test mode: none Word alignment: bitslip	Create active high callbik_bowerdown port to powerdown the calibration block
Word alignment pattern: 17C	- Concyal Applea Settings
	General Analog Securitys
	What is the Analog Power(VCCA_L/R)?
	Cancel < Back Next > Einish

**RX Analog** screen—Select the options shown in Figure 2–7.

Figure 2–7. FC4G Instance Settings (RxAnalog Screen)

legaWizard Plug-In Manager [page 6 of 14]	
汝 ALTGX	
	<u>About</u> <u>Documentation</u>
Parameter     2     EDA     3     Summary       Settings	
Seneral $ ightarrow$ PLL/Ports $ ightarrow$ Ports/Cal Blk $ ightarrow$ RX Analog $ ightarrow$ TX Analog $ ightarrow$ Reconfig $ ightarrow$	Lpbk $ ightarrow$ Basic/88108 $ ightarrow$ Word Aligner $ ightarrow$ Rate match/Byte order $ ightarrow$
	Able to implement the requested GXB
FC4G_TXRX	- Receiver Analog Settings
rx_datain[0]         rx_dataout[39.0]           tx_datain[39.0]	Enable static equalizer control
Dil_incik         Dil 6 crst.         rx_freqiocked[0]           rx_digitalreset[0]         rx_clicut[0]         rx_clicut[0]           rx_analoweed[0]         rx_clicut[0]         rx_clicut[0]	0 Low Medium High
Tx_digitalreset[0]     reconfig_fromgxb[16.0]       [gxb_powerdown[0]]     reconfig_fromgxb[16.0]	
pil powerdown(0) 1 / L	What is the DC gain?
rx_btslp[0]	What is the Receiver Common Mode Voltage (RX Vcm)? 0.82 💌 V
Operation mode: Receiver and Transmitter Effective data rate: 4250 Mbf canssmitter incid: frequency: 106, 25 MHz GXB Transmitter PLL bandwidth mode: High	M Force signal detection           What is the signal detect and signal loss threshold?         2         ✓
RX PLL bandwidth mode: Medium RX Nom: 0.2 Force RX signal detection VCCHTX: 1.4	Use external Receiver termination
TA Vom (0.00 Preemphasis Pre-tap Setting; 0 Preemphasis First Post-tap Setting; 0 Preemphasis Second Post-tap Setting; 0	
Self Test mode: none Word alignment: bitslip Word alignment width: 10	what is the Receiver termination resistance?
Word alignment pattern: 17C	
	Cancel < <u>B</u> ack <u>N</u> ext > <u>Fi</u> nish

**\*** For a description of the individual options, refer to the *ALTGX\_RECONFIG Megafunction User Guide for Stratix IV Devices* chapter.

TX Analog screen—Select the output differential voltage and common mode voltage values that meet the fibre channel protocol specification. If you intend to transmit data through faulty interconnects, select the pre-emphasis settings shown in Figure 2–8.

Figure 2–8. FC4G Instance Settings (TX Analog Screen)

MegaWizard Plug-In Manager [page 7 of 14]		
汝 ALTGX		
<u> </u>		About Documentation
1 Parameter 2 EDA 3 Summary Settings		
General > PLL/Ports > Ports/Cal Blk > RX Analog > TX Analog > Reconfig >	Lpbk $ ightarrow$ Basic/8B10B $ ightarrow$ Word Aligner $ ightarrow$ Rate match/Byte	order 🔪
	Able to implement the requested GXB	
FC4G_TXRX		
rx datain[0] rx dataout[390]	Transmitter Analog Settings	
tx_datain(39.0)     Depert.     Plase comp     tx_datain(39.0)       pill_inclk     pik deser.     rx_trediockedf0)	What is the Transmitter Buffer Power (VCCH)?	1.4 V
rx_digitalreset[0]	What is the Transmitter Common Mode Voltage (Vcm)?	0.65 🔽 V
tx_digitalreset[0] tx_clkout[0] tx_clkout[0]	Use external Transmitter termination	
gxb_powerdown[0]	Select the Transmitter termination resistance:	100 🔽 Ohms
cal_bik_cik	What is the Voltage Output Differential (VOD) control setting?	3 🗸
reconfig_togxb[3.0]	What is the Pre-emphasis first post-tap setting(% of VOD)?	0 🖌
Protocol: Basio None Operation mode: Receiver and Transmitter	What is the Pre-emphasis pre-tap setting(% of VOD)?	0 🗸
Effective data rate, 420 Mbps With Transmitter PLL bandwith mode: High RXP Transmitter PLL bandwither Mode: Medium Fare Dra and Fare Dra and Fare Dra and detection	What is the Pre-emphasis second post-tap setting(% of VO	D)? 0 🗸
VCCHTX: 1'4 TX Ven: 0.85 Preemphasis First Postab Setting: 0 Preemphasis First Postab Setting: 0		
Preemphasis Second Post-tap Setting: 0 Self Test mode: none Word alignment: bitsip		
Word alignment width: 10 Word alignment pattern: 17C		
	Cancel	Back Next > Einish

**For more information about pre-emphasis settings, refer to the** *DC and Switching* Characteristics for Stratix IV Devices chapter.

Reconfig screen—Set the starting channel number to 0. Because offset cancellation is required for receiver channels, the Offset Cancellation for Receiver Channels option is automatically enabled. Ensure that you connect the reconfig\_fromgxb and reconfig\_togxb ports with the dynamic reconfiguration controller (Figure 2–9).



Wizard Plug-In Manager [page 8 of 14]	
MALTGX	
	About Documentation
rameter 2 EDA 3 Summary	
ttings	Percentia Link Paris/PE10R Word Alianar Data match/Pute order
	Alls to implement the accurated CVP
EC4G TXPX	
	Dynamic Reconfiguration Settings what do you want to be able to dynamically reconfigure in the transceiver? Note: An altgx_reconfig megafunction must be instantiated and connected to the incheding
	_clkout[0]
_analogreset[0] b	_clkout[0], Analog controls (VOD, Pre-emphasis, and Manual Equalization)
b_powerdown[0]	Enable adaptive equalizer control
bitslip[0] Plare comp Ser. serclk	Enable Channel and Transmitter PLL Reconfiguration
config_clk Dieser.	Use alternate reference dock
rotocol: Basic None	What is the protocol to be reconfigured to? Basic
peration mode: Receiver and Transmitter fective data rate: 4250 Mbps olk frequency: 106.26 MHz	What is the subprotocol to be reconfigured to? none
XB Transmitter PLL bandwidth mode: High X PLL bandwidth mode: Medium X Vom: 0.82	What would you like to base the setting on? Data rate 🗸
oroe RX signal detection CCHTX: 1.4 K Vom; 0.66	What is the data rate? 2000 Mbps
eemphasis Pre-tap Setting: U eemphasis First Post-tap Setting: D eemphasis Second Post-tap Setting: D	What is the input clock frequency? 100 V MHz V
er jest mode: none ford alignment: bitslip ford alignment width: 10	What is the logical reference clock index?
ord alignment pattern: 170	What is the alternate Transmitter PLL bandwidth mode? High 🗸
	What is the starting channel number?
	Note: When multiple instances of the alt4gxb megafunction is controlled by a single altqx_recordig controller, each instance of the megafunction must have a set of consecutive channel numbers beginning with a unique number that is an ultiple of four. The altqx_recordig channel number should match the alt4gxb channel that is being reconfigured.
	Cancel < Back Next > Finish

**For more information about the starting channel numbers, refer to the "Logical Channel Addressing" section of the** *Dynamic Reconfiguration in Stratix IV Devices* chapter.

**Lpbk** screen—The serial loopback option is enabled, as shown in Figure 2–10.

Figure 2–10. FC4G Instance Settings (Lpbk Screen)

ALTGX       About       Documents         Personeter Settings       2 EDA       3 summary         Personeter Settings       PLLPorts       Ports/Cal Bik       RX Analog       TX Analog       Reconfig       Lpbk       Basic/86108       Word Aligner       Rate match/Byte order         Proverdown(0)       FC4G_TXRX       rx_detaoud(39.0)       Loopback Option       Which loopback option would you like?         rx_analogreest(0)       rx_relationest(0)       rx_cleatoud(10.0)       rx_cleatoud(10.0)       Which loopback option would you like?         rx_analogreest(0)       rx_relationest(0)       rx_relationest(0)       rx_relationest(0)       Which loopback         rx_analogreest(0)       reconfig_tromgob(16.0)       Reverse Loopback Option       Which loopback         rx_serialploien(0)       reconfig_tromgob(16.0)       No loopback       Serial loopback option would you like?         rx_serialploien(0)       reconfig_tromgob(16.0)       Which reverse loopback option would you like?       No loopback         rx_serialploien(0)       reconfig_togob(20.0)       Reverse Loopback option would you like?       No loopback         rx_serialploien(0)       reconfig_togob(20.0)       Reverse Loopback option would you like?       No loopback         rx_serialploien(0)       reconfig_togob(20.0)       Reverse Loopback option would you like?<	
Parameter C EDA Summary Parameter C EDA Summary Parameter C EDA Summary PLL/Ports Ports/Cal Bik RX Analog TX Analog Reconfig LEbk Basic/8810B Word Aligner Rate match/Byte order Able to implement the requested GXB  Codenate  Cx_detain[0]  FC4G_TXRX  x_detain[33.0]  FX_detain[33.0]  FC4G_TXRX  x_detain[33.0]  FC4G_TXRX  x_detain[33.0]  FC4G_TXRX  x_detain[33.0]  FC4G_TXRX  x_detain[33.0]  FC4G_TXRX  x_detain[33.0]  FX_detain[33.0]  FX_detain	
Parameter (C) (CA) (CA) (CA) (CA) (CA) (CA) (CA)	ion
PIL/Ports       Ports/Cal Bik       RX Analog       TX Analog       Reconfig       Lobk       Basic/68108       Word Aligner       Rate match/Byte order         rx_datain[0]       FC4G_TXRX       Able to implement the requested GXB         rx_datain[33.0]       FC4G_TXRX       tx_dataout[39.0]       tx_dataout[39.0]         rx_datain[30.0]       FC4G_TXRX       tx_dataout[30.0]       tx_dataout[30.0]         rx_datain[30.0]       FC4G_TXRX       tx_dataout[30.0]       tx_dataout[30.0]         rx_dataineset[0]       rx_frequence       tx_dataout[31.0]       tx_dataout[31.0]         rx_dataineset[0]       rx_frequence       tx_clout[0]       tx_clout[0]         rx_datareset[0]       rx_frequence       tx_clout[0]       tx_clout[0]         rx_beredown[0]       Frequence       tx_clout[0]       tx_clout[0]         rx_beredown[0]       Frequence       tx_clout[0]       tx_clout[0]         rx_senalphken[0]       rx_resclout_beredown[0]       frequence       tx_clout[0]         reconfig_ck       reconfig_ck       Serial loopback       Serial loopback option         Portocol: Basic None       Material       Which reverse loopback option would you like?         rx_chtsig       dataetion       Material       Serial loopback option would you like?	
Able to implement the requested GX8          FC4G_TXRX         rx_detain[0]         rx_detain[3].0]         pl_inclk         rx_detain[3].0]         recording_toxtch	
FC4G_TXRX         rx_detain[0]       rx_detain[39.0]         bx_detain[39.0]       tx_detaout[39.0]         rx_detain[39.0]       tx_detaout[39.0]         pr_department       rx_detaout[30.0]         rx_detain[30.0]       tx_detaout[30.0]         pr_department       rx_detaout[30.0]         pr_department       rx_cloud[0]         pr_department	
rx_data(0)       rx_data(33.0)         tx_data(33.0)       tx_data(33.0)         transmitter       tx_data(33.0)         transmitter       tx_data(33.0)         treconfig_tck	
br. detain(39.0) <ul> <li></li></ul>	
Jaulin Cik       r.x. frequorkellul         r.x. digital reset(0)       r.x. cikout(0)         jx. digital reset(0)       tx. cikout(0)         cal_bik.cik       tx. cikout(0)         rx. besig(0)       recontig_trong.xb(15.0)         recontig_tox       frequency:	
Image: Second procession       Image: Second p	
Construction       The state of the state o	
pll_powerdown(Q)       Plast comp         cal_blic_ckit       Comparison         rcconfig_cak       (Loopback         reconfig_cak       (Loopback	
Tr. bitsig(0)     Plast comp     of and bitsig(0)       rx. setslipble(1)     Plast comp     of a bitsig(0)       reconfig (oxt)(3.0)     Pl	
rx     Serialphoten(I)     Construction       reconfig.dc     Reverse Loopback Option       Protocol: Basic Nee Operation mode: Receiver and Transmitter Effective data may 520 Mpcs 1000 Fragmenter PLL Sandback mode: High 800 FL Loopback Modes 1000 Fragmenter PLL Sandback mode: High 800 FL Loopback Modes 1000 Fragmenter PLL Sandback mode: High 800 FL Loopback Sortion:       Which reverse loopback option would you like?       Which reverse loopback option would you like?       Which reverse loopback option       Person Sandback Sortion:       Premphase Fresh Setting: 0 Premphase Strate Setting: 0 Premphase Stra	
Protocol: Basic None Operation mode: Reserver and Transmitter Encode data may 320 Mpc     Reverse Loopback Option       Protocol: Basic None Operation mode: Reserver and Transmitter Encode data may 320 Mpc     Which reverse loopback option would you like?       VOL Transmitter Force Reserver and Transmitter Force Reserver and Transmitter Protocol: Basic None Volta Transmitter Force Reserver and Transmitter Force Reserver and Transmitter Force Reserver and Transmitter Protocol: Basic None Protocol: Basic None Prot	
Protool: Basic None     Operation mode: Reaviewer and Transmitter     Effective data mark 4200 More     Operation mode: Reaviewer and Transmitter     Effective data mark 4200 More     Operation mode: High     Operation	
Operation mode:         Reverse and Transmitter           Operation mode:         Reverse loopback option would you like?           OPERation mode:         Which reverse loopback option would you like?           OPERation mode:         Which reverse loopback option would you like?           OPERation mode:         Which reverse loopback option would you like?           OPERation mode:         Which reverse loopback option would you like?           OPERation mode:         Which reverse loopback option would you like?           OPERation mode:         Which reverse loopback option would you like?           OPERation mode:         Which reverse loopback option would you like?           OPERation mode:         Which reverse loopback option would you like?	
Skit Turninger FLL Gandwicht mode: High       Skit Vern, 82       Fore RK signal detection       Yern, 82       Fore RK signal detection       Theremphases: Fre-tap Setting: 0       Preemphases: Setting: 0       Freemphase: Setting: 0       Setting: 0 <td></td>	
(APC) The style detection     Image: Constraint of the style style detection       (APC) The style detection     Image: Constraint of the style sty	
Presmphasis First Postag Setting: 0 Presmphasis Second Postag Setting: 0 Set Test mode: none Word aigument: Distag Setting: 0 Reverse serial loopback (pre-CDR)	
Word alignment: bitsip	
(Loopback before the Receiver CDR to the Transmitter buffer)	
O Reverse serial loopback	
(Loopback after the Receiver CDR to the Transmitter buffer)	
Cancel <back next=""> Fi</back>	ish

Basic/8B10B screen—The Basic/8B10B screen is shown in Figure 2–11. The 8B/10B encoder is not compatible with the fibre channel protocol application; therefore, this option is unchecked.

Figure 2–11. FC4G Instance Settings (Basic 8B/10B)



Word Aligner screen—The fibre channel protocol requires that you use K28.5 to align the byte boundary. In the What is the word alignment pattern? option, set one of the 10-bit disparity values to K28.5. The word aligner automatically detects when the other disparity value is received.





- Select the rx\_patterndetect and rx\_syncstatus signals. The rx\_patterndetect signal indicates whenever the word alignment pattern is detected in the word boundary.
- Click Finish to exit the ALTGX MegaWizard Plug-In Manager.

## **Create the Transceiver Instance for an FC1G Configuration (Channel 1)**

Creating the instance for FC1G is very similar to that of the FC4G configuration, with the following changes:

■ **General** screen—Set the values shown in Figure 2–13.



ALIGX	About Documentation
Parameter 2 EDA 3 Summary	
neral > PLL/Ports > Ports/Cal Blk > RX Analog > TX Analog > Reco	nfig 📏 Lpbk 📏 Basic/8B10B 📏 Word Aligner 📏 Rate match/Byte order 📏
	Currently selected device family:
FC1G_TXRX	■ State in the state of the
rx_datain[0] rx_dataout[3 fx_datain[39.0] [Piare(comp] tx_dataout[3]	9.0) Able to implement the requested GXB
rx_crucik[u] rx_cika rx_digitalreset[0] CDR reconfig_fromgxb[1	6.0 Which device speed grade will you be using? 2
rx_analogreset[0]	Which protocol will you be using? Basic
gxb_powerdown[0]	Which subprotocol will you be using? None
cal_blk_clkPlace(compStrongS	Enforce default settings for this protocol
reconfig_clk	What is the operation mode? Receiver and Transmitter
reconfig_togxb[30]	What is the number of channels?
Protocol: Basic None Operation mode: Receiver and Transmitter	What is the deserializer block width?
Effective data rate: 1062.6 Mbps inclk frequency: 63.13 MHz GXB Transmitter PLL bandwidth mode: High	<ul> <li>Single (valid data rates: 600 Mbps - 3.750 Gbps)</li> </ul>
RX Ven: 0.82 Force RX signal detection	Double (valid data rates: > 1.000 Gbps)
TX Ver. 10.65 Preemphasis Pre-tap Setting: 0 Presemphasis First Post tap Setting: 0	What is the channel width? 40 v bits
Preemphasis Netro Post-tap Setting: 0 Self Test mode: none Wildon alignment: bitslin	Input Data
Word alignment width? 10 Word alignment pattern: 17C	What would you like to base the setting on? Data Rate
	What is the effective data rate? 1062.5 Mbps
	What is the input clock frequency? 53.125 VMHz
	□ Specify base data rate 1062.50 ∨ Mbps
	Cancel < Back Next > Einish

**Reconfig** screen—Set the starting channel number to **4**.

# Create the Instance for an FC4G Configuration—Transmitter Only Mode (Channel 2)

This configuration is similar to the channel 0 configuration, with the following changes:

Set the operation mode to Transmitter Only, as shown in Figure 2–14. Because this is a Transmitter Only instance, all the options relevant to the receiver are not available in the ALTGX MegaWizard Plug-In Manager.



legaWizard Plug-In Manager [page 3 of 14]	
ALTGX	About Documentation
1 Parameter 2 EDA 3 Summary	
General PLL/Ports > Ports/Cal Blk > TX Analog > Reconfig	> Basic/8B10B >
FC4G_TXONLY	Currently selected device family: Stratix IV  Match project/default
tx_datain[39.0]         tx_dataout[0]           pll_inclk         tx_clkout[0]           tx_diataireset(0)         LTX_frastolk	Able to implement the requested GXB
axb_powerdown[0] cal_blk_clk Place(omp	General Which device speed grade will you be using?
Dyle iser.	Which protocol will you be using?
Protocol: Basic None Operation mode: Transmitter only Effective data rate: 4250 Mops	Which subprotocol will you be using? None
inclk frequency: 106.25 MHz GXB Transmitter PLL bandwidth mode: High Force RX signal detection VCCHTX: 1.4	What is the operation mode?
TX Vom; 0.66 Preemphasis Pre-tap Setting; 0 Preemphasis First Post-tap Setting; 0 Preemphasis Second Post-tap Setting; 0	What is the number of channels?
Self Tést mode: none Word alignment: bitslip	What is the deserializer block width?
	<ul> <li>Single (valid data rates: 600 Mbps - 3.750 Gbps)</li> </ul>
	Double (valid data rates: > 1.000 Gbps)
	What is the channel width? 40 🖌 bits
	Input Data
	What would you like to base the setting on? Data Rate
	What is the effective data rate? 4250 Mbps
	What is the input clock frequency? 106.25 MHz
	The base data rate is 4250.00 Mbps
	Cancel < Back Next > Einish

- Reconfig screen—Set the starting channel number to 8. Select the Analog controls option even if you do not intend to dynamically reconfigure the PMA controls, as shown in Figure 2–15. Selecting this option is required for this example scenario because:
  - For a **Transmitter Only** instance, offset cancellation is not available; therefore, the reconfig\_fromgxb and reconfig\_togxb ports are not available.
  - The other two instances (containing a receiver channel) have these ports available because offset cancellation is automatically enabled.
  - If one transceiver instance has the reconfig\_fromgxb and reconfig\_togxb ports enabled, the Quartus II software requires the other transceiver instances to have these ports enabled to combine them in the same transceiver block. Therefore, for this Transmitter Only instance, the Analog options... must be selected.

Figure 2–15. FC4G\_TXONLY Instance (Reconfig) Screen

	About Documentation
ameter 2 EDA 3 Summary	
PLL/Ports > Ports/Cal Blk > TX Analog > Reconfig	] > Basic/8810B >
	Able to implement the requested GXB
FC4G_TXONLY	
letain(39.0) tx. pl nclk pl initiatiresetfm UTX l'astolk t	Oynamic Reconfiguration Settings      datacut[0] What do you want to be able to dynamically reconfigure in the transceiver?      locked[0] Note: An altgx_reconfig megafunction must be instantiated and connected to the     v clicutiff created ports
powerdown[0]	ngxb[16.0] Offset cancellation for Receiver channels
Owerdown[0] Place comp Ser. sercik	Analog controls (VOD, Pre-emphasis, and Manual Equalization)
nfig_clk	Enable adaptive equalizer control
nfig_togxb[30]	Channel interface
pool: Basic None	Channel internals
ration mode: Transmitter only ctive data rate: 4250 Mbps frequency: 106.25 MHz	
Transmitter PLL bandwidth mode: High e RX signal detection HTX: 1.4 km; 0.66 mohasis Pre-tap Setting; 0	What is the protocol to be reconfigured to? Basic
mphasis First Post-tap Setting: 0 mphasis Second Post-tap Setting: 0 Test mode: none	What is the subprotocol to be reconfigured to? none 🗸
d alignment: bitslip	What would you like to base the setting on? Data rate 🗸
	What is the data rate? 2000 Mbps
	What is the input clock frequency?
	What is the logical reference clock index?
	What is the alternate Transmitter PLL bandwidth mode?
	What is the starting channel number?
	Note: When multiple instances of the alt4gxb megafunction is controlled by a single altgx_reconfig controller, each instance of the megafunction must have a set of consecutive channel numbers beginning with a unique number that is a multiple of four. The altgx_reconfig channel number should match the alt4gxb channel that is being reconfigured.

For more information about the requirements to combine multiple transceiver instances, refer to the "Combining Transceiver Instances in Multiple Transceiver Blocks" section in the *Configuring Multiple Protocols and Data Rates in Stratix IV Devices* chapter.

#### Create the Dynamic Reconfiguration Controller (ALTGX\_Reconfig) Instance

This section only describes the relevant options that must be set to implement the application.



MegaWizard Plug-In Manager - alt2gxb_reconfig [pag	je 3 of 7]
altgx_reconfig	About Documentation
Parameter 2 EDA 3 Summary     Settings     Reconfiguration settings     Error checks/Data rate switch	>
Reconfig atgx_reconfig_text reconfig_clk reconfig_togxb[3.0]	Currently selected device family: Stratix IV 🗸
NUMBER_OF_CHANNELS : 12	What is the number of channels controlled by the reconfig controller?  If I controller?  Note : When the controller is used to drive multiple instances of the alt4gxb megafunction,  - The starting channel number of the alt4gxb instances must be unique and a multiple of 4, and  - The number of channels controlled is one more than the last channel number.  What are the features to be reconfigured by the reconfigure controller?
	Reconfiguration mode   Offset cancellation for Receiver channels  Analog controls
Resource Usage 4 lut + 5 reg	Cancel < Back Next > Einish

• For more information, refer to the *Dynamic Reconfiguration in Stratix IV Devices* chapter.

Figure 2–16 shows the options that you must set (assuming that you do not require dynamic reconfiguration of the PMA controls in the transceiver channels).

• For more information about selecting the **Number of Channels** option, refer to the "Total Number of Channels Option in the ALTGX\_RECONFIG Instance" section in the *Dynamic Reconfiguration in Stratix IV Devices* chapter.

Connect the following:

- reconfig\_fromgxb[16:0] of the ALTGX\_RECONFIG instance to the FC4G
  instance (channel0)
- reconfig\_fromgxb[33:17] to the FC1G instance (channel1)
- reconfig\_fromgxb[50:34] to the FC4G Transmitter Only instance (channel2)
- reconfig\_togxb[3:0] of the ALTGX\_RECONFIG instance to all three transceiver
  instances

#### **Create Reset Logic to Control the FPGA Fabric and Transceivers**

The design requires independent control on each channel. Altera recommends creating independent reset control logic for each channel.

In this design, channel 0 and channel 2 share the same CMU PLL (because they are configured at the same data rate) and channel 1 uses the second CMU PLL. When you create a **Transmitter Only** or **Receiver and Transmitter** instance, the ALTGX MegaWizard Plug-In Manager provides a pll\_powerdown signal to reset the CMU PLL that provides clocks to the transmitter channel. In this design example, because channels 0 and 2 share the same CMU PLL, drive the pll\_powerdown port of channel 0 and channel 2 in the ALTGX instance from the same logic.

Channels 0, 1, and 2 have separate rx\_digitalreset, rx\_analogreset, and tx\_digitalreset signals. Figure 2–17 shows the interface between the three transceiver instances and the FPGA fabric.





#### **Create Data Processing and Other User Logic**

For this example, you must implement the 8B/10B encoder and decoder in the FPGA fabric. Figure 2–17 on page 2–35 shows the logic on the transmitter and receiver side and the system logic controls for all channels in the FPGA fabric. This block diagram is a representation of a typical system and may not exactly show the different blocks in a practical application. Interface all the logic blocks with the transceiver.

If you would like to add SignalTap for verification, first complete synthesis, then add the transceiver-FPGA fabric or other user logic signals in SignalTap. Lastly, compile the design to generate the **.sof**.

# **Phase 3—Compilation**

Assign pins for the input and output signals in your design. The Quartus II software versions 8.1 and earlier do not allow pin assignments for the Stratix IV GX device.

Set the OCT values for the transceiver serial pins, add timing constraints for the clocks and data paths in your logic, then compile the design.

## Phase 4—Simulating the Design

To simulate the design, follow the steps outlined in "Functional Simulation" on page 2–12.

# **Document Revision History**

Table 2–7 lists the revision history for this chapter.

Table 2–7.	Document	Revision	History	(Part 1	of 2)
------------	----------	----------	---------	---------	-------

Date	Version	Changes
February 2011	4.1	Applied new template.
		<ul> <li>Updated chapter title.</li> </ul>
		<ul> <li>Minor text edits</li> </ul>
November 2009 4.0	4.0	<ul> <li>Added Table 2–3, Table 2–4, Table 2–5, and Table 2–6.</li> </ul>
	<ul> <li>Minor text edits.</li> </ul>	
June 2009	3.1	<ul> <li>Updated the "Introduction", "Power Supplies", "Transceiver Configuration", "Clocking", "Create Transceiver Instances", "Create Dynamic Reconfiguration Controller Instances", "Create Data Processing and Other User Logic", "Functional Simulation" sections.</li> </ul>
		<ul> <li>Added the "Board Design Requirements", "Gear Boxing Logic", "Guidelines to Debug the FPGA Logic and the Transceiver Interface", and "Guidelines to Debug System Level Issues" sections.</li> </ul>
		<ul> <li>Added introductory sentences to improve search ability.</li> </ul>
March 2009	3.0	<ul> <li>Add "Power Supplies" on page 2–6</li> </ul>
		<ul> <li>Updated "Dynamic Reconfiguration" on page 2–4</li> </ul>
		<ul> <li>Text edits</li> </ul>

#### Table 2–7. Document Revision History (Part 2 of 2)

Date	Version	Changes
		<ul> <li>Added "Transceiver Configuration" on page 2–3</li> </ul>
		<ul> <li>Added "Create Dynamic Reconfiguration Controller Instances" on page 2–8</li> </ul>
		<ul> <li>"Dynamic Reconfiguration" on page 2–15</li> </ul>
November 2008	2.0	<ul> <li>Updated "Create the Instance for an FC4G Configuration—Transmitter Only Mode (Channel 2)" on page 2–28</li> </ul>
	2.0	<ul> <li>Added "Create the Dynamic Reconfiguration Controller (ALTGX_Reconfig) Instance" on page 2–30</li> </ul>
		<ul> <li>Updated Figure 2–1, Figure 2–4, Figure 2–5, Figure 2–6, Figure 2–7, Figure 2–8, Figure 2–10, Figure 2–11, Figure 2–12, Figure 2–13, and Figure 2–14</li> </ul>
		<ul> <li>Added Figure 2–9, Figure 2–15, and Figure 2–16</li> </ul>
May 2008	1.0	Initial release.


# 3. ALTGX\_RECONFIG Megafunction User Guide for Stratix IV Devices

#### SIV53004-3.1

You can use the ALTGX\_RECONFIG MegaWizard<sup>™</sup> Plug-In Manager in the Quartus<sup>®</sup> II software to create and modify design files for the Stratix<sup>®</sup> IV device family. This chapter describes the different Quartus II settings for dynamic reconfiguration in the ALTGX\_RECONFIG MegaWizard Plug-In Manager.

The MegaWizard Plug-In Manager helps you create or modify design files that contain custom megafunction variations. These auto-generated MegaWizard files can then be instantiated in a design file. The MegaWizard Plug-In Manager allows you to specify options for the ALTGX\_RECONFIG megafunction.

Start the MegaWizard Plug-In Manager using one of the following methods:

- Choose the MegaWizard Plug-In Manager command (Tools menu).
- When working in the Block Editor (schematic symbol), open the Edit menu and choose Insert Symbol. The Symbol dialog box appears. In the Symbol dialog box, click MegaWizard Plug-In Manager.
- Start the stand-alone version of the MegaWizard Plug-In Manager by typing the following command at the command prompt: qmegawiz.

### **Dynamic Reconfiguration**

This section describes the options available on the individual pages of the ALTGX\_RECONFIG MegaWizard Plug-In Manager.



The MegaWizard Plug-In Manager provides a warning if any of the settings you choose are illegal.

© 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Figure 3–1 shows the first page of the MegaWizard Plug-In Manager. To generate an ALTGX\_RECONFIG custom megafunction variation, select **Create a new custom megafunction variation**. Click **Next**.

Figure 3–1. MegaWizard Plug-In Manager (Page 1)



Figure 3–2 shows the second page of the MegaWizard Plug-In Manager. Select the following options (click **Next** when you are done):

- 1. In the list of megafunctions on the left, click the "+" icon beside the I/O item. From the options presented, choose **ALTGX\_RECONFIG megafunction**.
- 2. From the drop-down menu beside **Which device family will you be using**?, select **Stratix IV**.
- 3. From the radio buttons under Which type of output file do you want to create?, choose your output file format (AHDL, VHDL, or Verilog HDL).
- 4. In the box beneath **What name do you want for the output file?**, enter the file name or click the **Browse** button to search for it.
- For the design to compile successfully, always enable the dynamic reconfiguration controller for all the ALTGX instances in the design.





Figure 3–3 shows page 3 of the ALTGX\_RECONFIG MegaWizard Plug-In Manager. From the drop-down menu, select the number of channels controlled by the dynamic reconfiguration controller.



egaWizard Plug-In Manager [page 3	of 8]			
ALTGX_RECONFIG		Ab	pout <u>D</u> ocu	mentation
Parameter 2 EDA 3 Summary Settings	W DI Lucase Generation Every shady /Data vata suitab			
	Currently select	ed <u>d</u> evice family:	Stratix IV	~
reconfig_clk reconfig_togxb[3.0] reconfig_fromgxb[16.0] write_all channel_reconfig_done reconfig_address_out[5.0] reconfig_address_out[5.0] reconfig_address_out[5.0] reconfig_address_out[5.0] reconfig_address_out[5.0] ctrl_readdata[15.0] ctrl_waitrequest odd address_out[5.0] ctrl_waitrequest ctrl_waitrequest ctrl_waitrequest ctrl_waitrequest	What is the number of channels controlled by the recor Note : When the controller is used to drive multiple inst. - The starting channel number of the alk4gxb inst and - The number of channels controlled is one more What are the features to be reconfigured by the recon Reconfiguration mode Analog controls Data rate division in TX Data rate division in TX	fig controller? ances of the alt4gxb tances must be uniqu than the last channel fig controller? ireconfig_mode_se 0000 0011	Match proj	ect/default channels a of 4,
ctrl_address[15.0]         Resource Usage         1 alt_aeq_s4+1 alt_cal+1 alt_eyemon + 163 lut+	Channel and IX PLL select/recording Channel and CMU PLL reconfiguration Channel and CMU PLL reconfiguration Channel reconfiguration with TX PLL select Channel reconfiguration with TX PLL select Channel Reconfiguration control Channel Reconfiguration control Channel Reconfiguration control Channel Reconfiguration mode. This is app selected.	0100 0101 0110 0111 1000 sds to be set on the 'r	reconfig_mode. Jitiple reconfig d	sel' port to
198 reg		Cancel < Bac	ck <u>N</u> ext >	Einish

Table 3–1 lists the available options on page 3 of the MegaWizard Plug-In Manager for your ALTGX\_RECONFIG custom megafunction variation. Select the **Match project/default** option if you want to change the device **Currently selected device family** options.

Make your selections on page 3, then click Next.

Table 3–1.	MegaWizard Plug-In Manager Optio	ons (Page 3) (	Part 1 of 2)

ALTGX_RECONFIG Setting	Description	Reference
	Determine the highest logical channel address among all the ALTGX instances connected to the ALTGX_RECONFIG instance. Round it up to the next multiple of four and set that number in this option.	
What is the number of channels controlled by the reconfig controller?	Depending on this setting, the ALTGX_RECONFIG MegaWizard Plug-in Manager generates the appropriate signal width for the interface signal (reconfig_fromgxb) between the ALTGX_RECONFIG and the ALTGX instances. It also gives the necessary bus width for all the selected physical media attachment (PMA) signals.	"Total Number of Channels Controlled by the ALTGX_RECONFIG Instance" section of the <i>Dynamic</i> <i>Reconfiguration in Stratix IV</i> <i>Devices</i> chapter.
	Depending on the number of channels set, the resource estimate changes because this is a soft implementation that uses fabric logic resources. The resource estimate is shown in the bottom left of Page 3 of the MegaWizard Plug-in Manager.	

ALTGX_RECONFIG Setting	Description	Reference
	This feature is always enabled by default:	
	<ul> <li>Offset Cancellation for Receiver Channels—After the device powers up, the dynamic reconfiguration controller performs offset cancellation on the receiver portion of all the transceiver channels controlled by it.</li> </ul>	The "Offset Cancellation" section of the <i>Dynamic Reconfiguration in</i> <i>Stratix IV Devices</i> chapter.
	These features are available for selection:	
	<ul> <li>Analog Controls—Allows dynamic reconfiguration of PMA controls such as Equalization, Pre-emphasis, DC Gain, and voltage offset differential (VOD).</li> </ul>	
	<ul> <li>Data rate division in TX—Allows dynamic reconfiguration of the transmitter local divider settings to 1, 2, or 4. The transmitter channel data rate is reconfigured based on the local divider settings.</li> </ul>	
	<ul> <li>Channel and TX PLL select/reconfig—The following features are available under this option:</li> </ul>	The "PMA Controls
What are the features to be reconfigured by the reconfig controller?	<ul> <li>CMU PLL Reconfiguration—Allows you to dynamically reconfigure the clock multiplier unit (CMU) phase-locked loop (PLL) to a different data rate.</li> </ul>	Reconfiguration Mode Details" section, "Data Rate Division in Transmitter Mode Details" section, "CMU PLL Reconfiguration Mode Details" section, "Channel and
	<ul> <li>Channel and CMU PLL reconfiguration—Allows the dynamic reconfiguration of the transceiver channel from one functional mode to another and also the CMU PLL reconfiguration.</li> </ul>	CMU PLL Reconfiguration Mode Details" section, "Channel reconfiguration with TX PLL Select Mode Details" section, and the
	<ul> <li>Channel reconfiguration with TX PLL select— Allows you to select additional transmitter PLLs for the transceiver channel and reconfigure the functional mode of the channel.</li> </ul>	"Adaptive Equalization (AEQ)" section in the <i>Dynamic</i> <i>Reconfiguration in Stratix IV</i> <i>Devices</i> chapter.
	<ul> <li>Central Control Unit reconfiguration—Allows you to reconfigure bonded mode configurations from one to another.</li> </ul>	
	<ul> <li>Adaptive Equalization Control —Allows you to reconfigure the adaptive equalization hardware (AEQ) in the receiver portion of the transceivers. Enable one time mode for a single channel mode is a single stable equalization value is set up and locked for the specified channel by the AEQ hardware.</li> </ul>	
What are the features to be reconfigured by the reconfig controller?	EyeQ control—Allows you to reconfigure the EyeQ hardware in the receiver portion of the transceivers.	"EyeQ" section in the <i>Dynamic</i> <i>Reconfiguration in Stratix IV</i> <i>Devices</i> chapter.

Table 3–1. MegaWizard Plug-In Manager Options (Page 3) (Part 2 of 2)

Figure 3–4 shows page 4 of the ALTGX\_RECONFIG MegaWizard Plug-In Manager.



altgx_reconfig			About Documentation
Parameter 2 EDA 3 Summary Settings econfiguration settings Analog controls Channel	and TX PLL reconfiguration > Error checks/	Data rate switch 📏	
reconfig_clk reconfig_togxb(3 reconfig_fromgxb(160) bus write all channel reconfig_togxb(160)	Use 'logical_channel_address' por All the channels will be updated v asserted.     Use the same control signal for al The controller allows the dynamic ree through the use of dedicated control	t for Analog controls reconfig with the current value of contr I channels configuration and/or reading b ports. You may select to use	uration rol inputs when the write_all input is wack of the following analog settings any of these control norts by
reconfig_mode_sel[3.0]         reconfig_address_out[5]           tx_vodctrl[50]         aeq_togxb[23]           rate_switch_ctrl[1.0]         ctrl_readdata[15]           jgical_channel_address[0]         ctrl_waitreque:           jaeq_fromgxb[70]         ctrl_waitreque:           ctrl_writedata[150]         ctrl_writedata[150]	Checking its corresponding checkbox Setting Voltage Output Differential (VOD) Pre-emphasis control pre-tap Pre-emphasis control 1st post-tap Pre-emphasis control 2nd post-tap Equalizer DC gain Equalizer control	Write control  V rite control  tx_vodctrl  tx_preemp_0t  tx_preemp_1t  tx_preemp_2t  rx_eqctrl  rx_eqctrl	Read control         tx_vodctr_out         tx_preemp_0t_out         tx_preemp_1t_out         tx_preemp_2-out         rx_eqdcgain_out         rx_eqctrl out
ctrl_address[150]			
Resource Usage 1 alt_aeq_s4 + 1 alt_cal + 1 alt_eyemon + 163 lut +			

Table 3–2 lists the available options on page 4 of the MegaWizard Plug-In Manager for your ALTGX\_RECONFIG custom megafunction variation.

Make your selections on page 4, then click Next.

Table 3-2. MegaWizard Plug-In Manager Options (Page 4) (Part 1 of 2)

ALTGX_RECONFIG Setting	Description	Reference	
Use 'logical_channel_add ress' port for Analog	This option is applicable only for Analog controls reconfiguration and is available for selection when the number of channels controlled by the ALTGX_RECONFIG instance is more than one. The dynamic reconfiguration controller reconfigures only the channel whose logical channel address is specified at the logical_channel_address port.	"Dynamic Reconfiguration Controller Port List" and "Method 1—Using the logical_channel_address Port" sections of the <i>Dynamic</i>	
controls reconfiguration	The width of this port is selected by the ALTGX_RECONFIG MegaWizard Plug-In Manager depending on the number of channels controlled by the dynamic reconfiguration controller. The maximum width of the logical_channel_address port is 9 bits.	<i>Reconfiguration in Stratix IV</i> <i>Devices</i> chapter.	
Use the same control signal for all channels	This option is available for selection when the number of channels controlled by the ALTGX_RECONFIG instance is more than one. When you enable this option, the dynamic reconfiguration controller writes the same control signals to all the channels connected to it.	Method 2 and Method 3 of the "PMA Controls Reconfiguration Mode Details" section of <i>Dynamic</i> <i>Reconfiguration in Stratix IV</i>	
	You cannot select this option if you enable the <b>Use</b> 'logical_channel_address' port for Analog controls reconfiguration option.	Devices chapter.	

ALTGX_RECONFIG Setting	Description	Reference
	The PMA control ports available to write various analog settings to the transceiver channels controlled by the dynamic reconfiguration controller are as follows:	
	<ul> <li>tx_vodctrl—V<sub>OD</sub>; 3 bits per channel</li> </ul>	
	<ul> <li>tx_preemp_0t—Pre-emphasis control pre-tap; 5 bits per channel</li> </ul>	
	<ul> <li>tx_preemp_lt—Pre-emphasis control 1st post-tap;</li> <li>5 bits per channel</li> </ul>	
	<ul> <li>tx_preemp_2t—Pre-emphasis control 2nd post-tap;</li> <li>5 bits per channel</li> </ul>	
Write Control	rx_eqdcgain—Equalizer DC gain; 3 bits per channel	
	rx_eqctrl—Equalizer control; 4 bits per channel	
	These are optional signals. The signal widths are based on the setting you entered for the <b>What is the number of</b> <b>channels controlled by the reconfig controller?</b> option and whether you enabled the <b>Use</b> <b>'logical_channel_address' port for Analog controls</b> <b>reconfiguration</b> option. The port width is also determined	
	by the Use the same control signal for all channels	
	At least one of these PMA control ports must be enabled to configure and use the dynamic reconfiguration controller.	"Dynamically Reconfiguring PMA Controls" section of the <i>Dynamic</i>
	The PMA control ports available to read the existing values from the transceiver channels controlled by the dynamic reconfiguration controller are as follows:	Devices chapter.
	<ul> <li>tx_vodctrl_out—V<sub>OD</sub>; 3 bits per channel</li> </ul>	
	<ul> <li>tx_preemp_0t_out—Pre-emphasis control pre-tap;</li> <li>5 bits per channel</li> </ul>	
	<ul> <li>tx_preemplt_out—Pre-emphasis control 1st post-tap; 5 bits per channel</li> </ul>	
	<ul> <li>tx_preemp_2t_out—Pre-emphasis control 2nd post-tap; 5 bits per channel</li> </ul>	
Read Control	<ul> <li>rx_eqdcgain_out—Equalizer DC gain; 3 bits per channel</li> </ul>	
	<pre>rx_eqctrl_out—Equalizer control; 4 bits per channel</pre>	
	These are optional signals. The signal widths are based on the setting you entered for the <b>What is the number of</b> <b>channels controlled by the reconfig controller?</b> option and whether you enabled the <b>Use</b> <b>'logical_channel_address' port for Analog controls</b> <b>reconfiguration</b> option.	
	The PMA controls are available for selection only if you select the corresponding write control. Read and write transactions cannot be performed simultaneously.	

### Table 3–2. MegaWizard Plug-In Manager Options (Page 4) (Part 2 of 2)

Figure 3–5 shows page 5 of the ALTGX\_RECONFIG MegaWizard Plug-In Manager.



Parameter Settings	About Documentation
reconfig_clk     reconfig_togxb[3.0]       gread     data_valid       write_all     tx_vodctrl(11.0]       tx_preemp_0t[19.0]     tx_preemp_0t_0t[19.0]       tx_preemp_0t[19.0]     tx_preemp_1t_0t[19.0]       tx_redctrl(11.0]     tx_redctrl(11.0]       tx_redctrl(11.0]     tx_redctrl(11.0]       tx_redctrl(15.0)     rr       reconfig_date[15.0]     reconfig_date[3.0]       tx_redctrl(15.0)     rr       reconfig_date[15.0]     ctrl_writedate[15.0]       ctrl_writedate[15.0]     ctrl_wratrequest	Lireconfiguration       Error checks/baka rate switch         Channel reconfiguration is performed on a per channel basis. The channel to be reconfigured is specified by the value of logical_channel_address port.         Image: Second Seco
Resource Usage 1 alt_aeq_s4 + 1 alt_cal + 1 alt_eyemon + 285 lut + 309 reg	Cancel < Back Next > Einish

Table 3–4 lists the available options on page 5 of the MegaWizard Plug-In Manager for your ALTGX\_RECONFIG custom megafunction variation.

Table 3-3.	MegaWizard Plu	g-In Manager O	ptions (Page 5)	(Part 1 of 2)
------------	----------------	----------------	-----------------	---------------

ALTGX_RECONFIG Setting	Description	Reference
Enable continuous write of all the words needed for reconfiguration.	For a continuous write operation, select the <b>Enable</b> continuous write of all the words needed for reconfiguration option to pulse the write_all signal once to write an entire memory initialization file (.mif).	"Dynamic Reconfiguration Controller Port List" section in the Dynamic Reconfiguration in Stratix IV Devices chapter.
What is the read latency of the MIF contents?	This option is available only if you have selected the <b>Enable continuous write of all the words needed for reconfiguration</b> option. Enter the desired latency in terms of the reconfig_clk cycles it takes for each .mif word to be present at the reconfig_data port. For more information, refer to Figure 3–6.	"Dynamic Reconfiguration Controller Port List" section in the Dynamic Reconfiguration in Stratix IV Devices chapter.

ALTGX_RECONFIG Setting	Description	Reference
Use 'reconfig_address_out'	This option is enabled by default when you select the <b>Channel and TX PLL select/reconfig</b> option. The value on reconfig_address_out[5:0] indicates the address associated with the words in the <b>.mif</b> , which contains the dynamic reconfiguration instructions. The dynamic reconfiguration controller automatically increments the address at the end of each <b>.mif</b> write transaction.	"Dynamic Reconfiguration Controller Port List" section in the <i>Dynamic Reconfiguration in</i> <i>Stratix IV Devices</i> chapter.
Use 'reconfig_address_en'	When high, this optional output status signal indicates that the address used in the <b>.mif</b> write transaction cycle has changed. This signal is asserted when the <b>.mif</b> write transaction is completed (when the busy signal is de-asserted).	"Dynamic Reconfiguration Controller Port List" section in the Dynamic Reconfiguration in Stratix IV Devices chapter.
Use 'reset_reconfig_address'	When asserted, this optional control signal resets reconfig_address_out (the current reconfiguration address) to <b>0</b> .	"Dynamic Reconfiguration Controller Port List" section in the Dynamic Reconfiguration in Stratix IV Devices chapter.
	This is an optional control signal. The logical_tx_pll_sel[1:0] signal refers to the logical reference index of the CMU PLL. The functionality of the signal depends on the feature activated, as shown below:	
	<ul> <li>CMU PLL reconfiguration—The corresponding CMU PLL is reconfigured based on the value at logical_tx_pll_sel[1:0].</li> </ul>	"Guidelines for logical_tx_pll_sel and logical_tx_pll_sel_en Ports"
Use 'logical_tx_pll_sel'	<ul> <li>Channel and CMU PLL reconfiguration—The corresponding CMU PLL is reconfigured based on the value at this signal. The transceiver channel listens to the CMU PLL selected by logical_tx_pll_sel[1:0].</li> </ul>	section in the <i>Dynamic</i> <i>Reconfiguration in Stratix IV</i> <i>Devices</i> chapter.
	<ul> <li>Channel reconfiguration with TX PLL select— The transceiver channel listens to the TX PLL selected by logical_tx_pll_sel[1:0].</li> </ul>	
Use 'logical_tx_pll_sel_en'	This is an optional control signal. When you enable this signal, the value set on the logical_tx_pll_sel[1:0] signal is valid only if the logical_tx_pll_sel_en is set to <b>1</b> .	"Guidelines for logical_tx_pll_sel and logical_tx_pll_sel_en Ports" section in the <i>Dynamic</i> <i>Reconfiguration in Stratix IV</i> <i>Devices</i> chapter.

Table 3–3. MegaWizard Plug-In Manager Options (Page 5) (Part 2 of 2)

Figure 3–6 shows that the read latency of the **.mif** contents is 2, as it takes two reconfig\_clk cycles for the **.mif** data to become available on the reconfig\_data port after providing address on the reconfig\_address\_out port.



#### Figure 3–6. Read Latency

Figure 3–7 shows page 6 of the ALTGX\_RECONFIG MegaWizard Plug-In Manager.





Table 3–4 lists the available options on page 6 of the MegaWizard Plug-In Manager for your ALTGX\_RECONFIG custom megafunction variation.

Make your selections on page 6, then click Next.

Table 3–4. MegaWizard Plug-In Manager Options (Page 6)

ALTGX_RECONFIG Setting	Description	Reference
Enable illegal mode checking	When you select this option, the ALTGX_RECONFIG MegaWizard Plug-In Manager provides the error output port. The dynamic reconfiguration controller detects the error conditions within two reconfig_clk cycles, de-asserts the busy signal, and asserts the error signal for two reconfig_clk cycles.	The "Error Indication During Dynamic Reconfiguration" section of the <i>Dynamic Reconfiguration in</i> <i>Stratix IV Devices</i> chapter.
Enable self recovery	When you select this option, the controller automatically recovers if the operation did not complete within the expected time. The error signal is driven high whenever the controller performs a self recovery.	The "Error Indication During Dynamic Reconfiguration" section of the <i>Dynamic Reconfiguration in</i> <i>Stratix IV Devices</i> chapter.
Use rate_switch_out port to read out the current data rate division	The rate_switch_out[1:0] signal is available when you select <b>Data Rate Division in TX</b> mode. You can read the existing local divider settings of a transmitter channel at this port. The decoding for this signal is listed below: 2'b00—Division of 1 2'b01—Division of 2 2'b10—Division of 4 2'b11—Not supported	The "Data Rate Division in Transmitter Mode Details" mode section in the <i>Dynamic</i> <i>Reconfiguration in Stratix IV</i> <i>Devices</i> chapter.
Use the rx_tx_duplex_sel port to enable RX only, TX only or duplex configuration	You can read or write the receiver and transmitter settings, only the receiver settings, or only the transmitter settings, based on the value you set at the rx_tx_duplex_sel[1:0] port; 2'b00—Duplex mode 2'b01—RX only mode 2'b10—TX only mode 2'b11—unsupported value (do not use this value) If you disable the rx_tx_duplex_sel[1:0] port, the dynamic reconfiguration controller reads or writes both the receiver and transmitter settings.	"Dynamically Reconfiguring PMA Controls" section of the <i>Dynamic</i> <i>Reconfiguration in Stratix IV</i> <i>Devices</i> chapter.

Figure 3–8 shows page 7 (the Simulation Libraries page) of the MegaWizard Plug-In Manager, which is used for dynamic reconfiguration selection.

Make your selections, then click Next.

Figure 3–8. I	MegaWizard Plug	J-In Manager-	-ALTGX_	RECONFIG	(Simulation	Libraries)
---------------	-----------------	---------------	---------	----------	-------------	------------

ALTGX_RECONFIG	
	About Documentation
Settings	Simulation Libraries
reconfig_cik         reconfig_togxb[3.0]           reconfig_fromgxb[160]         data_valid           reconfig_mode_sel[3.0]         tx_vodctr[out[110]           tx_vodctr[01.0]         tx_preemp_01_out[19.0]           tx_preemp_01[19.0]         tx_preemp_12_out[19.0]           tx_preemp_12[19.0]         rx_eqctr[10.0]           tx_eqctrain_out[11.0]         rx_eqctrain_out[11.0]           tx_preemp_21[19.0]         rx_eqctrain_out[11.0]           rx_eqctrain_out[11.0]         rat_exvtch_out[1.0]           reconfig_data[15.0]         aeg_togxb[23.0]           etal_uraditu(f5.0]         aeg_togxb[23.0]	To properly simulate the generated design files, the following simulation model file(s) are needed           File         Description           altera_mf         Altera megafunction simulation library           lpm         LPM megafunction simulation library
ctr_write       ctr_write         ctr_write       ctr_write         ctr_address(15.0)       ctr_address(1.0)         logical_channel_address(1.0)       ctr_address(1.0)         Resource Usage       1 att_aeq_s4 + 1 att_cai + 1 att_eyemon + 265 lut +         1 att_aeq_s4 + 1 att_cai + 1 att_eyemon + 265 lut +	Timing and resource estimation Generates a netlist for timing and resource estimation for this megafunction. If you are synthesizing your design with a third-party synthesis tool, using a timing and resource estimation netlist can allow for better design optimization. Not all third-party synthesis tools support this feature - check with the tool vendor for complete support information. Note: Netlist generation can be a time-intensive process. The size of the design and the speed of your system affect the time it takes for netlist generation to complete.

Table 3–5 lists the available option on page 7 of the MegaWizard Plug-In Manager for your ALTGX\_RECONFIG custom Megafunction variation.

Make your selections on page 7, then click Next.

Table 3-5. MegaWizard Plug-In Manager Options (Page 7)

ALTGX_RECONFIG Setting	Description	Reference
Generate a netlist for synthesis area and timing estimation	Selecting this option generates a netlist file that third-party synthesis tools can use to estimate the timing and resource usage.	_

Figure 3–9 shows page 8 (the last page) of the MegaWizard Plug-In Manager for the dynamic reconfiguration protocol set up. You can select optional files on this page.

After you make your selections, click **Finish** to generate the files.



AegaWizard Plug-In Manager [page 8 c	of 8] Summary
ALTGX_RECONFIG	About Documentation
Parameter 2 EDA 3 Summary Settings	
reconfig_clk       reconfig_togxb[30]         read       data_valid         read       busy         write_all       tx_vodctr[110]         reconfig_mode_sel[3.0]       tx_preemp_0t_out[190]         tx_preemp_0t[19.0]       tx_preemp_2t_out[19.0]         tx_preemp_1t[19.0]       rx_eqdcgain_out[110]         tx_preemp_2t[19.0]       rx_eqdcgain_out[110]         rx_eqdcgain[11.0]       rx_eqdcgain_out[110]         rx_eqdcgain[11.0]       rx_eqdcgain_out[10]         rx_eqdcgain[15.0]       rade_switch_ctrl[10]         reconfig_adta[15.0]       aeq_togxb[23.0]         ctrl_read       ctrl_read         ctrl_read       ctrl_writequest         ctrl_read       ctrl_writequest         ctrl_address[15.0]       oddress[1.0]         logical_channel_address[1.0]       secource Usage         1_at_aeq_s4 + 1 at_cal + 1 at_eyemon + 285 lut +	Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a red checkmark indicates an optional file. Click Finish to generate the selected files. The state of each checkbox is maintained in subsequent MegaWizard Plug-In Manager sessions.         The MegaWizard Plug-In Manager creates the selected files in the following directory:         C:\quartus\fp_add_sub_ex2_restored\         File       Description         If test to an option file         If test to bar option file         If test to bar option
311 reg	Cancel < Back Next > Finish

### **Document Revision History**

Table 3–6 lists the revision history for this chapter.

 Table 3–6.
 Document Revision History (Part 1 of 2)

Date	Version	Changes
February 2011	3.1	■ Updated Table 3–1.
		<ul> <li>Applied new template.</li> </ul>
		<ul> <li>Updated chapter title.</li> </ul>
		<ul> <li>Minor text edits.</li> </ul>
November 2009		<ul> <li>Updated Table 3–1.</li> </ul>
	2.0	<ul> <li>Updated Table 3–3.</li> </ul>
	3.0	<ul> <li>Added Figure 3–6.</li> </ul>
		<ul> <li>Made minor text edits.</li> </ul>

Date	Version	Changes
		<ul> <li>Updated Table 3–3.</li> </ul>
June 2009	2.1	<ul> <li>Added introductory sentences to improve search ability.</li> </ul>
		<ul> <li>Minor text edits.</li> </ul>
March 2009	2.0	Updated screen shots.
November 2008	1.0	Added chapter to the Stratix IV Device Handbook

Table 3–6. Document Revision History (Part 2 of 2)



This chapter provides additional information about the document and Altera.

### **How to Contact Altera**

To locate the most up-to-date information about Altera products, refer to the following table.

Contact	Contact Method	Address
Technical support	Website	www.altera.com/support
Technical training	Website	www.altera.com/training
recinnical training	Email	custrain@altera.com
Product literature	Website	www.altera.com/literature
Nontechnical support (general)	Email	nacomp@altera.com
(software licensing)	Email	authorization@altera.com

Note to Table:

(1) You can also contact your local Altera sales office or sales representative.

# **Typographic Conventions**

The following table shows the typographic conventions this document uses.

Visual Cue	Meaning
Bold Type with Initial Capital Letters	Indicate command names, dialog box titles, dialog box options, and other GUI labels. For example, <b>Save As</b> dialog box. For GUI elements, capitalization matches the GUI.
bold type	Indicates directory names, project names, disk drive names, file names, file name extensions, software utility names, and GUI labels. For example, <b>\qdesigns</b> directory, <b>D:</b> drive, and <b>chiptrip.gdf</b> file.
Italic Type with Initial Capital Letters	Indicate document titles. For example, Stratix IV Design Guidelines.
	Indicates variables. For example, $n + 1$ .
italic type	Variable names are enclosed in angle brackets (< >). For example, <i><file name=""></file></i> and <i><project name="">.pof</project></i> file.
Initial Capital Letters	Indicate keyboard keys and menu names. For example, the Delete key and the Options menu.
"Subheading Title"	Quotation marks indicate references to sections in a document and titles of Quartus II Help topics. For example, "Typographic Conventions."

Visual Cue	Meaning
	Indicates signal, port, register, bit, block, and primitive names. For example, data1, tdi, and input. The suffix n denotes an active-low signal. For example, resetn.
Courier type	Indicates command line commands and anything that must be typed exactly as it appears. For example, c:\qdesigns\tutorial\chiptrip.gdf.
	Also indicates sections of an actual file, such as a Report File, references to parts of files (for example, the AHDL keyword SUBDESIGN), and logic function names (for example, TRI).
4	An angled arrow instructs you to press the Enter key.
1., 2., 3., and a., b., c., and so on	Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.
	Bullets indicate a list of items when the sequence of the items is not important.
LP	The hand points to information that requires special attention.
?	The question mark directs you to a software help system with related information.
	The feet direct you to another document or website with related information.
[], , , , , , , , , , , , , , , , , , ,	The multimedia icon directs you to a related multimedia presentation.
CAUTION	A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.
WARNING	A warning calls attention to a condition or possible situation that can cause you injury.
	The envelope links to the Email Subscription Management Center page of the Altera website, where you can sign up to receive update notifications for Altera documents.