



PCI Express Compiler

User Guide



101 Innovation Drive
San Jose, CA 95134
www.altera.com

UG-PCI10605-2.8

© 2010 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off. and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Chapter 1. Datasheet

Features	1-1
Release Information	1-4
Device Family Support	1-4
General Description	1-5
Device Programming Modes with PCI Express Initialization	1-7
Device Families with PCI Express Hard IP	1-8
External PHY Support	1-11
Debug Features	1-11
IP Core Verification	1-12
Simulation Environment	1-12
Compatibility Testing Environment	1-12
Performance and Resource Utilization	1-12
Recommended Speed Grades	1-13
OpenCore Plus Evaluation (Not Required for Hard IP)	1-15

Chapter 2. Getting Started

Parameterize the PCI Express	2-1
View Generated Files	2-6
Simulate the Design	2-9
Constrain the Design	2-12
Specify Device and Pin Assignments	2-13
Specify QSF Constraints	2-15
Compile for the Design	2-15
Reusing the Example Design	2-15

Chapter 3. Parameter Settings

System Settings	3-1
PCI Registers	3-4
Capabilities Parameters	3-6
Buffer Setup	3-10
Power Management	3-12
Avalon-MM Configuration	3-14

Chapter 4. IP Core Architecture

Application Interfaces	4-2
Avalon-ST Application Interface	4-2
RX Datapath	4-6
TX Datapath—Arria II GX, Arria II GZ, Cyclone IV GX, HardCopy IV GX, and Stratix IV GX	4-6
LMI Interface (Hard IP Only)	4-7
PCI Express Reconfiguration Block Interface (Hard IP Only)	4-7
MSI (Message Signal Interrupt) Datapath	4-7
Incremental Compilation	4-8
Avalon-MM Interface	4-9
Transaction Layer	4-9
Transmit Virtual Channel Arbitration	4-11
Configuration Space	4-11
Data Link Layer	4-12

Physical Layer	4-13
PCI Express Avalon-MM Bridge	4-16
Avalon-MM-to-PCI Express Write Requests	4-18
Avalon-MM-to-PCI Express Upstream Read Requests	4-19
PCI Express-to-Avalon-MM Read Completions	4-19
PCI Express-to-Avalon-MM Downstream Write Requests	4-19
PCI Express-to-Avalon-MM Downstream Read Requests	4-19
Avalon-MM-to-PCI Express Read Completions	4-20
PCI Express-to-Avalon-MM Address Translation	4-20
Avalon-MM-to-PCI Express Address Translation	4-21
Generation of PCI Express Interrupts	4-23
Generation of Avalon-MM Interrupts	4-24
Completer Only PCI Express Endpoint Single DWord	4-25
PCI Express RX Block	4-25
Avalon-MM RX Master Block	4-26
PCI Express TX Block	4-26
Interrupt Handler Block	4-26

Chapter 5. IP Core Interfaces

Avalon-ST Interface	5-1
64-, 128-, or 256-Bit Avalon-ST RX Port	5-7
64-, 128-, or 256-Bit Avalon-ST TX Port	5-13
Mapping of Avalon-ST Packets to PCI Express	5-17
Root Port Mode Configuration Requests	5-22
ECRC Forwarding	5-23
Clock Signals—Hard IP Implementation	5-23
Clock Signals—Soft IP Implementation	5-23
Reset and Link Training Signals	5-24
Reset Details	5-26
Reset Details for Stratix V Devices	5-28
ECC Error Signals	5-30
PCI Express Interrupts for Endpoints	5-30
PCI Express Interrupts for Root Ports	5-32
Configuration Space Signals—Hard IP Implementation	5-32
Arria II GX, Cyclone IV GX, HardCopy IV, and Stratix IV GX	5-32
Stratix V Hard IP Implementation	5-35
Configuration Space Register Access Timing - Stratix V	5-37
Configuration Space Register Access	5-37
Configuration Space Signals—Soft IP Implementation	5-40
LMI Signals—Hard IP Implementation	5-41
LMI Read Operation	5-42
LMI Write Operation	5-42
PCI Express Reconfiguration Block Signals—Hard IP Implementation	5-42
Power Management Signals	5-43
Completion Side Band Signals	5-45
Avalon-MM Application Interface	5-47
32-Bit Non-bursting Avalon-MM CRA Slave Signals	5-50
RX Avalon-MM Master Signals	5-51
64-Bit Bursting TX Avalon-MM Slave Signals	5-51
Clock Signals	5-52
Reset and Status Signals	5-53
Physical Layer Interface Signals	5-54
Transceiver Control	5-54
Serial Interface Signals	5-56

PIPE Interface Signals	5–57
Test Signals	5–59
Test Interface Signals—Hard IP Implementation	5–60
Test Interface Signals—Soft IP Implementation	5–61
Chapter 6. Register Descriptions	
Configuration Space Register Content	6–1
PCI Express Avalon-MM Bridge Control Register Content	6–6
Avalon-MM to PCI Express Interrupt Registers	6–7
PCI Express Mailbox Registers	6–8
Avalon-MM-to-PCI Express Address Translation Table	6–9
PCI Express to Avalon-MM Interrupt Status and Enable Registers	6–10
Avalon-MM Mailbox Registers	6–11
Comprehensive Correspondence between Config Space Registers and PCIe Spec Rev 2.0	6–12
Chapter 7. Reset and Clocks	
Reset Hard IP Implementation	7–1
<variant>_plus.v or .vhd	7–1
<variant>.v or .vhd	7–3
Reset Soft IP Implementation	7–3
Reset in Stratix V Devices	7–4
Reset Signal Domains, Hard IP and ×1 and ×4 Soft IP Implementations	7–5
Reset Signal Domains, ×8 Soft IP Implementation	7–6
Clocks	7–7
Avalon-ST Interface—Hard IP Implementation	7–7
p_clk	7–9
core_clk, core_clk_out	7–10
pld_clk	7–10
Avalon-ST Interface—Soft IP Implementation	7–10
Clocking for a Generic PIPE PHY and the Simulation Testbench	7–11
100 MHz Reference Clock and 125 MHz Application Clock	7–11
100 MHz Reference Clock and 250 MHz Application Clock	7–12
Clocking for a Generic PIPE PHY and the Simulation Testbench	7–14
Avalon-MM Interface—Hard IP and Soft IP Implementations	7–14
Chapter 8. Transaction Layer Protocol (TLP) Details	
Supported Message Types	8–1
Transaction Layer Routing Rules	8–3
Receive Buffer Reordering	8–4
Chapter 9. Optional Features	
ECRC	9–1
ECRC on the RX Path	9–1
ECRC on the TX Path	9–2
Active State Power Management (ASPM)	9–3
Exit Latency	9–3
Acceptable Latency	9–4
Lane Initialization and Reversal	9–5
Instantiating Multiple PCI Express IP Cores	9–6
Clock and Signal Requirements for Devices with Transceivers	9–6
Source Multiple Tcl Scripts	9–7

Chapter 10. Interrupts

PCI Express Interrupts for Endpoints	10-1
MSI Interrupts	10-1
MSI-X	10-3
Legacy Interrupts	10-3
PCI Express Interrupts for Root Ports	10-4

Chapter 11. Flow Control

Throughput of Posted Writes	11-1
Throughput of Non-Posted Reads	11-4

Chapter 12. Error Handling

Physical Layer Errors	12-2
Data Link Layer Errors	12-2
Transaction Layer Errors	12-3
Error Reporting and Data Poisoning	12-5

Chapter 13. Reconfiguration and Offset Cancellation

Dynamic Reconfiguration	13-1
Transceiver Offset Cancellation	13-9

Chapter 14. External PHYs

External PHY Support	14-1
16-bit SDR Mode	14-1
16-bit SDR Mode with a Source Synchronous TXClk	14-2
8-bit DDR Mode	14-3
8-bit DDR with a Source Synchronous TXClk	14-4
8-bit SDR Mode	14-5
8-bit SDR with a Source Synchronous TXClk	14-6
16-bit PHY Interface Signals	14-7
8-bit PHY Interface Signals	14-9
Selecting an External PHY	14-10
External PHY Constraint Support	14-11

Chapter 15. Testbench and Design Example

Endpoint Testbench	15-2
Root Port Testbench	15-4
Chaining DMA Design Example	15-6
Design Example BAR/Address Map	15-13
Chaining DMA Control and Status Registers	15-14
Chaining DMA Descriptor Tables	15-17
Test Driver Module	15-18
DMA Write Cycles	15-19
DMA Read Cycles	15-21
Root Port Design Example	15-22
Root Port BFM	15-26
BFM Memory Map	15-28
Configuration Space Bus and Device Numbering	15-28
Configuration of Root Port and Endpoint	15-28
Issuing Read and Write Transactions to the Application Layer	15-33
BFM Procedures and Functions	15-34
BFM Read and Write Procedures	15-34
ebfm_barwr Procedure	15-35

ebfm_barwr_imm Procedure	15–35
ebfm_barrd_wait Procedure	15–36
ebfm_barrd_nowt Procedure	15–36
ebfm_cfgwr_imm_wait Procedure	15–37
ebfm_cfgwr_imm_nowt Procedure	15–37
ebfm_cfgrd_wait Procedure	15–38
ebfm_cfgrd_nowt Procedure	15–39
BFM Configuration Procedures	15–39
ebfm_cfg_rp_ep Procedure	15–39
ebfm_cfg_decode_bar Procedure	15–40
BFM Shared Memory Access Procedures	15–40
Shared Memory Constants	15–41
shmem_write	15–41
shmem_read Function	15–41
shmem_display VHDL Procedure or Verilog HDL Function	15–42
shmem_fill Procedure	15–42
shmem_chk_ok Function	15–42
BFM Log and Message Procedures	15–43
Log Constants	15–43
ebfm_display VHDL Procedure or Verilog HDL Function	15–44
ebfm_log_stop_sim VHDL Procedure or Verilog HDL Function	15–45
ebfm_log_set_suppressed_msg_mask Procedure	15–45
ebfm_log_set_stop_on_msg_mask Procedure	15–46
ebfm_log_open Procedure	15–46
ebfm_log_close Procedure	15–46
VHDL Formatting Functions	15–46
himage (std_logic_vector) Function	15–47
himage (integer) Function	15–47
Verilog HDL Formatting Functions	15–47
himage1	15–47
himage2	15–48
himage4	15–48
himage8	15–48
himage16	15–48
dimage1	15–49
dimage2	15–49
dimage3	15–49
dimage4	15–50
dimage5	15–50
dimage6	15–50
dimage7	15–50
Procedures and Functions Specific to the Chaining DMA Design Example	15–51
chained_dma_test Procedure	15–51
dma_rd_test Procedure	15–51
dma_wr_test Procedure	15–52
dma_set_rd_desc_data Procedure	15–52
dma_set_wr_desc_data Procedure	15–52
dma_set_header Procedure	15–52
rc_mempoll Procedure	15–53
msi_poll Procedure	15–53
dma_set_msi Procedure	15–54
find_mem_bar Procedure	15–54
dma_set_rclast Procedure	15–55
ebfm_display_verb Procedure	15–55

Chapter 16. SOPC Builder Design Example

Create a Quartus II Project	16-2
Run SOPC Builder	16-3
Parameterize the PCI Express IP core	16-4
Add the Remaining Components to the SOPC Builder System	16-5
Complete the Connections in SOPC Builder	16-6
Specify Clock and Address Assignments	16-6
Generate the SOPC Builder System	16-8
Simulate the SOPC Builder System	16-8
Compile the Design	16-12
Program a Device	16-12

Chapter 17. Debugging

Hardware Bring-Up Issues	17-1
Link Training	17-1
Debugging Link Training Issues Using Quartus II SignalTap II	17-1
Use Third-Party PCIe Analyzer	17-3
BIOS Enumeration Issues	17-3
Configuration Space Settings	17-3

Appendix A. Transaction Layer Packet (TLP) Header Formats

TLP Packet Format without Data Payload	A-1
TLP Packet Format with Data Payload	A-3

Appendix B. PCI Express IP Core with the Descriptor/Data Interface

Descriptor/Data Interface	B-1
Receive Datapath Interface Signals	B-3
Transaction Examples Using Receive Signals	B-6
Transmit Operation Interface Signals	B-12
Transmit Datapath Interface Signals	B-12
Transaction Examples Using Transmit Signals	B-17
Completion Interface Signals for Descriptor/Data Interface	B-25
Incremental Compile Module for Descriptor/Data Examples	B-26
ICM Features	B-27
ICM Functional Description	B-27
<variation_name>_icm Partition	B-28
ICM Block Diagram	B-29
ICM Files	B-30
ICM Application-Side Interface	B-31
Recommended Incremental Compilation Flow	B-33

Appendix C. Performance and Resource Utilization Soft IP Implementation

Avalon-ST Interface	C-1
Arria GX Devices	C-1
Arria II GX Devices	C-2
Stratix II GX Devices	C-2
Stratix III Family	C-3
Stratix IV Family	C-3
Avalon-MM Interface	C-3
Arria GX Devices	C-4
Cyclone III Family	C-4
Stratix II GX Devices	C-5
Stratix III Family	C-5

Stratix IV Family	C-6
Descriptor/Data Interface	C-6
Arria GX Devices	C-7
Cyclone III Family	C-7
Stratix II GX Devices	C-8
Stratix III Family	C-8
Stratix IV Family	C-9

Additional Information

Revision History	Info-1
How to Contact Altera	Info-8
Typographic Conventions	Info-8

This document describes Altera’s IP core for PCI Express. PCI Express is a high-performance interconnect protocol for use in a variety of applications including network adapters, storage area networks, embedded controllers, graphic accelerator boards, and audio-video products. The PCI Express protocol is software backwards-compatible with the earlier PCI and PCI-X protocols, but is significantly different from its predecessors. It is a packet-based, serial, point-to-point interconnect between two devices. The performance is scalable based on the number of lanes and the generation that is implemented. Altera offers both endpoints and root ports that are compliant with *PCI Express Base Specification 1.0a or 1.1* for Gen1 and *PCI Express Base Specification 2.0* for Gen2. Both endpoints and root ports can be implemented as a configurable hard IP block rather than programmable logic, saving significant FPGA resources. The PCI Express IP core is available in ×1, ×2, ×4, and ×8 configurations. **Table 1–1** shows the aggregate bandwidth of a PCI Express link for Gen1 and Gen2 PCI Express IP cores for 1, 2, 4, and 8 lanes. The protocol specifies 2.5 giga-transfers per second for Gen1 and 5 giga-transfers per second for Gen2. Because the PCI Express protocol uses 8B10B encoding, there is a 20% overhead which is included in the figures in **Table 1–1**. **Table 1–1** provides bandwidths for a single TX or RX channel, so that the numbers in **Table 1–1** would be doubled for duplex operation.

Table 1–1. PCI Express Throughput

	Link Width			
	×1	×2	×4	×8
PCI Express Gen1 Gbps (1.x compliant)	2	4	8	16
PCI Express Gen2 Gbps (2.0 compliant)	4	8	16	32

 Refer to the *PCI Express High Performance Reference Design* for bandwidth numbers for the hard IP implementation in Stratix® IV GX and Arria® II GX devices.

Features

Altera’s PCI Express IP core offers extensive support across multiple device families. It supports the following key features:

- Hard IP implementation—*PCI Express Base Specification 1.1 or 2.0*. The PCI Express protocol stack including the transaction, data link, and physical layers is hardened in the device.
- Soft IP implementation:
 - *PCI Express Base Specification 1.0a or 1.1*.
 - Many other device families supported. Refer to **Table 1–4**.
 - The PCI Express protocol stack including transaction, data link, and physical layer is implemented using FPGA fabric logic elements

- Feature rich:
 - Support for $\times 1$, $\times 2$, $\times 4$, and $\times 8$ configurations. You can select the $\times 2$ lane configuration for the Cyclone IV GX without down configuring a $\times 4$ configuration.
 - Optional end-to-end cyclic redundancy code (ECRC) generation and checking and advanced error reporting (AER) for high reliability applications.
 - Extensive maximum payload size support:
 - Stratix IV GX and Stratix V GX hard IP—Up to 2 KBytes (128, 256, 512, 1,024, or 2,048 bytes).
 - Arria II GX and Cyclone IV GX hard IP—Up to 256 bytes (128 or 256).
 - Soft IP Implementations—Up to 2 KBytes (128, 256, 512, 1,024, or 2,048 bytes).
- Easy to use:
 - Easy parameterization.
 - Substantial on-chip resource savings and guaranteed timing closing using the PCI Express hard IP implementation.
 - Easy adoption with no license requirement for the hard IP implementation.
 - Example designs to get started.
 - SOPC Builder support.
- New features in the 10.1 release:
 - Support for Stratix V devices has the following new features:
 - 256-bit interface for the Stratix V hard IP implementation.
 - Target design example demonstrating the 256-bit interface that connects the PCI Express IP core to a root complex and a downstream application with the 256-bit interface.
 - Verilog HDL and VHDL simulation support.
 - Support for the Gen1 $\times 1$ soft IP implementation in Cyclone IV GX device with the Avalon-ST interface.
 - Support for the hard IP implementation in the Arria II GZ device with the Avalon-ST interface and the following capabilities:
 - Gen1 $\times 1$, $\times 4$ 64-bit interface, Gen1 $\times 8$ 128-bit interface.
 - Gen2 $\times 1$, 64-bit interface, Gen2 $\times 4$, 128-bit interface.
 - Single virtual channel.

Different features are available for the soft and hard IP implementations and for the three possible design flows. Table 1-2 outlines these different features.

Table 1-2. PCI Express IP core Features (Part 1 of 2)

Feature	Hard IP Implementation		Soft IP Implementation	
	MegaWizard Plug-In Manager Design Flow	SOPC Builder Design Flow	MegaWizard Plug-In Design Manager Flow	SOPC Builder DesignFlow
MegaCore License	Free	Free	Required	Required
Root port	Supported	Not supported	Not supported	Not supported
Gen1	×1, ×2, ×4, ×8	×1, ×2, ×4	×1, ×4, ×8	×1, ×4
Gen2	×1, ×4, ×8	×1	No	No
Avalon Memory-Mapped (Avalon-MM) Interface	Not supported	Supported	Not supported	Supported
64-bit Avalon Streaming (Avalon-ST) Interface	Supported	Not supported	Supported	Not supported
128-bit Avalon-ST Interface	Supported	Not supported	Not supported	Not supported
256-bit Avalon-ST interface—Stratix V devices only	Supported	Not supported	Not supported	Not supported
Descriptor/Data Interface (1)	Not supported	Not supported	Supported	Not supported
Legacy Endpoint	Supported	Not supported	Supported	Not supported
Transaction layer packet type (TLP) (2)	All	<ul style="list-style-type: none"> ■ Memory read request ■ Memory write request ■ Completion with or without data 	All	<ul style="list-style-type: none"> ■ Memory read request ■ Memory write request ■ Completion with or without data
Maximum payload size	128 bytes–2 KBytes (Stratix IV GX and Stratix V GX, HardCopy IV GX), Arria II GZ, 128 bytes–256 bytes (Arria II GX and) Cyclone IV GX)	128–256 bytes	128 bytes–2 KBytes	128–256 bytes
Number of virtual channels	2 (Stratix IV GX, HardCopy IV GX,) 1 (Arria II GX, Arria II GZ, Stratix V GX, Cyclone IV GX)	1	1–2	1
Reordering of out-of-order completions (transparent to the application layer)	Not supported	Supported	Not supported	Supported
Requests that cross 4 KByte address boundary (transparent to the application layer)	Not supported	Supported	Not supported	Supported

Table 1–2. PCI Express IP core Features (Part 2 of 2)

Feature	Hard IP Implementation		Soft IP Implementation	
	MegaWizard Plug-In Manager Desing Flow	SOPC Builder Design Flow	MegaWizard Plug-In Design Manager Flow	SOPC Builder DesignFlow
Number of tags supported for non-posted requests	32 or 64	16	4–256	16
ECRC forwarding on RX and TX	Supported	Not Supported	Not supported	Not supported
MSI-X	Supported	Not Supported	Not supported	Not supported
Parity protection propagation from and to application layer–Stratix V devices only	Supported	Not supported	Not supported	Not supported

Notes to Table 1–2:

- (1) Not recommended for new designs.
- (2) Refer to [Appendix A, Transaction Layer Packet \(TLP\) Header Formats](#) for the layout of TLP headers.

Release Information

Table 1–3 provides information about this release of the PCI Express Compiler.

Table 1–3. PCI Express Compiler Release Information

Item	Description
Version	10.1
Release Date	December 2010
Ordering Codes	IP-PCIE/1 IP-PCIE/4 IP-PCIE/8 IP-AGX-PCIE/1 IP-AGX-PCIE/4 No ordering code is required for the hard IP implementation.
Product IDs ■ Hard IP Implementation ■ Soft IP Implementation	FFFF x1–00A9 x4–00AA x8–00AB
Vendor ID ■ Hard IP Implementation ■ Soft IP Implementation	6AF7 6A66

Altera verifies that the current version of the Quartus® II software compiles the previous version of each IP core. Any exceptions to this verification are reported in the [MegaCore IP Library Release Notes and Errata](#). Altera does not verify compilation with IP core versions older than one release.

Device Family Support

IP cores provide either full or preliminary support for target Altera device families:

- *Final support*—Verified with final timing models for this device.
- *Preliminary support*—Verified with preliminary timing models for this device.
- *HardCopy Companion*—Verified with preliminary timing models for the HardCopy companion device.
- *HardCopy Compilation*—Verified with final timing models for the HardCopy device.

Table 1-4 shows the level of support offered by the PCI Express Compiler for each Altera device family.

Table 1-4. Device Family Support

Device Family	Support
Arria GX (1)	Final
Arria II GX (1)	Preliminary
Arria II GZ (1)	Preliminary
Cyclone II	Final
Cyclone III	Final
Cyclone III LS	Preliminary
Cyclone IV GX	Preliminary – hard IP implementation, only
HardCopy II	Hardcopy Compilation
HardCopy III	Hardcopy Compilation
HardCopy IV	Hardcopy Companion
Stratix II	Final
Stratix II GX	Final
Stratix III	Final
Stratix IV E, GX	Final
Stratix IV GT	Preliminary
Stratix V	Preliminary
Other device families	No support

Note to Table 1-4:


- (1) To successfully compile your IP core using the Quartus II software, you must install support for the Stratix II GX family even if you have selected the Arria GX or Arria II GX device family.

General Description

The PCI Express Compiler generates customized PCI Express IP cores you use to design PCI Express root ports or endpoints, including non-transparent bridges, or truly unique designs combining multiple PCI Express components in a single Altera device. The PCI Express IP cores implement all required and most optional features of the PCI Express specification for the transaction, data link, and physical layers.

The hard IP implementation includes all of the required and most of the optional features of the specification for the transaction, data link, and physical layers. Depending upon the device you choose, one to four instances of the hard PCI Express IP core are available. These instances can be configured to include any combination of root port and endpoint designs to meet your system requirements. A single device can also use instances of both the soft and hard IP PCI Express IP core. Figure 1-1 provides a high-level block diagram of the hard IP implementation.

Figure 1-1. PCI Express Hard IP High-Level Block Diagram (Note 1) (2) (3) (4)



Note to Figure 1-1:

- (1) Stratix IV GX devices have two virtual channels.
- (2) LMI stands for Local Management Interface.
- (3) Stratix V GX devices does not require the adapter.
- (4) Configuration via PCI Express (CvPCle) is only available in Stratix V devices.

This user guide includes a design example and testbench that you can configure as a root port (RP) or endpoint (EP). You can use these design examples as a starting point to create and test your own root port and endpoint designs.




The purpose of the *PCI Express Compiler User Guide* is to explain how to use the PCI Express IP core and not to explain the PCI Express protocol. Although there is inevitable overlap between the two documents, this document should be used in conjunction with an understanding of the following PCI Express specifications: *PHY Interface for the PCI Express Architecture PCI Express 3.0* and *PCI Express Base Specification 1.0a, 1.1, or 2.0*.

Device Programming Modes with PCI Express Initialization

The Stratix V architecture introduces a new option for sequencing the processes that configure the FPGA and initialize the PCI Express link. In prior devices, a monolithic Program Object File (.pof) programmed the I/O ring and FPGA fabric before the PCIe link training and enumeration began. In Stratix V, the .pof file is divided into two parts. The IO bitstream contains the data to program the I/O ring and PCI Express IP core. The core bitstream contains the data to program the FPGA fabric.

In Stratix V devices, the I/O ring and PCI Express link are programmed first, allowing the PCI Express link to reach the L0 state and begin operation independently, before the rest of the core is programmed. After the PCI Express link is established, it can be used to program the rest of the device. Programming the FPGA fabric using the PCIe link is called Configuration via PCI Express (CvPCIe). Figure 1-3 shows the blocks that implement CvPCIe.

Figure 1-2. CvPCIe in Stratix V Devices



CvPCIe has the following advantages:

- It provides a simpler software model for configuration. A smart host can use the PCIe protocol and the application topology to initialize and update the FPGA fabric.
- It enables dynamic core updates without requiring a system power down.
- It improves security for the proprietary core bitstream.
- It reduces system costs by reducing the size of the flash device to store the .pof.
- It facilitates hardware acceleration.
- It may reduce system size because a single CvPCIe link can be used to configure multiple FPGAs.

 For more information about configuration via PCI Express (CvPCIe) refer to “Configuration via PCIe and Autonomous PCIe Cores” in *Introducing Innovations at 28 nm to Move Beyond Moore’s Law*.

Device Families with PCI Express Hard IP

If you target an Arria II GX, Cyclone IV GX, HardCopy IV GX, Stratix IV GX, or Stratix V GX device, you can parameterize the IP core to include a full hard IP implementation of the PCI Express stack including the following layers:

- Physical (PHY)
- Physical Media Attachment (PMA)
- Physical Coding Sublayer (PCS)
- Media Access Control (MAC)
- Data link
- Transaction

Optimized for Altera devices, the hard IP implementation supports all memory, I/O, configuration, and message transactions. The IP cores have a highly optimized application interface to achieve maximum effective throughput. Because the compiler is parameterizeable, you can customize the IP cores to meet your design requirements. Table 1-5 lists the configurations that are available for the PCI Express hard IP implementation.

Table 1-5. PCIe Hard IP Configurations for the PCIe Compiler in the Quartus II Software in Version 10.1 (Part 1 of 2)

Device	Link Rate (Gbps)	x1	x2 (1)	x4	x8
Avalon Streaming (Avalon-ST) Interface using MegaWizard Plug-In Manager Design Flow					
Stratix V GX	2.5	yes	no	yes	yes
	5.0	yes	no	yes	yes
Stratix IV GX	2.5	yes	no	yes	yes
	5.0	yes	no	yes	yes
Arria II GX	2.5	yes	no	yes	yes (2)
	5.0	no	no	no	no
Arria II GZ	2.5	yes	no	yes	yes (2)
	5.0	yes	no	yes (2)	no
Cyclone IV GX	2.5	yes	yes	yes	no
	5.0	no	no	no	no
HardCopy IV GX	2.5	yes	no	yes	yes
	5.0	yes	no	yes	yes
Avalon-MM Interface using SOPC Builder Design Flow					
HardCopy IV GX	2.5	yes	no	yes	no
	5.0	yes	no	no	no
Arria II GX	2.5	yes	no	yes	no
	5.0	no	no	no	no

Table 1-5. PCIe Hard IP Configurations for the PCIe Compiler in the Quartus II Software in Version 10.1 (Part 2 of 2)

Device	Link Rate (Gbps)	x1	x2 (1)	x4	x8
Cyclone IV GX	2.5	yes	yes	yes	no
	5.0	no	no	no	no
Stratix IV GX	2.5	yes	no	yes	no
	5.0	yes	no	no	no

Note to Table 1-5:

- (1) For devices that do not offer a x2 initial configuration, you can use a x4 configuration with the upper two lanes left unconnected at the device pins. The link will negotiate to x2 if the attached device is x2 native or capable of negotiating to x2.
- (2) The x8 support uses a 128-bit bus at 125 MHz.

Table 1-6 lists the **Total RX buffer space**, **Retry buffer size**, and **Maximum Payload size** for device families that include the hard IP implementation. You can find these parameters on the **Buffer Setup** page of the parameter editor.

Table 1-6. PCI Express Compiler Release Information

Devices Family	Total RX Buffer Space	Retry Buffer	Max Payload Size
Arria II GX	4 KBytes	2 KBytes	256 Bytes
Arria II GZ	16 KBytes	16 KBytes	2 KBytes
Cyclone IV GX	4 KBytes	2 KBytes	256 Bytes
Stratix IV GX	16 KBytes	16 KBytes	2 KBytes
HardCopy IV GX-Gen2 x8	8 KBytes	8 KBytes	1 KBytes
HardCopy IV GX-all other modes	16 KBytes	16 KBytes	2 KBytes

Note to Table 1-6:

- (1) You can restrict Stratix IV GX Gen2 x8 designs to operate with HardCopy IV GX compatible buffer sizes by selecting **HardCopy IV GX** for the **PHY type** parameter.

The PCI Express Compiler allows you to select IP cores that support x1, x2, x4, or x8 operation (Table 1-7 on page 1-10) that are suitable for either root port or endpoint applications. You can use the MegaWizard Plug-In Manager or SOPC Builder to customize the IP core. Figure 1-3 shows a relatively simple application that includes two PCI Express IP cores, one configured as a root port and the other as an endpoint.

Figure 1-3. PCI Express Application with a Single Root Port and Endpoint





Figure 1-4 illustrates a heterogeneous topology, including an Altera device with two PCIe hard IP root ports. One root port connects directly to a second FPGA that includes an endpoint implemented using the hard IP IP core. The second root port connects to a switch that multiplexes among three PCI Express endpoints.

Figure 1-4. PCI Express Application Including Stratix IV GX with Two Root Ports (Note 1)



Note to Figure 1-4:

(1) Altera does not recommend Stratix family devices for new designs.

If you target a device that includes an internal transceiver, you can parameterize the PCI Express IP core to include a complete PHY layer, including the MAC, PCS, and PMA layers. If you target other device architectures, the PCI Express Compiler generates the IP core with the Intel-designed PIPE interface, making the IP core usable with other PIPE-compliant external PHY devices.

Table 1-7 lists the protocol support for devices that include HSSI transceivers.

Table 1-7. Operation in Devices with HSSI Transceivers (Part 1 of 2) (Note 1)

Device Family	x1	x4	x8
Stratix V GX hard IP-Gen 1	Yes	Yes	Yes
Stratix V GX hard IP-Gen 2	Yes	Yes	Yes

Table 1-7. Operation in Devices with HSSI Transceivers (Part 2 of 2) (Note 1)

Device Family	×1	×4	×8
Stratix IV GX hard IP-Gen1	Yes	Yes	Yes
Stratix IV GX hard IP-Gen 2	Yes (2)	Yes (2)	Yes (3)
Stratix IV soft IP-Gen1	Yes	Yes	No
Cyclone IV GX hard IP-Gen1	Yes	Yes	No
Arria II GX-Gen1 Hard IP Implementation	Yes	Yes	Yes
Arria II GX-Gen1 Soft IP Implementation	Yes	Yes	No
Arria II GZ-Gen1 Hard IP Implementation	Yes	Yes	Yes
Arria II GZ-Gen2 Hard IP Implementation	Yes	Yes	No
Arria GX	Yes	Yes	No
Stratix II GX	Yes	Yes	Yes

Notes to Table 1-7:

- (1) Refer to Table 1-2 on page 1-3 for a list of features available in the different implementations.
- (2) Not available in -4 speed grade. Requires -2 or -3 speed grade.
- (3) Gen2 ×8 is only available in the -2 and -I3 speed grades.



The device names and part numbers for Altera FPGAs that include internal transceivers always include the letters *GX* or *GT*. If you select a device that does not include an internal transceiver, you can use the PIPE interface to connect to an external PHY. Table 3-1 on page 3-1 lists the available external PHY types.

You can customize the payload size, buffer sizes, and configuration space (base address registers support and other registers). Additionally, the PCI Express Compiler supports end-to-end cyclic redundancy code (ECRC) and advanced error reporting for ×1, ×2, ×4, and ×8 configurations.

External PHY Support

Altera PCI Express IP cores support a wide range of PHYs, including the TI XIO1100 PHY in 8-bit DDR/SDR mode or 16-bit SDR mode; NXP PX1011A for 8-bit SDR mode, a serial PHY, and a range of custom PHYs using 8-bit/16-bit SDR with or without source synchronous transmit clock modes and 8-bit DDR with or without source synchronous transmit clock modes. You can constrain TX I/Os by turning on the **Fast Output Enable Register** option in the parameter editor, or by editing this setting in the Quartus II Settings File (.qsf). This constraint ensures fastest t_{CO} timing.

Debug Features

The PCI Express IP cores also include debug features that allow observation and control of the IP cores for faster debugging of system-level problems.



For more information about debugging refer to [Chapter 17, Debugging](#).

IP Core Verification

To ensure compliance with the PCI Express specification, Altera performs extensive validation of the PCI Express IP cores. Validation includes both simulation and hardware testing.

Simulation Environment

Altera's verification simulation environment for the PCI Express IP cores uses multiple testbenches that consist of industry-standard BFM's driving the PCI Express link interface. A custom BFM connects to the application-side interface.

Altera performs the following tests in the simulation environment:

- Directed tests that test all types and sizes of transaction layer packets and all bits of the configuration space
- Error injection tests that inject errors in the link, transaction layer packets, and data link layer packets, and check for the proper response from the IP cores
- PCI-SIG Compliance Checklist tests that specifically test the items in the checklist
- Random tests that test a wide range of traffic patterns across one or more virtual channels

Compatibility Testing Environment

Altera has performed significant hardware testing of the PCI Express IP cores to ensure a reliable solution. The IP cores have been tested at various PCI-SIG PCI Express Compliance Workshops in 2005–2009 with Arria GX, Arria II GX, Cyclone IV GX, Stratix II GX, and Stratix IV GX devices and various external PHYs. They have passed all PCI-SIG gold tests and interoperability tests with a wide selection of motherboards and test equipment. In addition, Altera internally tests every release with motherboards and switch chips from a variety of manufacturers. All PCI-SIG compliance tests are also run with each IP core release.

Performance and Resource Utilization

The hard IP implementation of the PCI Express IP core is available in Arria II GX, Cyclone IV GX, HardCopy IV GX, Stratix IV GX, and Stratix V devices.

Table 1-8 shows the resource utilization for the hard IP implementation using either the Avalon-ST or Avalon-MM interface with a maximum payload of 256 bytes and 32 tags for the Avalon-ST interface and 16 tags for the Avalon-MM interface.

Table 1-8. Performance and Resource Utilization in Arria II GX, Arria II GZ, Cyclone IV GX, Stratix IV GX, and Stratix V GX Devices

Parameters			Size		
Lane Width	Internal Clock (MHz)	Virtual Channel	Combinational ALUTs	Dedicated Registers	Memory Blocks M9K
Avalon-ST Interface–MegaWizard Plug-In Manager Design Flow					
×1	125	1	100	100	0
×1	125	2	100	100	0
×4	125	1	200	200	0
×4	125	2	200	200	0
×8	250	1	200	200	0
×8	250	2	200	200	0
Avalon-MM Interface–SOPC Builder Design Flow (1)					
×1	125	1	4300	3500	17
×4	125	1	4200	3400	17
Avalon-MM Interface–SOPC Builder Design Flow - Completer Only Single Dword					
×1	125	1	250	230	0
×4	125	1	250	230	0

Note to Table 1-8:

(1) The transaction layer of the Avalon-MM implementation is implemented in programmable logic to improve latency.

 Refer to [Appendix C, Performance and Resource Utilization Soft IP Implementation](#) for performance and resource utilization for the soft IP implementation.

Recommended Speed Grades

Table 1-9 shows the recommended speed grades for each device family for the supported link widths and internal clock frequencies. For soft IP implementations of the PCI Express IP core, the table lists speed grades that are likely to meet timing; it may be possible to close timing in a slower speed grade. For the hard IP implementation, the speed grades listed are the only speed grades that close timing. When the internal clock frequency is 125 MHz or 250 MHz, Altera recommends setting the Quartus II Analysis & Synthesis Settings **Optimization Technique** to **Speed**.


 Refer to “Setting Up and Running Analysis and Synthesis” in Quartus II Help and *Area and Timing Optimization* in volume 2 of the *Quartus II Handbook* for more information about how to effect this setting.

Table 1–9. Recommended Device Family Speed Grades (Part 1 of 2)

Device Family	Link Width	Internal Clock Frequency (MHz)	Recommended Speed Grades
Avalon-ST Hard IP Implementation			
Arria II GX Gen1 with ECC Support (1)	x1	62.5 (2)	-4,-5,-6
	x1	125	-4,-5,-6
	x4	125	-4,-5,-6
	x8	125	-4,-5,-6
Arria II GZ Gen1 with ECC Support	x1	125	-3, -4
	x4	125	-3, -4
	x8	125	-3, -4
Arria II GZ Gen 2 with ECC Support	x1	125	-3
	x4	125	-3
Cyclone IV GX Gen1 with ECC Support	x1	62.5 (2)	all speed grades
	x1, x2, x4	125	all speed grades
Stratix IV GX Gen1 with ECC Support (1)	x1	125	-2, -3, -4
	x4	125	-2, -3, -4
	x8	250	-2, -3, -4 (3)
Stratix IV GX Gen2 with ECC Support (1)	x1	62.5 (2)	-2, -3 (3)
	x1	125	-2, -3 (3)
	x4	250	-2, -3 (3)
Stratix IV GX Gen2 without ECC Support	x8	500	-2, -13 (4)
Stratix V GX Gen1 with ECC Support (1)	x1	125	-2, -3, -4
	x4	125	-2, -3, -4
	x8	250	-2, -3, -4 (3)
Stratix V GX Gen2 with ECC Support (1)	x1	62.5 (2)	-2, -3 (3)
	x1	125	-2, -3 (3)
	x4	250	-2, -3 (3)
Avalon-MM Interface			
Arria GX	x1, x4	125	-6
Arria II GX	x1, x4	125	-4, -5, -6
Cyclone II, Cyclone III	x1, x4	125	-6
	x1	62.5	-6, -7, -8 (5)
Cyclone IV GX Gen1 with ECC Support	x1, x2, x4	125	-6 (6)
	x1	62.5	-6, -7, -8
Stratix II	x1, x4	125	-3, -4, -5 (7)
	x1	62.5	-3, -4, -5

Table 1-9. Recommended Device Family Speed Grades (Part 2 of 2)

Device Family	Link Width	Internal Clock Frequency (MHz)	Recommended Speed Grades
Stratix II GX	×1, ×4	125	-3, -4, -5 (7)
Stratix III	×1, ×4	125	-2, -3, -4
	×1	62.5	-2, -3, -4
Stratix IV GX Gen1	×1, ×4	125	-2, -3, -4
Stratix IV GX Gen2	×1	125	-2, -3
Avalon-ST or Descriptor/Data Interface Soft IP Implementation			
Arria GX	×1, ×4	125	-6
Arria II GX	×1, ×4	125	-4, -5 (7)
Cyclone II, Cyclone III	×1, ×4	125	-6 (7)
	×1	62.5	-6, -7, -8 (7)
Cyclone IV GX	×1	125	-6, -7 (7)
Stratix II	×1, ×4	125	-3, -4, -5
	×1	62.5	-3, -4, -5 (7)
Stratix II GX	×1, ×4	125	-3, -4, -5 (7)
	×8	250	-3 (7) (8)
Stratix III	×1, ×4	125	-2, -3, -4
	×1	62.5	-2, -3, -4
Stratix IV E Gen1	×1	62.5	all speed grades
	×1, ×4	125	all speed grades
Stratix IV GX Gen1	×1	62.5	all speed grades
	×4	125	all speed grades

Notes to Table 1-9:

- (1) The RX Buffer and Retry Buffer ECC options are only available in the hard IP implementation.
- (2) This is a power-saving mode of operation.
- (3) Final results pending characterization by Altera for speed grades -2, -3, and -4. Refer to the **.fit.rpt** file generated by the Quartus II software.
- (4) Closing timing for the -3 speed grades in the provided endpoint example design requires seed sweeping.
- (5) Altera recommends the External PHY 16-bit SDR or 8-bit SDR modes in the -8 speed grade.
- (6) Additional speed grades (-7) are pending characterization.
- (7) You must turn on the following Physical Synthesis settings in the Quartus II Fitter Settings to achieve timing closure for these speed grades and variations: **Perform physical synthesis for combinational logic**, **Perform register duplication**, and **Perform register retiming**. In addition, you can use the Quartus II Design Space Explorer or Quartus II seed sweeping methodology. Refer to the *Netlist Optimizations and Physical Synthesis* chapter in volume 1 of the *Quartus II Development Software Handbook* for more information about how to set these options.
- (8) Altera recommends disabling the OpenCore Plus feature for the ×8 soft IP implementation because including this feature makes it more difficult to close timing.

OpenCore Plus Evaluation (Not Required for Hard IP)


You can use Altera's free OpenCore Plus evaluation feature to evaluate the IP core in simulation and in hardware before you purchase a license. You need to purchase a license for the soft PCI Express IP core only after you are satisfied with its functionality and performance, and you are ready to take your design to production.


After you purchase a license for the PCI Express IP core, you can request a license file from the Altera licensing website at (www.altera.com/licensing) and install it on your computer. When you request a license file, Altera emails you a **license.dat** file. If you do not have internet access, contact your local Altera representative.

With Altera's free OpenCore Plus evaluation feature, you can perform the following actions:

- Simulate the behavior of an IP core (Altera IP core or AMPPSM megafunction) in your system
- Verify the functionality of your design, as well as evaluate its size and speed quickly and easily
- Generate time-limited device programming files for designs that include IP cores
- Program a device and verify your design in hardware

OpenCore Plus hardware evaluation is not applicable to the hard IP implementation of the PCI Express Compiler. You can use the hard IP implementation of this IP core without a separate license.

 For information about IP core verification, installation and licensing, and evaluation using the OpenCore Plus feature, refer to the *OpenCore Plus Evaluation of Megafunctions*.

 For details on installation and licensing, refer to the *Altera Software Installation and Licensing Manual*.

OpenCore Plus hardware evaluation supports the following two operation modes:

- *Untethered*—the design runs for a limited time.
- *Tethered*—requires a connection between your board and the host computer. If tethered mode is supported by all megafunctions in a design, the device can operate for a longer time or indefinitely.

All IP cores in a device time out simultaneously when the most restrictive evaluation time is reached. If your design includes more than one megafunction, a specific IP core's time-out behavior may be masked by the time-out behavior of the other IP cores.

For IP cores, the untethered timeout is one hour; the tethered timeout value is indefinite. Your design stops working after the hardware evaluation time expires. During time-out the Link Training and Status State Machine (LTSSM) is held in the reset state.

This section provides step-by-step instructions to help you quickly set up and simulate the PCI Express IP core testbench. The PCI Express IP core provides numerous configuration options. The parameters chosen in this chapter are the same as those chosen in the [PCI Express High-Performance Reference Design](#) available on the Altera website. If you choose the parameters specified in this chapter, you can run all of the tests included in the [Chapter 15, Testbench and Design Example](#). The following sections show you how to instantiate the PCI Express IP core by completing the following steps:

1. [Parameterize the PCI Express](#)
2. [View Generated Files](#)
3. [Simulate the Design](#)
4. [Constrain the Design](#)
5. [Compile for the Design](#)

Parameterize the PCI Express

This section guides you through the process of parameterizing the PCI Express IP core as an endpoint, using the same options that are chosen in [Chapter 15, Testbench and Design Example](#). Complete the following steps to specify the parameters:

1. On the Tools menu, click **MegaWizard Plug-In Manager**. The MegaWizard Plug-In Manager appears.
2. Select **Create a new custom megafunction variation** and click **Next**.
3. In **Which device family will you be using?** Select the **Stratix IV** device family.
4. Expand the **Interfaces** directory under **Installed Plug-Ins** by clicking the + icon left of the directory name, expand **PCI Express**, then click **PCI Express Compiler<version_number>**
5. Select the output file type for your design. This IP core supports VHDL and Verilog HDL. For this example, choose **Verilog HDL**.
6. Specify a variation name for output files `<working_dir>\<variation name>`. For this walkthrough, specify **top.v** for the name of the IP core files: `<working_dir>\top.v`.
7. Click **Next** to display the **Parameter Settings** page for the PCI Express IP core.




You can change the page that the MegaWizard Plug-In Manager displays by clicking **Next** or **Back** at the bottom of the dialog box. You can move directly to a named page by clicking the **Parameter Settings**, **EDA**, or **Summary** tab.



For further details about the parameters settings, refer to [Chapter 3, Parameter Settings](#).

8. Click the **Parameter Settings** tab. The **System Settings** page appears. Note that there are three tabs labeled **Parameter Settings**, **EDA**, and **Summary**.
9. [Figure 2-1](#) specifies the parameters to run the testbench.

Figure 2-1. System Settings


[Table 2-1](#) provides the correct **System Settings**.

Table 2-1. System Settings Parameters

Parameter	Value
PCIe Core Type	PCI Express hard IP
PHY type	Stratix IV GX
PHY interface	serial
Configure transceiver block	Use default settings.
Lanes	x8
Xcvr ref_clk	100 MHz
Application interface	Avalon-ST 128 -bit
Port type	Native Endpoint
PCI Express version	2.0
Application clock	250 MHz
Max rate	Gen 2 (5.0 Gbps)
Test out width	64 bits
PCIe reconfig	Disable

- Click Next to display the **PCI Registers** page. To enable all of the tests in the provided testbench and chaining DMA example design, make the base address register (BAR) assignments shown in [Figure 2-2](#). Bar2 or Bar3 is required.

Figure 2-2. BAR Settings



Note to Figure 2-2:

- The endpoint chaining DMA design example DMA controller requires the use of BAR2 or BAR3.

[Table 2-2](#). provides the BAR assignments in tabular format.

Table 2-2. PCI Registers (Part 1 of 2)

PCI Base Registers (Type 0 Configuration Space)		
BAR	BAR TYPE	BAR Size
0	32-Bit Non-Prefetchable Memory	256 MBytes - 28 bits
1	32-Bit Non-Prefetchable Memory	256 KBytes - 18 bits
2	32-bit Non-Prefetchable Memory	256 KBytes -18 bits
PCI Read-Only Registers		
Register Name	Value	
Device ID	0xE001	
Subsystem ID	0x2801	
Revision ID	0x01	

Table 2-2. PCI Registers (Part 2 of 2)

PCI Base Registers (Type 0 Configuration Space)		
Vendor ID	0x1172	
Subsystem vendor ID	0x5BDE	
Class code	0xFF0000	

11. Click Next to display the **Capabilities** page. Table 2-3 provides the correct settings for the **Capabilities** parameters.

Table 2-3. Capabilities Parameters

Parameter	Value
Device Capabilities	
Tags supported	32
Implement completion timeout disable	Turn this option On
Completion timeout range	ABCD
Error Reporting	
Implement advanced error reporting	Off
Implement ECRC check	Off
Implement ECRC generation	Off
Implement ECRC forwarding	Off
MSI Capabilities	
MSI messages requested	4
MSI message 64-bit address capable	On
Link Capabilities	
Link common clock	On
Data link layer active reporting	Off
Surprise down reporting	Off
Link port number	0x01
Slot Capabilities	
Enable slot capability	Off
Slot capability register	0x00000000
MSI-X Capabilities	
Implement MSI-X	Off
Table size	0x000
Offset	0x00000000
BAR indicator (BIR)	0
Pending Bit Array (PBA)	
Offset	0x00000000
BAR Indicator	0

- Click the **Buffer Setup** tab to open the **Buffer Setup** page. [Table 2-4](#) provides the correct settings for this page.

Table 2-4. Buffer Setup Parameters

Parameter	Value
Maximum payload size	512 bytes
Number of virtual channels	1
Number of low-priority VCs	None
Auto configure retry buffer size	On
Retry buffer size	16 KBytes
Maximum retry packets	64
Desired performance for received requests	Maximum
Desired performance for received completions	Maximum



 For the PCI Express hard IP implementation, the **RX Buffer Space Allocation** is fixed at **Maximum** performance. This setting determines the values for a read-only table that lists the number of posted header credits, posted data credits, non-posted header credits, completion header credits, completion data credits, total header credits, and total RX buffer space. [Figure 2-3](#) shows the Credit Allocation Table.

Figure 2-3. Credit Allocation Table (Read-Only)



The screenshot shows the 'Buffer Setup' page in the PCI Express Compiler. The 'Rx Buffer Space Allocation (per VC)' section contains the following data:

Category	Value	Used space
Posted header credit	50	800 Bytes
Posted data credit	360	5760 Bytes
Non-posted header credit	54	864 Bytes
Completion header credit	112	1792 Bytes
Completion data credit	448	7168 Bytes
Total header credits	216	
Total Rx: buffer space	16 KBytes	

A callout line points to the 'Total Rx: buffer space: 16 KBytes' value with the text: *Fixed according to the device chosen for hard IP implementation*

- Click **Next** to display the **Power Management** page. [Table 2-5](#) describes the correct settings for this page.

Table 2-5. Power Management Parameters (Part 1 of 2)

Parameter	Value
LOs Active State Power Management (ASPM)	
Idle threshold for LOs entry	8,192 ns

Table 2-5. Power Management Parameters (Part 2 of 2)

Parameter	Value
Endpoint L0s acceptable latency	< 64 ns
Number of fast training sequences (N_FTS)	
Common clock	Gen2: 255
Separate clock	Gen2: 255
Electrical idle exit (EIE) before FTS	4
L1s Active State Power Management (ASPM)	
Enable L1 ASPM	Off
Endpoint L1 acceptable latency	< 1 μ s
L1 Exit Latency Common clock	> 64 μ s
L1 Exit Latency Separate clock	> 64 μ s

14. Click **Next** (or the **EDA** page) to display the simulation setup page.
15. On the **EDA** tab, turn on **Generate simulation model** to generate an IP functional simulation model for the IP core. An IP functional simulation model is a cycle-accurate VHDL or Verilog HDL model produced by the Quartus II software.



Use the simulation models only for simulation and not for synthesis or any other purposes. Using these models for synthesis creates a non-functional design.

16. On the **Summary** tab, select the files you want to generate. A gray checkmark indicates a file that is automatically generated. All other files are optional.
17. Click **Finish** to generate the IP core, testbench, and supporting files.



A report file, *<variation name>.html*, in your project directory lists each file generated and provides a description of its contents.

18. Click **Yes** when you are prompted to add the Quartus II IP File (**.qip**) to the project.

The **.qip** is a file generated by the parameter editor or SOPC Builder that contains all of the necessary assignments and information required to process the core or system in the Quartus II compiler. Generally, a single **.qip** file is generated for each IP core.


View Generated Files

Figure 2-4 illustrates the directory structure created for this design after you generate the PCI Express IP core. The directories includes the following files:

- The PCI Express IP core design files, stored in *<working_dir>*.
- The chaining DMA design example file, stored in the *<working_dir>\top_examples\chaining_dma* sub-directory. This design example tests your generated PCIe variation. For detailed information about this design example, refer to [Chapter 15, Testbench and Design Example](#).

- The simulation files for the chaining DMA design example, stored in the `<working_dir>\top_examples\chaining_dma\testbench` sub-directory. The Quartus II software generates the testbench files if you turn on **Generate simulation model** on the **EDA** tab while generating the PCIe IP core.

Figure 2-4. Directory Structure for PCI Express IP Core and Testbench




Notes to Figure 2-4:

- (1) The chaining_dma directory contains the Quartus II project and settings files.
- (2) `<variation>_plus.v` is only available for the hard IP implementation.

Figure 2-5 illustrates the top-level modules of this design. As this figure illustrates, the PCI Express IP core connects to a basic root port bus functional model (BFM) and an application layer high-performance DMA engine. These two modules, when combined with the PCI Express IP core, comprise the complete example design. The test stimulus is contained in `altpcieth_bfm_driver_chaining.v`. The script to run the tests is `runtb.do`. For a detailed explanation of this example design, refer to Chapter 15, *Testbench and Design Example*.

Figure 2-5. Testbench for the Chaining DMA Design Example



The design files used in this design example are the same files that are used for the [PCI Express High-Performance Reference Design](#). You can download the required files on the [PCI Express High-Performance Reference Design](#) product page. This product page includes design files for various devices. The example in this document uses the Stratix IV GX files. You also must also download `altpcie_demo.zip` which includes a software driver that the example design uses.

The Stratix IV `.zip` file includes files for Gen1 and Gen2 $\times 1$, $\times 4$, and $\times 8$ variants. The example in this document demonstrates the Gen2 $\times 8$ variant. After you download and unzip this `.zip` file, you can copy the files for this variant to your project directory, `<working_dir>`. The files for the example in this document are included in the `hip_s4gx_gen2x8_128` directory. The Quartus II project file, `top.qsf`, is contained in `<working_dir>`. You can use this project file as a reference.

Simulate the Design

As [Figure 2-4](#) illustrates, the scripts to run the simulation files are located in the `<working_dir>\top_examples\chaining_dma\testbench` directory. Follow these steps to run the chaining DMA testbench.

1. Start your simulation tool. This example uses the ModelSim® software.



The endpoint chaining DMA design example DMA controller requires the use of BAR2 or BAR3.

2. In the testbench directory, `<working_dir>\top_examples\chaining_dma\testbench`, type the following command:

```
do runtb.do ←
```

This script compiles the testbench for simulation and runs the chaining DMA tests.

[Example 2-1](#) shows the a partial transcript from a successful simulation. As this transcript illustrates, the simulation includes the following stages:

- Link training
- Configuration
- DMA reads and writes
- Root port to endpoint memory reads and writes

Example 2-1. Excerpts from Transcript of Successful Simulation Run

```
Time: 56000 Instance: top_chaining_testbench.ep.epmap.pll_250mhz_to_500mhz.
altpll_component.pll0
# INFO:          464 ns Completed initial configuration of Root Port.
# INFO: Core Clk Frequency: 251.00 Mhz
# INFO: 3608 ns EP LTSSM State: DETECT.ACTIVE
# INFO: 3644 ns EP LTSSM State: POLLING.ACTIVE
# INFO: 3660 ns RP LTSSM State: DETECT.ACTIVE
# INFO: 3692 ns RP LTSSM State: POLLING.ACTIVE
# INFO: 6012 ns RP LTSSM State: POLLING.CONFIG
# INFO: 6108 ns EP LTSSM State: POLLING.CONFIG
# INFO: 7388 ns EP LTSSM State: CONFIG.LINKWIDTH.START
# INFO: 7420 ns RP LTSSM State: CONFIG.LINKWIDTH.START
# INFO: 7900 ns EP LTSSM State: CONFIG.LINKWIDTH.ACCEPT
# INFO: 8316 ns RP LTSSM State: CONFIG.LINKWIDTH.ACCEPT
# INFO: 8508 ns RP LTSSM State: CONFIG.LANENUM.WAIT
# INFO: 9004 ns EP LTSSM State: CONFIG.LANENUM.WAIT
# INFO: 9196 ns EP LTSSM State: CONFIG.LANENUM.ACCEPT
# INFO: 9356 ns RP LTSSM State: CONFIG.LANENUM.ACCEPT
# INFO: 9548 ns RP LTSSM State: CONFIG.COMPLETE
# INFO: 9964 ns EP LTSSM State: CONFIG.COMPLETE
# INFO: 11052 ns EP LTSSM State: CONFIG.IDLE
# INFO: 11276 ns RP LTSSM State: CONFIG.IDLE
# INFO: 11356 ns RP LTSSM State: L0
# INFO: 11580 ns EP LTSSM State: L0
```

Example 2-1 continued

```

## INFO: 12536 ns
# INFO: 15896 ns   EP PCI Express Link Status Register (1081):
# INFO: 15896 ns   Negotiated Link Width: x8
# INFO: 15896 ns   Slot Clock Config: System Reference Clock Used
# INFO: 16504 ns   RP LTSSM State: RECOVERY.RCVRLOCK
# INFO: 16840 ns   EP LTSSM State: RECOVERY.RCVRLOCK
# INFO: 17496 ns   EP LTSSM State: RECOVERY.RCVRCFG
# INFO: 18328 ns   RP LTSSM State: RECOVERY.RCVRCFG
# INFO: 20440 ns   RP LTSSM State: RECOVERY.SPEED
# INFO: 20712 ns   EP LTSSM State: RECOVERY.SPEED
# INFO: 21600 ns   EP LTSSM State: RECOVERY.RCVRLOCK
# INFO: 21614 ns   RP LTSSM State: RECOVERY.RCVRLOCK
# INFO: 22006 ns   RP LTSSM State: RECOVERY.RCVRCFG
# INFO: 22052 ns   EP LTSSM State: RECOVERY.RCVRCFG
# INFO: 22724 ns   EP LTSSM State: RECOVERY.IDLE
# INFO: 22742 ns   RP LTSSM State: RECOVERY.IDLE
# INFO: 22846 ns   RP LTSSM State: L0
# INFO: 22900 ns   EP LTSSM State: L0
# INFO: 23152 ns   Current Link Speed: 5.0GT/s
# INFO: 27936 ns   -----
# INFO: 27936 ns   TASK:dma_set_header READ
# INFO: 27936 ns   Writing Descriptor header
# INFO: 27976 ns   data content of the DT header
# INFO: 27976 ns
# INFO: 27976 ns   Shared Memory Data Display:
# INFO: 27976 ns   Address Data
# INFO: 27976 ns   -----
# INFO: 27976 ns   00000900 00000003 00000000 00000900 CAFEFADe
# INFO: 27976 ns   -----
# INFO: 27976 ns   TASK:dma_set_rclast
# INFO: 27976 ns   Start READ DMA : RC issues MWr (RCLast=0002)
# INFO: 27992 ns   -----
# INFO: 28000 ns   TASK:msi_poll   Polling MSI Address:07F0---> Data:FADE.....
# INFO: 28092 ns   TASK:rcmem_poll   Polling RC Address0000090C   current data (0000FADE)
expected data (00000002)
# INFO: 29592 ns   TASK:rcmem_poll   Polling RC Address0000090C   current data (00000000)
expected data (00000002)
# INFO: 31392 ns   TASK:rcmem_poll   Polling RC Address0000090C   current data (00000002)
expected data (00000002)
# INFO: 31392 ns   TASK:rcmem_poll   ---> Received Expected Data (00000002)
# INFO: 31440 ns   TASK:msi_poll   Received DMA Read MSI(0000) : B0FC
# INFO: 31448 ns   Completed DMA Read
# INFO: 31448 ns   -----
# INFO: 31448 ns   TASK:chained_dma_test
# INFO: 31448 ns   DMA: Write
# INFO: 31448 ns   -----
# INFO: 31448 ns   TASK:dma_wr_test
# INFO: 31448 ns   DMA: Write
# INFO: 31448 ns   -----
# INFO: 31448 ns   TASK:dma_set_wr_desc_data
# INFO: 31448 ns   -----
INFO: 31448 ns   TASK:dma_set_msi WRITE
# INFO: 31448 ns   Message Signaled Interrupt Configuration
# INFO: 1448 ns   msi_address (RC memory)= 0x07F0
# INFO: 31760 ns   msi_control_register = 0x00A5
# INFO: 32976 ns   msi_expected = 0xB0FD

```

Example 2-1 continued

```
# INFO: 32976 ns msi_capabilities address = 0x0050
# INFO: 32976 ns multi_message_enable = 0x0002
# INFO: 32976 ns msi_number = 0001
# INFO: 32976 ns msi_traffic_class = 0000
# INFO: 32976 ns -----
# INFO: 26416 ns TASK:chained_dma_test
# INFO: 26416 ns DMA: Read
# INFO: 26416 ns -----
# INFO: 26416 ns TASK:dma_rd_test
# INFO: 26416 ns -----
# INFO: 26416 ns TASK:dma_set_rd_desc_data
# INFO: 26416 ns -----
# INFO: 26416 ns TASK:dma_set_msi READ
# INFO: 26416 ns Message Signaled Interrupt Configuration
# INFO: 26416 ns msi_address (RC memory)= 0x07F0
# INFO: 26720 ns msi_control_register = 0x0084
# INFO: 27936 ns msi_expected = 0xB0FC
# INFO: 27936 ns msi_capabilities address = 0x0050
# INFO: 27936 ns multi_message_enable = 0x0002
# INFO: 27936 ns msi_number = 0000
# INFO: 27936 ns msi_traffic_class = 0000
# INFO: 32976 ns TASK:dma_set_header WRITE
# INFO: 32976 ns Writing Descriptor header
# INFO: 33016 ns data content of the DT header
# INFO: 33016 ns
# INFO: 33016 ns Shared Memory Data Display:
# INFO: 33016 ns Address Data
# INFO: 33016 ns -----
# INFO: 33016 ns 00000800 10100003 00000000 00000800 CAFEFAD E
# INFO: 33016 ns -----
# INFO: 33016 ns TASK:dma_set_rclast
# INFO: 33016 ns Start WRITE DMA : RC issues MWr (RCLast=0002)
# INFO: 33032 ns -----
# INFO: 33038 ns TASK:msi_poll Polling MSI Address:07F0---> Data:FADE.....
# INFO: 33130 ns TASK:rcmem_poll Polling RC Address0000080C current data (0000FADE)
expected data (00000002)
# INFO: 34130 ns TASK:rcmem_poll Polling RC Address0000080C current data (00000000)
expected data (00000002)
# INFO: 35910 ns TASK:msi_poll Received DMA Write MSI(0000) : B0FD
# INFO: 35930 ns TASK:rcmem_poll Polling RC Address0000080C current data (00000002)
expected data (00000002)
# INFO: 35930 ns TASK:rcmem_poll ---> Received Expected Data (00000002)
# INFO: 35938 ns -----
# INFO: 35938 ns Completed DMA Write
# INFO: 35938 ns -----
# INFO: 35938 ns TASK:check_dma_data
# INFO: 35938 ns Passed : 0644 identical dwords.
# INFO: 35938 ns -----
# INFO: 35938 ns TASK:downstream_loop
# INFO: 36386 ns Passed: 0004 same bytes in BFM mem addr 0x00000040 and 0x00000840
# INFO: 36826 ns Passed: 0008 same bytes in BFM mem addr 0x00000040 and 0x00000840
# INFO: 37266 ns Passed: 0012 same bytes in BFM mem addr 0x00000040 and 0x00000840
# INFO: 37714 ns Passed: 0016 same bytes in BFM mem addr 0x00000040 and 0x00000840
# INFO: 38162 ns Passed: 0020 same bytes in BFM mem addr 0x00000040 and 0x00000840
# INFO: 38618 ns Passed: 0024 same bytes in BFM mem addr 0x00000040 and 0x00000840
# INFO: 39074 ns Passed: 0028 same bytes in BFM mem addr 0x00000040 and 0x00000840
# INFO: 39538 ns Passed: 0032 same bytes in BFM mem addr 0x00000040 and 0x00000840
# INFO: 40010 ns Passed: 0036 same bytes in BFM mem addr 0x00000040 and 0x00000840
# INFO: 40482 ns Passed: 0040 same bytes in BFM mem addr 0x00000040 and 0x00000840
# SUCCESS: Simulation stopped due to successful completion!
```

Constrain the Design

The Quartus project directory for the chaining DMA design example is in `<working_dir>\top_examples\chaining_dma\`. Before compiling the design using the Quartus II software, you must apply appropriate design constraints, such as timing constraints. The Quartus II software automatically generates the constraint files when you generate the PCI Express IP core.

Table 2-6 describes these constraint files.

Table 2-6. Automatically Generated Constraints Files

Constraint Type	Directory	Description
General	<code><working_dir><variation>.tcl (top.tcl)</code>	This file includes various Quartus II constraints. In particular, it includes virtual pin assignments. Virtual pin assignments allow you to avoid making specific pin assignments for top-level signals while you are simulating and not yet ready to map the design to hardware.
Timing	<code><working_dir><variation>.sdc (top.sdc)</code>	This file is the Synopsys Design Constraints File (.sdc) which includes timing constraints.

If you want to do an initial compilation to check any potential issues without creating pin assignments for a specific board, you can do so after running the following two steps that constrain the chaining DMA design example:

1. To apply Quartus II constraint files, type the following commands at the Tcl console command prompt:

```
source ../../top.tcl ↵
```



To display the Quartus II Tcl Console, on the View menu, point to **Utility Windows** and click **Tcl Console**.

2. To add the Synopsys timing constraints to your design, complete the following steps:
 - a. On the Assignments menu, click **Settings**.
 - b. Under **Timing Analysis Settings**, click **TimeQuest Timing Analyzer**.
 - c. Under **SDC files to include in the project**, click **add**. Browse to your `<working_dir>` to add **top.sdc**.

Example 2-2 illustrates the Synopsys timing constraints.

Example 2-2. Synopsys Timing Constraints

```
derive_pll_clocks
derive_clock_uncertainty
create_clock -period "100 MHz" -name {refclk} {refclk}
set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks {
*div0*coreclkout}]
set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group
[get_clocks { *_hssi_pcie_hip* }] -group [get_clocks { *central_clk_div1* }]
```

```
<The following 4 additional constraints are for Stratix IV ES Silicon only>
set_multicycle_path -from [get_registers *delay_reg*] -to [get_registers *all_one*] -
hold -start 1
set_multicycle_path -from [get_registers *delay_reg*] -to [get_registers *all_one*] -
setup -start 2
set_multicycle_path -from [get_registers *align*chk_cnt*] -to [get_registers
*align*chk_cnt*] -hold -start 1
set_multicycle_path -from [get_registers *align*chk_cnt*] -to [get_registers
*align*chk_cnt*] -setup -start 2
```

Specify Device and Pin Assignments

If you want to download the design to a board, you must specify the device and pin assignments for the chaining DMA example design. To make device and pin assignments, follow these steps:

1. To select the device, on the Assignments menu, click **Device**.
2. In the **Family** list, select **Stratix IV (GT/GX/E)**.
3. Scroll through the **Available devices** to select **EP4SGX230KF40C2**.
4. To add pin assignments for the **EP4SGX230KF40C2** device, copy all the text included in `to` to the chaining DMA design example `.qsf` file,
`<working_dir>\top_examples\chaining_dma\top_example_chaining_top.qsf`.



The pin assignments provided in `to` are valid for the Stratix IV GX Development Board and the **EP4SGX230KF40C2** device. If you are using different hardware you must determine the correct pin assignments.

Example 2-3. Pin Assignments for the Stratix IV (EP4SGX230KF40C2) Development Board

```
set_location_assignment PIN_AK35 -to local_rstn_ext
set_location_assignment PIN_R32 -to pcie_rstn
set_location_assignment PIN_AN38 -to refclk
set_location_assignment PIN_AU38 -to rx_in0
set_location_assignment PIN_AR38 -to rx_in1
set_location_assignment PIN_AJ38 -to rx_in2
set_location_assignment PIN_AG38 -to rx_in3
set_location_assignment PIN_AE38 -to rx_in4
set_location_assignment PIN_AC38 -to rx_in5
set_location_assignment PIN_U38 -to rx_in6
set_location_assignment PIN_R38 -to rx_in7
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to free_100MHz -disable
```

Pin Assignments for the Stratix IV (EP4SGX230KF40C2) Development Board (continued)

```

set_location_assignment PIN_AT36 -to tx_out0
set_location_assignment PIN_AP36 -to tx_out1
set_location_assignment PIN_AH36 -to tx_out2
set_location_assignment PIN_AF36 -to tx_out3
set_location_assignment PIN_AD36 -to tx_out4
set_location_assignment PIN_AB36 -to tx_out5
set_location_assignment PIN_T36 -to tx_out6
set_location_assignment PIN_P36 -to tx_out7
set_location_assignment PIN_AB28 -to gen2_led
set_location_assignment PIN_F33 -to L0_led
set_location_assignment PIN_AK33 -to alive_led
set_location_assignment PIN_W28 -to comp_led
set_location_assignment PIN_R29 -to lane_active_led[0]
set_location_assignment PIN_AH35 -to lane_active_led[2]
set_location_assignment PIN_AE29 -to lane_active_led[3]
set_location_assignment PIN_AL35 -to usr_sw[0]
set_location_assignment PIN_AC35 -to usr_sw[1]
set_location_assignment PIN_J34 -to usr_sw[2]
set_location_assignment PIN_AN35 -to usr_sw[3]
set_location_assignment PIN_G33 -to usr_sw[4]
set_location_assignment PIN_K35 -to usr_sw[5]
set_location_assignment PIN_AG34 -to usr_sw[6]
set_location_assignment PIN_AG31 -to usr_sw[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to local_rstn_ext
set_instance_assignment -name IO_STANDARD "2.5 V" -to pcie_rstn
set_instance_assignment -name INPUT_TERMINATION OFF -to refclk
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to rx_in0
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to rx_in1
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to rx_in2
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to rx_in3
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to rx_in4
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to rx_in5
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to rx_in6
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to rx_in7
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to tx_out0
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to tx_out1
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to tx_out2
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to tx_out3
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to tx_out4
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to tx_out5
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to tx_out6
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to tx_out7
set_instance_assignment -name IO_STANDARD "2.5 V" -to usr_sw[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to usr_sw[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to usr_sw[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to usr_sw[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to usr_sw[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to usr_sw[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to usr_sw[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to usr_sw[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to
lane_active_led[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to
lane_active_led[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to
lane_active_led[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to L0_led
set_instance_assignment -name IO_STANDARD "2.5 V" -to alive_led
set_instance_assignment -name IO_STANDARD "2.5 V" -to comp_led

```


Pin Assignments for the Stratix IV (EP4SGX230KF40C2) Development Board (continued)

```
# Note reclk_free uses 100 MHz input
# On the S4GX Dev kit make sure that
#     SW4.5 = ON
#     SW4.6 = ON
set_instance_assignment -name IO_STANDARD LVDS -to free_100MHz
set_location_assignment PIN_AV22 -to free_100MHz
```

Specify QSF Constraints

This section describes two additional constraints to improve performance in specific cases.

- Constraints for Stratix IV GX ES silicon—add the following constraint to your `.qsf` file:

```
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to
*wire_central_clk_div*_coreclkout
```

This constraint aligns the PIPE clocks (`core_clk_out`) from each quad to reduce clock skew in $\times 8$ variants.

- Constraints for design running at frequencies higher than 250 MHz:

```
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ON
```

This constraint improves performance for designs in which asynchronous signals in very fast clock domains cannot be distributed across the FPGA fast enough due to long global network delays. This optimization performs automatic pipelining of these signals, while attempting to minimize the total number of registers inserted.

Compile for the Design

To test your PCI Express IP core in hardware, your initial Quartus II compilation includes all of the directories shown in [Figure 2-4](#). After you have fully tested your customized design, you can exclude the testbench directory from the Quartus II compilation.

Complete the following steps to compile:

1. Ensure your preferred timing analyzer is selected. (**Assignments Menu** > **Settings** > **Timing Analysis**).
2. On the Processing menu, click **Start Compilation** to compile your design.

Reusing the Example Design

To use this example design as the basis of your own design, replace the endpoint application layer example shown in [Figure 2-5](#) with your own application layer design. Then, modify the BFM driver to generate the transactions needed to test your application layer.

This chapter describes the PCI Express Compiler IP core parameters, which you can set on the **Parameter Settings** tab.

System Settings

The first page of the **Parameter Settings** tab contains the parameters for the overall system settings. [Table 3–1](#) describes these settings.

Table 3–1. System Settings Parameters (Part 1 of 4)

Parameter	Value	Description
PCIe Core Type	PCI Express hard IP	The hard IP implementation uses embedded dedicated logic to implement the PCI Express protocol stack, including the physical layer, data link layer, and transaction layer.
	PCI Express soft IP	The soft IP implementation uses optimized PLD logic to implement the PCI Express protocol stack, including physical layer, data link layer, and transaction layer.
PCIe System Parameters		
PHY type	Custom	Allows all types of external PHY interfaces (except serial). The number of lanes can be $\times 1$ or $\times 4$. This option is only available for the soft IP implementation.
	Stratix II GX	Serial interface where Stratix II GX uses the Stratix II GX device family's built-in transceiver. Selecting this PHY allows only a serial PHY interface with the lane configuration set to Gen1 $\times 1$, $\times 4$, or $\times 8$.
	Stratix IV GX	Serial interface where Stratix IV GX uses the Stratix IV GX device family's built-in transceiver to support PCI Express Gen1 and Gen2 $\times 1$, $\times 4$, and $\times 8$. For designs that may target HardCopy IV GX, the HardCopy IV GX setting must be used even when initially compiling for Stratix IV GX devices. This procedure ensures that you only apply HardCopy IV GX compatible settings in the Stratix IV GX implementation.
	Stratix V GX	Serial interface where Stratix V GX uses the Stratix V GX device family's built-in transceiver to support PCI Express Gen1 and Gen2 $\times 1$, $\times 4$, and $\times 8$.
	Stratix V GX CVP	If you select this option, the Quartus II software places the PCI Express IP core in the location required for CvPCIe.
	Cyclone IV GX	Serial interface where Cyclone IV GX uses the Cyclone IV GX device family's built-in transceiver. Selecting this PHY allows only a serial PHY interface with the lane configuration set to Gen1 $\times 1$, $\times 2$, or $\times 4$.

Table 3-1. System Settings Parameters (Part 2 of 4)

Parameter	Value	Description
PHY Type (continued)	HardCopy IV GX	Serial interface where HardCopy IV GX uses the HardCopy IV GX device family's built-in transceiver to support PCI Express Gen1 and Gen2 $\times 1$, $\times 4$, and $\times 8$. For designs that may target HardCopy IV GX, the HardCopy IV GX setting must be used even when initially compiling for Stratix IV GX devices. This procedure ensures HardCopy IV GX compatible settings in the Stratix IV GX implementation. For Gen2 $\times 8$ variations, this procedure will set the RX Buffer and Retry Buffer to be only 8 KBytes which is the HardCopy IV GX compatible implementation.
	Arria GX	Serial interface where Arria GX uses the Arria GX device family's built-in transceiver. Selecting this PHY allows only a serial PHY interface with the lane configuration set to Gen1 $\times 1$ or $\times 4$.
	Arria II GX	Serial interface where Arria II GX uses the Arria II GX device family's built-in transceiver to support PCI Express Gen1 $\times 1$, $\times 4$, and $\times 8$.
	Arria II GZ	Serial interface where Arria II GZ uses the Arria II GZ device family's built-in transceiver to support PCI Express Gen1 $\times 1$, $\times 4$, and $\times 8$, Gen2 $\times 1$, Gen2 $\times 4$.
	TI XIO1100	TI XIO1100 uses an 8-bit DDR/SDR with a TXClk or a 16-bit SDR with a transmit clock PHY interface. Both of these options restrict the number of lanes to $\times 1$. This option is only available for the soft IP implementation.
	NXP PX1011A	Philips NPX1011A uses an 8-bit SDR with a TXClk and a PHY interface. This option restricts the number of lanes to $\times 1$. This option is only available for the soft IP implementation.
PHY interface	16-bit SDR, 16-bit SDR w/TXClk, 8-bit DDR, 8-bit DDR w/TXClk, 8-bit DDR/SDR w/TXClk, 8 bit SDR, 8-bit SDR w/TXClk, serial	Selects the specific type of external PHY interface based on the interface datapath width and clocking mode. Refer to Chapter 14, External PHYs for additional detail on specific PHY modes. The external PHY setting only applies to the soft IP implementation.
Configure transceiver block		Clicking this button brings up the ALTGX parameter editor allowing you to access a much greater subset of the transceiver parameters than was available in earlier releases. The parameters that you can access are different for the soft and hard IP versions of the PCI Express IP core and may change from release to release. For Arria II GX , Cyclone IV GX , Stratix II GX , and Stratix IV GX , refer to the " <i>Protocol Settings for PCI Express (PIPE)</i> " in the <i>ALTGX Transceiver Setup Guide</i> for an explanation of these settings. You do not need to change any of the PIPE PHY for Stratix V GX transceiver. To learn more about this IP core, refer to the " <i>PCI Express PIPE PHY IP User Guide</i> " in the <i>Altera Transceiver PHY IP Core User Guide</i> .
Lanes	$\times 1$, $\times 4$, $\times 8$	Specifies the maximum number of lanes supported. The $\times 8$ configuration is only supported in the MegaWizard Plug-In Manager flow for Stratix II GX and the hard IP implementations in the Arria II GX, HardCopy IV GX, and Stratix IV GX and devices.

Table 3–1. System Settings Parameters (Part 3 of 4)

Parameter	Value	Description
Xcvr ref_clk PHY pclk	100 MHz, 125 MHz	For Arria II GX, Cyclone IV GX, HardCopy IV GX, and Stratix IV GX , you can select either a 100 MHz or 125 MHz reference clock for Gen1 operation; Gen2 requires a 100 MHz clock. The Arria GX and Stratix II GX devices require a 100 MHz clock. If you use a PIPE interface (and the PHY type is not Arria GX, Arria II GX, Cyclone IV GX, HardCopy IV GX, Stratix II GX, or Stratix IV GX) the <code>refclk</code> is not required. For Custom and TI X101100 PHYs, the <code>PHY pclk</code> frequency is 125 MHz. For the NXP PX1011A PHY, the <code>pclk</code> value is 250 MHz.
Application Interface	64-bit Avalon-ST, 128-bit Avalon-ST, Descriptor/Data, Avalon-MM	Specifies the interface between the PCI Express transaction layer and the application layer. When using the MegaWizard Plug-In Manager flow, this parameter can be set to Avalon-ST or Descriptor/Data . Altera recommends the Avalon-ST option for all new designs. When using the SOPC Builder design flow this parameter is read-only and set to Avalon-MM . 128-bit Avalon-ST is only available when using the hard IP implementation.
Port type	Native Endpoint Legacy Endpoint Root Port	Specifies the port type. Altera recommends Native Endpoint for all new endpoint designs. Select Legacy Endpoint only when you require I/O transaction support for compatibility. The SOPC Builder design flow only supports Native Endpoint and the Avalon-MM interface to the user application. The Root Port option is available in the hard IP implementations. The endpoint stores parameters in the Type 0 configuration space which is outlined in Table 6–2 on page 6–2 . The root port stores parameters in the Type 1 configuration space which is outlined in Table 6–3 on page 6–3 .
PCI Express version	1.0A, 1.1, 2.0, 2.1	Selects the PCI Express specification with which the variation is compatible. Depending on the device that you select, the PCI Express hard IP implementation supports PCI Express versions 1.1, 2.0, and 2.1. The PCI Express soft IP implementation supports PCI Express versions 1.0a and 1.1
Application clock	62.5 MHz 125 MHz 250 MHz	Specifies the frequency at which the application interface clock operates. This frequency can only be set to 62.5 MHz or 125 MHz for Gen1 $\times 1$ variations. For all other variations this field displays the frequency of operation which is controlled by the number of lanes, application interface width and Max rate setting. Refer to Table 4–1 on page 4–4 for a list of the supported combinations.
Max rate	Gen 1 (2.5 Gbps) Gen 2 (5.0 Gbps)	Specifies the maximum data rate at which the link can operate. The Gen2 rate is only supported in the hard IP implementations. Refer to Table 3–1 for a complete list of Gen1 and Gen2 support in the hard IP implementation.

Table 3-1. System Settings Parameters (Part 4 of 4)

Parameter	Value	Description
Test out width	0, 9, 64, 128 or 512 bits	Indicates the width of the test_out signal. The following widths are possible: Hard IP test_out width: None, 9 bits, or 64 bits Soft IP x1 or x4 test_out width: None, 9 bits, or 512 bits Soft IP x8 test_out width: None, 9 bits, or 128 bits Most of these signals are reserved. Refer to Table 5-35 on page 5-59 for more information. Altera recommends the 64-bit width for the hard IP implementation.
PCIe reconfig	Enable/Disable	Enables reconfiguration of the hard IP PCI Express read-only configuration registers. This parameter is only available for the hard IP implementation.

Note to Table 3-1:

- (1) When you configure the ALT2GXB transceiver for an Arria GX device, the **Currently selected device family** entry is **Stratix II GX**. However you must make sure that any transceiver settings applied in the ALT2GX parameter editor are valid for Arria GX, otherwise errors will result during Quartus II compilation.

PCI Registers

The x1 and x4 IP cores support memory space BARs ranging in size from 128 bytes to the maximum allowed by a 32-bit or 64-bit BAR. The x8 IP cores support memory space BARs from 4 KBytes to the maximum allowed by a 32-bit or 64-bit BAR.

The x1 and x4 IP cores in legacy endpoint mode support I/O space BARs sized from 16 Bytes to 4 KBytes. The x8 IP core only supports I/O space BARs of 4 KBytes.

The SOPC Builder flow supports the following functionality:

- x1 and x4 lane width
- Native endpoint, with no support for:
 - I/O space BAR
 - 32-bit prefetchable memory
- 16 Tags
- 1 Message Signaled Interrupts (MSI)
- 1 virtual channel
- Up to 256 bytes maximum payload

In the SOPC Builder design flow, you can choose to allow SOPC Builder to automatically compute the BAR sizes and Avalon-MM base addresses or to enter the values manually. The Avalon-MM address is the translated base address corresponding to a BAR hit of a received request from PCI Express link. Altera recommends using the **Auto** setting. However, if you decide to enter the address translation entries, then you must avoid a conflict in address assignment when adding other components, making interconnections, and assigning base addresses in SOPC Builder. This process may take a few iterations between SOPC builder address assignment and MegaWizard address assignment to resolve address conflicts.

Table 3–2. PCI Registers (Part 1 of 2)

Parameter	Value	Description
PCI Base Address Registers (0x10, 0x14, 0x18, 0x1C, 0x20, 0x24)		
BAR Table (BAR0)	BAR type and size	BAR0 size and type mapping (I/O space (1), memory space). BAR0 and BAR1 can be combined to form a 64-bit prefetchable BAR. BAR0 and BAR1 can be configured separate as 32-bit non-prefetchable memories.) (2)
BAR Table (BAR1)	BAR type and size	BAR1 size and type mapping (I/O space (1), memory space). BAR0 and BAR1 can be combined to form a 64-bit prefetchable BAR. BAR0 and BAR1 can be configured separate as 32-bit non-prefetchable memories.)
BAR Table (BAR2) (3)	BAR type and size	BAR2 size and type mapping (I/O space (1), memory space). BAR2 and BAR3 can be combined to form a 64-bit prefetchable BAR. BAR2 and BAR3 can be configured separate as 32-bit non-prefetchable memories.) (2)
BAR Table (BAR3) (3)	BAR type and size	BAR3 size and type mapping (I/O space (1), memory space). BAR2 and BAR3 can be combined to form a 64-bit prefetchable BAR. BAR2 and BAR3 can be configured separate as 32-bit non-prefetchable memories.)
BAR Table (BAR4) (3)	BAR type and size	BAR4 size and type mapping (I/O space (1), memory space). BAR4 and BAR5 can be combined to form a 64-bit BAR. BAR4 and BAR5 can be configured separate as 32-bit non-prefetchable memories.) (2)
BAR Table (BAR5) (3)	BAR type and size	BAR5 size and type mapping (I/O space (1), memory space). BAR4 and BAR5 can be combined to form a 64-bit BAR. BAR4 and BAR5 can be configured separate as 32-bit non-prefetchable memories.)
BAR Table (EXP-ROM) (4)	Disable/Enable	Expansion ROM BAR size and type mapping (I/O space, memory space, non-prefetchable).
PCIe Read-Only Registers		
Device ID 0x000	0x0004	Sets the read-only value of the device ID register.
Subsystem ID 0x02C (3)	0x0004	Sets the read-only value of the subsystem device ID register.
Revision ID 0x008	0x01	Sets the read-only value of the revision ID register.
Vendor ID 0x000	0x1172	Sets the read-only value of the vendor ID register. This parameter can not be set to 0xFFFF per the PCI Express Specification.

Table 3–2. PCI Registers (Part 2 of 2)

Subsystem vendor ID 0x02C (3)	0x1172	Sets the read-only value of the subsystem vendor ID register. This parameter can not be set to 0xFFFF per the <i>PCI Express Base Specification 1.1 or 2.0</i> .
Class code 0x008	0xFF0000	Sets the read-only value of the class code register.
Base and Limit Registers		
Input/Output (5)	Disable 16-bit I/O addressing 32-bit I/O addressing	Specifies what address widths are supported for the IO base and IO limit registers.
Prefetchable memory (5)	Disable 32-bit I/O addressing 64-bit I/O addressing	Specifies what address widths are supported for the prefetchable memory base register and prefetchable memory limit register.

Notes to Table 3–2:

- (1) A prefetchable 64-bit BAR is supported. A non-prefetchable 64-bit BAR is not supported because in a typical system, the root port configuration register of type 1 sets the maximum non-prefetchable memory window to 32-bits.
- (2) The SOPC Builder flow does not support I/O space for BAR type mapping. I/O space is only supported for legacy endpoint port types.
- (3) Only available for EP designs which require the use of the Header type 0 PCI configuration register.
- (4) The SOPC Builder flow does not support the expansion ROM.
- (5) Only available for RP designs which require the use of the Header type 1 PCI configuration register.

Capabilities Parameters

The **Capabilities** page contains the parameters setting various capability properties of the IP core. These parameters are described in [Table 3–3](#). Some of these parameters are stored in the [Common Configuration Space Header](#). The byte offset within the [Common Configuration Space Header](#) indicates the parameter address.

 The **Capabilities** page that appears in SOPC Builder does not include the **Simulation Mode** and **Summary** tabs.

Table 3-3. Capabilities Parameters (Part 1 of 4)

Parameter	Value	Description
Device Capabilities 0x084		
Tags supported	4–256	<p>Indicates the number of tags supported for non-posted requests transmitted by the application layer. The following options are available:</p> <ul style="list-style-type: none"> Hard IP: 32 or 64 tags for ×1, ×4, and ×8 Soft IP: 4–256 tags for ×1 and ×4; 4–32 for ×8 SOPC Builder: 16 tags for ×1 and ×4 <p>This parameter sets the values in the Device Control register (0x088) of the PCI Express capability structure described in Table 6-7 on page 6-4.</p> <p>The transaction layer tracks all outstanding completions for non-posted requests made by the application. This parameter configures the transaction layer for the maximum number to track. The application layer must set the tag values in all non-posted PCI Express headers to be less than this value. Values greater than 32 also set the extended tag field supported bit in the configuration space device capabilities register. The application can only use tag numbers greater than 31 if configuration software sets the extended tag field enable bit of the device control register. This bit is available to the application as <code>cfg_devcsr[8]</code>.</p>
Implement completion timeout disable 0x0A8	On/Off	<p>This option is only selectable for PCI Express version 2.0 and higher root ports . For PCI Express version 2.0 and higher endpoints this option is forced to On. For PCI Express version 1.0a and 1.1 variations, this option is forced to Off. The timeout range is selectable. When On, the core supports the completion timeout disable mechanism via the PCI Express Device Control Register 2. The application layer logic must implement the actual completion timeout mechanism for the required ranges.</p>
Completion timeout range	Ranges A–D	<p>This option is only available for PCI Express version 2.0 and higher. It indicates device function support for the optional completion timeout programmability mechanism. This mechanism allows system software to modify the completion timeout value. This field is applicable only to root ports and endpoints that issue requests on their own behalf. Completion timeouts are specified and enabled via the Device Control 2 register (0x0A8) of the PCI Express Capability Structure Version 2.0 described in Table 6-8 on page 6-5. For all other functions this field is reserved and must be hardwired to 0x000b. Four time value ranges are defined:</p> <ul style="list-style-type: none"> Range A: 50 μs to 10 ms Range B: 10 ms to 250 ms Range C: 250 ms to 4 s Range D: 4 s to 64 s <p>Bits are set according to the table below to show timeout value ranges supported. 0x000b completion timeout programming is not supported and the function must implement a timeout value in the range 50 s to 50 ms. The following encodings are used to specify the range:</p>

Table 3-3. Capabilities Parameters (Part 2 of 4)

Parameter	Value	Description
Completion timeout range (continued)		0x0001b Range A 0x0010b Range B 0x0011b Ranges A and B 0x0110b Ranges B and C 0x0111b Ranges A, B, and C 0x1110b Ranges B, C and D 0x1111b Ranges A, B, C, and D This setting is not available for PCIe version 1.0. All other values are reserved. Altera recommends that the completion timeout mechanism expire in no less than 10 ms.
Error Reporting 0x800–0x834		
Implement advanced error reporting	On/Off	Implements the advanced error reporting (AER) capability.
Implement ECRC check	On/Off	Enables ECRC checking capability. Sets the read-only value of the ECRC check capable bit in the advanced error capabilities and control register. This parameter requires you to implement the advanced error reporting capability.
Implement ECRC generation	On/Off	Enables ECRC generation capability. Sets the read-only value of the ECRC generation capable bit in the advanced error capabilities and control register. This parameter requires you to implement the advanced error reporting capability.
Implement ECRC forwarding	On/Off	Available for hard IP implementation only. Forward ECRC to the application layer. On the Avalon-ST receive path, the incoming TLP contains the ECRC dword and the TD bit is set if an ECRC exists. On the Avalon-ST transmit path, the TLP from the application must contain the ECRC dword and have the TD bit set.
Parity	On/Off	If you turn this option On , the RX and TX datapaths are parity protected. This option is only available for Stratix V GX devices. Parity is even. Systems which do not support ECRC forwarding can alternatively use parity protection across the transaction and application layers to complement link CRC (LCRC) data checking. On the RX path from the data link layer, parity is generated before checking LCRC and is propagated to the application and transaction layers. On the TX path, you must generate parity across the entire width of the TX bus, either 64 or 128 bits, including unused bytes. Parity is checked after creating the LCRC in the data link layer.
MSI Capabilities 0x050–0x05C		
MSI messages requested	1, 2, 4, 8, 16, 32	Indicates the number of messages the application requests. Sets the value of the multiple message capable field of the message control register, 0x050[31:16]. The SOPC Builder design flow supports only 1 MSI.
MSI message 64-bit address capable	On/Off	Indicates whether the MSI capability message control register is 64-bit addressing capable. PCI Express native endpoints always support MSI 64-bit addressing.

Table 3-3. Capabilities Parameters (Part 3 of 4)

Parameter	Value	Description
Link Capabilities 0x090		
Link common clock	On/Off	Indicates if the common reference clock supplied by the system is used as the reference clock for the PHY. This parameter sets the read-only value of the slot clock configuration bit in the link status register.
Data link layer active reporting 0x094	On/Off	Turn this option on for a downstream port if the component supports the optional capability of reporting the DL_Active state of the Data Link Control and Management State Machine. For a hot-plug capable downstream port (as indicated by the Hot-Plug Capable field of the Slot Capabilities register), this option must be turned on. For upstream ports and components that do not support this optional capability, turn this option off .
Surprise down reporting	On/Off	When this option is on , a downstream port supports the optional capability of detecting and reporting the surprise down error condition.
Link port number	0x01	Sets the read-only values of the port number field in the link capabilities register.
Slot Capabilities 0x094		
Enable slot capability	On/Off	The slot capability is required for root ports if a slot is implemented on the port. Slot status is recorded in the PCI Express Capabilities register. Only valid for root port variants.
Slot capability register	0x00000000	<p>Defines the characteristics of the slot. You turn this option on by selecting Enable slot capability. The various bits are defined as follows:</p> <p>31 19 18 17 16 15 14 7 6 5 4 3 2 1 0</p> <p>Physical Slot Number</p> <p>No Command Completed Support Electromechanical Interlock Present Slot Power Limit Scale Slot Power Limit Value Hot-Plug Capable Hot-Plug Surprise Power Indicator Present Attention Indicator Present MRL Sensor Present Power Controller Present Attention Button Present</p>
MSI-X Capabilities (0x68, 0x6C, 0x70)		
Implement MSI-X	On/Off	The MSI-X functionality is only available in the hard IP implementation.
MSI-X Table size 0x068[26:16]	10:0	System software reads this field to determine the MSI-X Table size $\langle N \rangle$, which is encoded as $\langle N-1 \rangle$. For example, a returned value of 10'b00000000011 indicates a table size of 4. This field is read-only.
MSI-X Table Offset	31:3	Points to the base of the MSI-X Table. The lower 3 bits of the Table BIR are set to zero by software to form a 32-bit qword-aligned offset. This field is read-only.
MSI-X Table BAR Indicator BIR	$\langle 5-1 \rangle : 0$	Indicates which one of a function's Base Address registers, located beginning at 0x10 in configuration space, is used to map the MSI-X table into memory space. This field is read-only. Depending on BAR settings, from 2 to BARs are available.

Table 3-3. Capabilities Parameters (Part 4 of 4)

Parameter	Value	Description
Pending Bit Array (PBA)		
Offset	31:3	Used as an offset from the address contained in one of the function's Base Address registers to point to the base of the MSI-X PBA. The lower 3 bits of the PBA BIR are set to zero by software to form a 32-bit qword-aligned offset. This field is read-only.
BAR Indicator (BIR)	<5-1>:0	Indicates which of a function's Base Address registers, located beginning at 0x10 in configuration space, is used to map the function's MSI-X PBA into memory space. This field is read-only.

Note to **Table 3-3**:

- (1) Throughout *The PCI Express User Guide*, the terms word, dword and qword have the same meaning that they have in the *PCI Express Base Specification Revision 1.0a, 1.1, 2.0 or 2.1*. A word is 16 bits, a dword is 32 bits, and a qword is 64 bits.

Buffer Setup

The **Buffer Setup** page contains the parameters for the receive and retry buffers.

Table 3-4 describes the parameters you can set on this page.

Table 3-4. Buffer Setup Parameters (Part 1 of 3)

Parameter	Value	Description
Maximum payload size 0x084	128 bytes, 256 bytes, 512 bytes, 1 KByte, 2 KBytes	Specifies the maximum payload size supported. This parameter sets the read-only value of the max payload size supported field of the device capabilities register (0x084[2:0]) and optimizes the IP core for this size payload. The SOPC Builder design flow supports only maximum payload sizes of 128 bytes and 256 bytes. The maximum payload size varies for different devices.
Number of virtual channels 0x104	1-2	Specifies the number of virtual channels supported. This parameter sets the read-only extended virtual channel count field of port virtual channel capability register 1 and controls how many virtual channel transaction layer interfaces are implemented. The number of virtual channels supported depends upon the configuration, as follows: Hard IP: 1-2 channels for Stratix IV GX devices, 1 channel for Arria II GX, Cyclone IV GX, and Stratix V GX devices Soft IP: 2 channels SOPC Builder: 1 channel
Number of low-priority VCs 0x104	None, 1	Specifies the number of virtual channels in the low-priority arbitration group. The virtual channels numbered less than this value are low priority. Virtual channels numbered greater than or equal to this value are high priority. Refer to "Transmit Virtual Channel Arbitration" on page 4-10 for more information. This parameter sets the read-only low-priority extended virtual channel count field of the port virtual channel capability register 1.
Auto configure retry buffer size	On/Off	Controls automatic configuration of the retry buffer based on the maximum payload size. For the hard IP implementation, this is set to On .
Retry buffer size	256 Bytes- 16 KBytes (powers of 2)	Sets the size of the retry buffer for storing transmitted PCI Express packets until acknowledged. This option is only available if you do not turn on Auto configure retry buffer size . The hard IP retry buffer is fixed at 4 KBytes for Arria II GX and Cyclone IV GX devices, at 16 KBytes for Stratix IV GX devices, and at 8 KBytes for Stratix V GX devices.

Table 3-4. Buffer Setup Parameters (Part 2 of 3)

Parameter	Value	Description
Maximum retry packets	4-256 (powers of 2)	Set the maximum number of packets that can be stored in the retry buffer. For the hard IP implementation this parameter is set to 64 .
Desired performance for received requests	Maximum, High, Medium, Low	<p>Low—Provides the minimal amount of space for desired traffic. Select this option when the throughput of the received requests is not critical to the system design. This setting minimizes the device resource utilization.</p> <p>Because the Arria II GX and Stratix IV hard IP have a fixed RX Buffer size, the choices for this parameter are limited to a subset of these values. For Max payload size of 512 bytes or less, the only available value is Maximum. For Max payload size of 1 KBytes or 2 KBytes a tradeoff has to be made between how much space is allocated to requests versus completions. At 1 KByte and 2 KByte Max payload size, selecting a lower value for this setting forces a higher setting for the Desired performance for received completions.</p> <p>Note that the read-only values for header and data credits update as you change this setting.</p> <p>For more information, refer to Chapter 11, Flow Control. This analysis explains how the Maximum payload size and Desired performance for received completions that you choose affect the allocation of flow control credits.</p>
Desired performance for received completions	Maximum, High, Medium, Low	<p>Specifies how to configure the RX buffer size and the flow control credits:</p> <p>Maximum—Provides additional space to allow for additional external delays (link side and application side) and still allows full throughput. If you need more buffer space than this parameter supplies, select a larger payload size and this setting. The maximum setting increases the buffer size and slightly increases the number of logic elements (LEs), to support a larger payload size than is used. This is the default setting for the hard IP implementation.</p> <p>Medium—Provides a moderate amount of space for received completions. Select this option when the received completion traffic does not need to use the full link bandwidth, but is expected to occasionally use short bursts of maximum sized payload packets.</p> <p>Low—Provides the minimal amount of space for received completions. Select this option when the throughput of the received completions is not critical to the system design. This is used when your application is never expected to initiate read requests on the PCI Express links. Selecting this option minimizes the device resource utilization.</p> <p>For the hard IP implementation, this parameter is not directly adjustable. The value set is derived from the values of Max payload size and the Desired performance for received requests parameter.</p> <p>For more information, refer to Chapter 11, Flow Control. This analysis explains how the Maximum payload size and Desired performance for received completions that you choose affects the allocation of flow control credits.</p>

Table 3-4. Buffer Setup Parameters (Part 3 of 3)

Parameter	Value	Description
RX Buffer Space Allocation (per VC)	Read-Only table	<p>Shows the credits and space allocated for each flow-controllable type, based on the RX buffer size setting. All virtual channels use the same RX buffer space allocation.</p> <p>The table does not show non-posted data credits because the IP core always advertises infinite non-posted data credits and automatically has room for the maximum number of dwords of data that can be associated with each non-posted header.</p> <p>The numbers shown for completion headers and completion data indicate how much space is reserved in the RX buffer for completions. However, infinite completion credits are advertised on the PCI Express link as is required for endpoints. It is up to the application layer to manage the rate of non-posted requests to ensure that the RX buffer completion space does not overflow. The hard IP RX buffer is fixed at 16 KBytes for Stratix IV GX devices and 4 KBytes for Arria II GX devices.</p>

Power Management

The **Power Management** page contains the parameters for setting various power management properties of the IP core.



The **Power Management** page in the SOPC Builder flow does not include **Simulation Mode** and **Summary** tabs.

Table 3-5 describes the parameters you can set on this page.

Table 3-5. Power Management Parameters (Part 1 of 2)

Parameter	Value	Description
L0s Active State Power Management (ASPM)		
Idle threshold for L0s entry	256 ns–8,192 ns (in 256 ns increments)	This design parameter indicates the idle threshold for L0s entry. This parameter specifies the amount of time the link must be idle before the transmitter transitions to L0s state. The PCI Express specification states that this time should be no more than 7 μ s, but the exact value is implementation-specific. If you select the Arria GX , Arria II GX , Cyclone IV GX , Stratix II GX , Stratix IV GX , or Stratix V GX PHY, this parameter is disabled and set to its maximum value. If you are using an external PHY, consult the PHY vendor's documentation to determine the correct value for this parameter.
Endpoint L0s acceptable latency	< 64 ns – > 4 μs	This design parameter indicates the acceptable endpoint L0s latency for the device capabilities register. Sets the read-only value of the endpoint L0s acceptable latency field of the device capabilities register (0x084). This value should be based on how much latency the application layer can tolerate. This setting is disabled for root ports.

Table 3-5. Power Management Parameters (Part 2 of 2)

Parameter	Value	Description
Number of fast training sequences (N_FTS)		
Common clock	Gen1: 0–255 Gen2: 0–255	Indicates the number of fast training sequences needed in common clock mode. The number of fast training sequences required is transmitted to the other end of the link during link initialization and is also used to calculate the L0s exit latency field of the device capabilities register (0x084). If you select the Arria GX, Arria II GX, Stratix II GX, Stratix IV GX or Stratix V GX PHY, this parameter is disabled and set to its maximum value. If you are using an external PHY, consult the PHY vendor's documentation to determine the correct value for this parameter.
Separate clock	Gen1: 0–255 Gen2: 0–255	Indicates the number of fast training sequences needed in separate clock mode. The number of fast training sequences required is transmitted to the other end of the link during link initialization and is also used to calculate the L0s exit latency field of the device capabilities register (0x084). If you select the Arria GX, Arria II GX, Stratix II GX, Stratix IV GX or Stratix V GX PHY, this parameter is disabled and set to its maximum value. If you are using an external PHY, consult the PHY vendor's documentation to determine the correct value for this parameter.
Electrical idle exit (EIE) before FTS	3:0	Sets the number of EIE symbols sent before sending the N_FTS sequence. Legal values are 4–8. N_FTS is disabled for Arria II GX and Stratix IV GX devices pending device characterization.
L1s Active State Power Management (ASPM)		
Enable L1 ASPM	On/Off	Sets the L1 active state power management support bit in the link capabilities register (0x08C). If you select the Arria GX, Arria II GX, Cyclone IV GX, Stratix II GX, Stratix IV GX or Stratix V GX PHY, this option is turned off and disabled.
Endpoint L1 acceptable latency	< 1 μs to > 64 μs	This value indicates the acceptable latency that an endpoint can withstand in the transition from the L1 to L0 state. It is an indirect measure of the endpoint's internal buffering. This setting is disabled for root ports. Sets the read-only value of the endpoint L1 acceptable latency field of the device capabilities register. It provides information to other devices which have turned On the Enable L1 ASPM option. If you select the Arria GX, Arria II GX, Cyclone IV GX, Stratix II GX, Stratix IV GX or Stratix V GX PHY, this option is turned off and disabled.
L1 Exit Latency Common clock	< 1 μs to > 64 μs	Indicates the L1 exit latency for the separate clock. Used to calculate the value of the L1 exit latency field of the device capabilities register (0x084). If you select the Arria GX, Arria II GX, Cyclone IV GX, Stratix II GX, Stratix IV GX or Stratix V GX PHY this parameter is disabled and set to its maximum value. If you are using an external PHY, consult the PHY vendor's documentation to determine the correct value for this parameter.
L1 Exit Latency Separate clock	< 1 μs to > 64 μs	Indicates the L1 exit latency for the common clock. Used to calculate the value of the L1 exit latency field of the device capabilities register (0x084). If you select the Arria GX, Arria II GX, Cyclone IV GX, Stratix II GX, Stratix IV GX or Stratix V GX PHY, this parameter is disabled and set to its maximum value. If you are using an external PHY, consult the PHY vendor's documentation to determine the correct value for this parameter.

Avalon-MM Configuration

The **Avalon Configuration** page contains parameter settings for the PCI Express Avalon-MM bridge, available only in the SOPC Builder design flow. [Table 3-6](#) describes the parameters on the **Avalon Configuration** page.

Table 3-6. Avalon Configuration Settings (Part 1 of 2)

Parameter	Value	Description
Avalon Clock Domain	Use PCIe core clock, Use separate clock	<p>Allows you to specify one or two clock domains for your application and the PCI Express IP core. The single clock domain is higher performance because it avoids the clock crossing logic that separate clock domains require.</p> <p>Use PCIe core clock—In this mode, the PCI Express IP core provides a clock output, <code>clk125_out</code>, to be used as the single clock for the PCI Express IP core and the SOPC Builder system.</p> <p>Use separate clock—In this mode, the protocol layers of the PCI Express IP core operate on an internally generated clock. The PCI Express IP core exports <code>clk125_out</code>; however, this clock is not visible to SOPC Builder and cannot drive SOPC Builder components. The Avalon-MM bridge logic of the PCI Express IP core operates on a different clock specified using SOPC Builder.</p>
PCIe Peripheral Mode	Requester/Completer,	<p>Specifies if the PCI Express component is capable of sending requests to the upstream PCI Express devices.</p> <p>Requester/Completer—Enables the PCI Express IP core to send request packets on the PCI Express TX link as well as receiving request packets on the PCI Express RX link.</p>
PCIe Peripheral Mode (continued)	Completer-Only, Completer-Only single dword	<p>Completer-Only—In this mode, the PCI Express IP core can receive requests, but cannot send requests to PCI Express devices. However, it can transmit completion packets on the PCI Express TX link. This mode removes the Avalon-MM TX slave port and thereby reduces logic utilization. When selecting this option, you should also select Low for the Desired performance for received completions option on the Buffer Setup page to minimize the device resources consumed. Completer-Only is only available in devices that include hard IP implementation.</p>
Address translation table configuration	Dynamic translation table, Fixed translation table	<p>Sets Avalon-MM-to-PCI Express address translation scheme to dynamic or fixed.</p> <p>Dynamic translation table—Enables application software to write the address translation table contents using the control register access slave port. On-chip memory stores the table. Requires that the Avalon-MM CRA Port be enabled. Use several address translation table entries to avoid updating a table entry before outstanding requests complete.</p> <p>Fixed translation table—Configures the address translation table contents to hardwired fixed values at the time of system generation.</p>

Table 3-6. Avalon Configuration Settings (Part 2 of 2)

Parameter	Value	Description
Address translation table size		Sets Avalon-MM-to-PCI Express address translation windows and size.
Number of address pages	1, 2, 4, 8, 16	Specifies the number of PCI Express base address pages of memory that the bridge can access. This value corresponds to the number of entries in the address translation table. The Avalon address range is segmented into one or more equal-sized pages that are individually mapped to PCI Express addresses. Select the number and size of the address pages. If you select a dynamic translation table , use several address translation table entries to avoid updating a table entry before outstanding requests complete.
Size of address pages	1 MByte–2 GBytes	Specifies the size of each PCI Express memory segment accessible by the bridge. This value is common for all address translation entries.
Fixed Address Translation Table Contents		Specifies the type and PCI Express base addresses of memory that the bridge can access. The upper bits of the Avalon-MM address are replaced with part of a specific entry. The MSBs of the Avalon-MM address, used to index the table, select the entry to use for each request. The values of the lower bits (as specified in the size of address pages parameter) entered in this table are ignored. Those lower bits are replaced by the lower bits of the incoming Avalon-MM addresses.
PCIe base address	32-bit 64-bit	
Type	32-bit Memory 64-bit Memory	
Avalon-MM CRA port	Enable Disable	Allows read/write access to bridge registers from Avalon using a specialized slave port. Disabling this option disallows read/write access to bridge registers.

This chapter describes the architecture of the PCI Express Compiler. For the hard IP implementation, you can design an endpoint using the Avalon-ST interface or Avalon-MM interface, or a root port using the Avalon-ST interface. For the soft IP implementation, you can design an endpoint using the Avalon-ST, Avalon-MM or Descriptor/Data interface. All configurations contain a transaction layer, a data link layer, and a PHY layer with the following functions:

- *Transaction Layer*—The transaction layer contains the configuration space, which manages communication with the application layer: the receive and transmit channels, the receive buffer, and flow control credits. You can choose one of the following two options for the application layer interface from the MegaWizard Plug-In Manager design flow:

- Avalon-ST Interface
- Descriptor/Data Interface (not recommended for new designs)

You can choose the Avalon-MM interface from the SOPC Builder flow.


- *Data Link Layer*—The data link layer, located between the physical layer and the transaction layer, manages packet transmission and maintains data integrity at the link level. Specifically, the data link layer performs the following tasks:
 - Manages transmission and reception of data link layer packets
 - Generates all transmission cyclical redundancy code (CRC) values and checks all CRCs during reception
 - Manages the retry buffer and retry mechanism according to received ACK/NAK data link layer packets
 - Initializes the flow control mechanism for data link layer packets and routes flow control credits to and from the transaction layer
- *Physical Layer*—The physical layer initializes the speed, lane numbering, and lane width of the PCI Express link according to packets received from the link and directives received from higher layers.



PCI Express soft IP endpoints comply with the *PCI Express Base Specification 1.0a, or 1.1*. The PCI Express hard IP endpoint and root port comply with the *PCI Express Base Specification 1.1. 2.0, or 2.1*.

Figure 4–1 broadly describes the roles of each layer of the PCI Express IP core.

Figure 4–1. IP core PCI Express Layers




This chapter provides an overview of the architecture of the Altera PCI Express IP core. It includes the following sections:

- [Application Interfaces](#)
- [Transaction Layer](#)
- [Data Link Layer](#)
- [Physical Layer](#)
- [PCI Express Avalon-MM Bridge](#)
- [Completer Only PCI Express Endpoint Single DWord](#)

Application Interfaces

You can generate the PCI Express IP core with the following application interfaces:

- [Avalon-ST Application Interface](#)
- [Avalon-MM Interface](#)


 The [Appendix B](#) describes the Descriptor/Data interface

Avalon-ST Application Interface

You can create a PCI Express root port or endpoint using the MegaWizard Plug-In Manager to specify the Avalon-ST interface. It includes a PCI Express Avalon-ST adapter module in addition to the three PCI Express layers.

The PCI Express Avalon-ST adapter maps PCI Express transaction layer packets (TLPs) to the user application RX and TX busses. Figure 4-2 illustrates this interface.

Figure 4-2. IP core with PCI Express Avalon-ST Interface Adapter



Note to Figure 4-2:

(1) Stratix V devices do not require the adapter module.

Figure 4-3 and Figure 4-4 illustrate the hard and soft IP implementations of the PCI Express IP core. In both cases the adapter maps the user application Avalon-ST interface to PCI Express TLPs. The hard IP and soft IP implementations differ in the following respects:

- The hard IP implementation includes dedicated clock domain crossing logic between the PHYMAC and data link layers. In the soft IP implementation you can specify one or two clock domains for the IP core.

- The hard IP implementation includes the following interfaces to access the configuration space registers:
 - The LMI interface
 - The Avalon-MM PCIe reconfig bus which can access any read-only configuration space register
 - In root port configuration, you can also access the configuration space registers with a configuration type TLP using the Avalon-ST interface. A type 0 configuration TLP is used to access the RP configuration space registers, and a type 1 configuration TLP is used to access the configuration space registers of downstream nodes, typically endpoints on the other side of the link.

Figure 4-3. PCI Express Hard IP Implementation with Avalon-ST Interface to User Application




Figure 4-4. PCI Express Soft IP Implementation with Avalon-ST Interface to User Application




Table 4-1 provides the application clock frequencies for the hard IP and soft IP implementations. As this table indicates, the Avalon-ST interface can be either 64 or 128 bits for the hard IP implementation. For the soft IP implementation, the Avalon-ST interface is 64 bits.

Table 4-1. Application Clock Frequencies

Hard IP Implementation—Stratix V GX		
Lanes	Gen1	Gen2
×1	125 MHz @ 64 bits	125 MHz @ 64 bits
×4	125 MHz @ 64 bits	250 MHz @ 64 bits or 125 MHz @ 128 bits
×8	250 MHz @ 64 bits or 125 MHz @ 128 bits	250 MHz @ 128 bits
Hard IP Implementation—Stratix IV GX, Hardcopy IV GX, and Stratix V GX/GS		
Lanes	Gen1	Gen2
×1	62.5 MHz @ 64 bits or 125 MHz @ 64 bits	125 MHz @ 64 bits
×4	125 MHz @ 64 bits	250 MHz @ 64 bits or 125 MHz @ 128 bits
×8	250 MHz @ 64 bits or 125 MHz @ 128 bits	250 MHz @ 128 bits
Hard IP Implementation—Arria II GX		
Lanes	Gen1	Gen2
×1	62.5 MHz @ 64 bits or 125 MHz @ 64 bits	125 MHz @ 64 bits
×4	125 MHz @ 64 bits	125 MHz @ 128 bits
×8	125 MHz @ 128 bits	—
Hard IP Implementation—Arria II GZ		
Lanes	Gen1	Gen2
×1	125 MHz @ 64 bits	—
×4	125 MHz @ 64 bits	—
×8	125 MHz @ 128 bits	—
Hard IP Implementation—Cyclone IV GX		
Lanes	Gen1	Gen2
×1	62.5 MHz @ 64 bits or 125 MHz @ 64 bits	—
×2	125 MHz @ 64 bits	—
×4	125 MHz @ 64 bits	—
Soft IP Implementation		
Lanes	Gen1	Gen2
×1	62.5 MHz @ 64 bits or 125 MHz @ 64 bits	—
×4	125 MHz @ 64 bits	—
×8	250 MHz @ 64 bits	—

The following sections introduce the functionality of the interfaces shown in Figure 4-3 and Figure 4-4. For more detailed information, refer to “64-, 128-, or 256-Bit Avalon-ST RX Port” on page 5-7 and “64-, 128-, or 256-Bit Avalon-ST TX Port” on page 5-13.

RX Datapath

The RX datapath transports data from the transaction layer to the Avalon-ST interface. A FIFO buffers the RX data from the transaction layer until the streaming interface accepts it. The adapter autonomously acknowledges all packets it receives from the PCI Express IP core. The `rx_abort` and `rx_retry` signals of the transaction layer interface are not used. Masking of non-posted requests is partially supported. Refer to the description of the `rx_st_mask<n>` signal for further information about masking.

The Avalon-ST RX datapath has a latency range of 3 to 6 `pld_clk` cycles.

TX Datapath—Arria II GX, Arria II GZ, Cyclone IV GX, HardCopy IV GX, and Stratix IV GX

The TX datapath transports data from the application's Avalon-ST interface to the transaction layer. A FIFO buffers the Avalon-ST data until the transaction layer accepts it for Arria II GX, Arria II GZ, Cyclone IV GX, HardCopy IV GX, and Stratix IV GX, devices in the hard IP implementation.

If required, TLP ordering should be implemented by the application layer. The TX datapath provides a TX credit (`tx_cred`) vector which reflects the number of credits available. Note that for non-posted requests, this vector accounts for credits pending in the Avalon-ST adapter. For example, if the `tx_cred` value is 5, the application layer has 5 credits available to it. For completions and posted requests, the `tx_cred` vector reflects the credits available in the transaction layer of the PCI Express IP core. For example, for completions and posted requests, if `tx_cred` is 5, the actual credits available to the application is $(5 - \text{the number of credits in the adaptor})$. You must account for completion and posted credits which may be pending in the Avalon-ST adapter. You can use the read and write FIFO pointers and the FIFO empty flag to track packets as they are popped from the adaptor FIFO and transferred to the transaction layer.

TLP Reordering—Arria II GX, HardCopy IV GX, and Stratix IV GX Devices

For Arria II GX, HardCopy IV GX, and Stratix IV GX devices, applications that use the non-posted `tx_cred` signal must never send more packets than `tx_cred` allows. While the IP core always obeys PCI Express flow control rules, the behavior of the `tx_cred` signal itself is unspecified if the credit limit is violated. When evaluating `tx_cred`, the application must take into account TLPs that are in flight, and not yet reflected in `tx_cred`. The following is the recommended procedure. Note that in Step 3, the user exhausts `tx_cred` before waiting for more credits to free. This is a required step.

1. No TLPs have been issued by the application.
2. The application waits for `tx_cred` to indicate that credits are available.
3. The application sends as many TLPs as are allowed by `tx_cred`. For example, if `tx_cred` indicates 3 credits of non-posted headers are available, the application sends 3 non-posted TLPs, then stops.
4. The application waits for the TLPs to cross the Avalon-ST TX interface.

5. The application waits at least 3 more clock cycles for `tx_cred` to reflect the consumed credits. `tx_cred` does not update with more credits until the current `tx_cred` allocation is exhausted.
6. Repeat from Step 2.



For Arria II GX, Arria II GZ, HardCopy IV GX, and Stratix IV GX devices, the value of the non-posted `tx_cred` represents that there are *at least* that number of credits available. The non-posted credits displayed may be less than what is actually available to the core.

The Avalon-ST TX datapath has a latency range of 3 to 6 `p1d_clk` cycles.

TX Datapath—Stratix V GX/GS

For Stratix V GX devices, the IP core provides the credit limit information as output signals. The application layer may track credits consumed and use the credit limit information to calculate the number of credits available. However, to enforce the PCI Express flow control protocol the IP core also checks the available credits before sending a request to the link, and if the application layer violates the available credits for a TLP it transmits, the IP core blocks that TLP and all future TLPs until credits become available. By tracking the credit consumed information and calculating the credits available, the application layer can optimize performance by selecting for transmission only TLPs that have credits available. Refer to [“Component Specific Signals for Stratix V” on page 5–16](#) for more information about the signals in this interface.

LMI Interface (Hard IP Only)

The LMI bus provides access to the PCI Express configuration space in the transaction layer. For more LMI details, refer to the [“LMI Signals—Hard IP Implementation” on page 5–40](#).

PCI Express Reconfiguration Block Interface (Hard IP Only)

The PCI Express reconfiguration bus allows you to dynamically change the read-only values stored in the configuration registers. For detailed information refer to the [“PCI Express Reconfiguration Block Signals—Hard IP Implementation” on page 5–41](#).

MSI (Message Signal Interrupt) Datapath

The MSI datapath contains the MSI boundary registers for incremental compilation. The interface uses the transaction layer's request–acknowledge handshaking protocol.

You use the TX FIFO empty flag from the TX datapath FIFO for TX/MSI synchronization. When the TX block application drives a packet to the Avalon-ST adapter, the packet remains in the TX datapath FIFO as long as the IP core throttles this interface. When it is necessary to send an MSI request after a specific TX packet, you can use the TX FIFO empty flag to determine when the IP core receives the TX packet.

For example, you may want to send an MSI request only after all TX packets are issued to the transaction layer. Alternatively, if you cannot interrupt traffic flow to synchronize the MSI, you can use a counter to count 16 writes (the depth of the FIFO) after a TX packet has been written to the FIFO (or until the FIFO goes empty) to ensure that the transaction layer interface receives the packet before issuing the MSI request. Figure 4-5 illustrates the Avalon-ST TX and MSI datapaths.




 Because the Stratix V devices do not include the adapter module, MSI synchronization is not necessary for Stratix V devices.

Figure 4-5. Avalon-ST TX and MSI Datapaths, Arria II GX, Cyclone IV GX, HardCopy IV GX, and Stratix IV GX Devices



Incremental Compilation


The IP core with Avalon-ST interface includes a fully registered interface between the user application and the PCI Express transaction layer. For the soft IP implementation, you can use incremental compilation to lock down the placement and routing of the PCI Express IP core with the Avalon-ST interface to preserve placement and timing while changes are made to your application.

 Incremental recompilation is not necessary for the PCI Express hard IP implementation. This implementation is fixed. All signals in the hard IP implementation are fully registered.

Avalon-MM Interface

The PCI Express endpoint which results from the SOPC Builder flow comprises a PCI Express Avalon-MM bridge that interfaces to hard IP implementation with a soft IP implementation of the transaction layer optimized for the Avalon-MM protocol.

Figure 4-6. PCI Express IP core with Avalon-MM Interface



The PCI Express Avalon-MM bridge provides an interface between the PCI Express transaction layer and other SOPC Builder components across the system interconnect fabric.

Transaction Layer

The transaction layer sits between the application layer and the data link layer. It generates and receives transaction layer packets. Figure 4-7 illustrates the transaction layer of a component with two initialized virtual channels (VCs). The transaction layer contains three general subblocks: the transmit datapath, the configuration space, and the receive datapath, which are shown with vertical braces in Figure 4-7 on page 4-10.




You can parameterize the Stratix IV GX IP core to include one or two virtual channels. The Arria II GX, Cyclone IV GX, and Stratix V GX implementations include a single virtual channel.

Tracing a transaction through the receive datapath includes the following steps:

1. The transaction layer receives a TLP from the data link layer.
2. The configuration space determines whether the transaction layer packet is well formed and directs the packet to the appropriate virtual channel based on traffic class (TC)/virtual channel (VC) mapping.
3. Within each virtual channel, transaction layer packets are stored in a specific part of the receive buffer depending on the type of transaction (posted, non-posted, and completion).

4. The transaction layer packet FIFO block stores the address of the buffered transaction layer packet.
5. The receive sequencing and reordering block shuffles the order of waiting transaction layer packets as needed, fetches the address of the priority transaction layer packet from the transaction layer packet FIFO block, and initiates the transfer of the transaction layer packet to the application layer.

Figure 4-7. Architecture of the Transaction Layer: Dedicated Receive Buffer per Virtual Channel



Tracing a transaction through the transmit datapath involves the following steps:

1. The IP core informs the application layer that sufficient flow control credits exist for a particular type of transaction. The IP core uses `tx_cred[21:0]` for the soft IP implementation and `tx_cred[35:0]` for the hard IP implementation. The application layer may choose to ignore this information.
2. The application layer requests a transaction layer packet transmission. The application layer must provide the PCI Express transaction and must be prepared to provide the entire data payload in consecutive cycles.
3. The IP core verifies that sufficient flow control credits exist, and acknowledges or postpones the request.
4. The transaction layer packet is forwarded by the application layer. The transaction layer arbitrates among virtual channels, and then forwards the priority transaction layer packet to the data link layer.

Transmit Virtual Channel Arbitration

For Stratix IV GX devices, the PCI Express IP core allows you to specify a high and low priority virtual channel as specified in Chapter 6 of the *PCI Express Base Specification 1.0a, 1.1 or 2.0*. You can use the settings on the **Buffer Setup** page, accessible from the **Parameter Settings** tab, to specify the number of virtual channels. Refer to “*Buffer Setup Parameters*” on page 3–10.

Configuration Space

The configuration space implements the following configuration registers and associated functions:

- Header Type 0 Configuration Space for Endpoints
- Header Type 1 Configuration Space for Root Ports
- PCI Power Management Capability Structure
- Message Signaled Interrupt (MSI) Capability Structure
- Message Signaled Interrupt-X (MSI-X) Capability Structure
- PCI Express Capability Structure
- Virtual Channel Capabilities

The configuration space also generates all messages (PME#, INT, error, slot power limit), MSI requests, and completion packets from configuration requests that flow in the direction of the root complex, except slot power limit messages, which are generated by a downstream port in the direction of the PCI Express link. All such transactions are dependent upon the content of the PCI Express configuration space as described in the *PCI Express Base Specification Revision 1.0a, 1.1, 2.0, or 2.1*.



Refer To “*Configuration Space Register Content*” on page 6–1 or Chapter 7 in the *PCI Express Base Specification 1.0a, 1.1 or 2.0* for the complete content of these registers.

Data Link Layer


The data link layer is located between the transaction layer and the physical layer. It is responsible for maintaining packet integrity and for communication (by data link layer packet transmission) at the PCI Express link level (as opposed to component communication by transaction layer packet transmission in the interconnect fabric).

The data link layer is responsible for the following functions:

- Link management through the reception and transmission of data link layer packets, which are used for the following functions:
 - To initialize and update flow control credits for each virtual channel
 - For power management of data link layer packet reception and transmission
 - To transmit and receive ACK/NACK packets
- Data integrity through generation and checking of CRCs for transaction layer packets and data link layer packets
- Transaction layer packet retransmission in case of NAK data link layer packet reception using the retry buffer
- Management of the retry buffer
- Link retraining requests in case of error through the LTSSM of the physical layer

Figure 4-8 illustrates the architecture of the data link layer.

Figure 4-8. Data Link Layer



The data link layer has the following subblocks:

- Data Link Control and Management State Machine—This state machine is synchronized with the physical layer's LTSSM state machine and is also connected to the configuration space registers. It initializes the link and virtual channel flow control credits and reports status to the configuration space. (Virtual channel 0 is initialized by default, as is a second virtual channel if it has been physically enabled and the software permits it.)
- Power Management—This function handles the handshake to enter low power mode. Such a transition is based on register values in the configuration space and received PM DLLPs.
- Data Link Layer Packet Generator and Checker—This block is associated with the data link layer packet's 16-bit CRC and maintains the integrity of transmitted packets.
- Transaction Layer Packet Generator—This block generates transmit packets, generating a sequence number and a 32-bit CRC. The packets are also sent to the retry buffer for internal storage. In retry mode, the transaction layer packet generator receives the packets from the retry buffer and generates the CRC for the transmit packet.
- Retry Buffer—The retry buffer stores transaction layer packets and retransmits all unacknowledged packets in the case of NAK DLLP reception. For ACK DLLP reception, the retry buffer discards all acknowledged packets.
- ACK/NAK Packets—The ACK/NAK block handles ACK/NAK data link layer packets and generates the sequence number of transmitted packets.
- Transaction Layer Packet Checker—This block checks the integrity of the received transaction layer packet and generates a request for transmission of an ACK/NAK data link layer packet.
- TX Arbitration—This block arbitrates transactions, basing priority on the following order:
 1. Initialize FC data link layer packet
 2. ACK/NAK data link layer packet (high priority)
 3. Update FC data link layer packet (high priority)
 4. PM data link layer packet
 5. Retry buffer transaction layer packet
 6. Transaction layer packet
 7. Update FC data link layer packet (low priority)
 8. ACK/NAK FC data link layer packet (low priority)

Physical Layer

The physical layer is the lowest level of the IP core. It is the layer closest to the link. It encodes and transmits packets across a link and accepts and decodes received packets. The physical layer connects to the link through a high-speed SERDES interface running at 2.5 Gbps for Gen1 implementations and at 2.5 or 5.0 Gbps for Gen2 implementations. Only the hard IP implementation supports the Gen2 rate.

The physical layer is responsible for the following actions:


- Initializing the link
- Scrambling/descrambling and 8B10B encoding/decoding of 2.5 Gbps (Gen1) or 5.0 Gbps (Gen2) per lane 8B10B
- Serializing and deserializing data

The hard IP implementation includes the following additional functionality:

- PIPE 2.0 Interface Gen1/Gen2: 8-bit@250/500 MHz (fixed width, variable clock)
- Auto speed negotiation (Gen2)
- Training sequence transmission and decode
- Hardware autonomous speed control
- Auto lane reversal

Figure 4-9 illustrates the physical layer architecture.

Figure 4-9. Physical Layer



The physical layer is subdivided by the PIPE Interface Specification into two layers (bracketed horizontally in Figure 4-9):

- Media Access Controller (MAC) Layer—The MAC layer includes the Link Training and Status state machine (LTSSM) and the scrambling/descrambling and multilane deskew functions.
- PHY Layer—The PHY layer includes the 8B10B encode/decode functions, elastic buffering, and serialization/deserialization functions.

The physical layer integrates both digital and analog elements. Intel designed the PIPE interface to separate the MAC from the PHY. The IP core is compliant with the PIPE interface, allowing integration with other PIPE-compliant external PHY devices.

Depending on the parameters you set in the parameter editor, the IP core can automatically instantiate a complete PHY layer when targeting the Arria II GX, Cyclone IV GX, HardCopy IV GX, Stratix II GX, Stratix IV GX or Stratix V GX devices.

The PHYMAC block is divided in four main sub-blocks:

- **MAC Lane**—Both the receive and the transmit path use this block.
 - On the receive side, the block decodes the physical layer packet (PLP) and reports to the LTSSM the type of TS1/TS2 received and the number of TS1s received since the LTSSM entered the current state. The LTSSM also reports the reception of FTS, SKIP and IDL ordered sets and the reception of eight consecutive D0.0 symbols.
 - On the transmit side, the block multiplexes data from the data link layer and the LTSTX sub-block. It also adds lane specific information, including the lane number and the force PAD value when the LTSSM disables the lane during initialization.
- **LTSSM**—This block implements the LTSSM and logic that tracks what is received and transmitted on each lane.
 - For transmission, it interacts with each MAC lane sub-block and with the LTSTX sub-block by asserting both global and per-lane control bits to generate specific physical layer packets.
 - On the receive path, it receives the PLPs reported by each MAC lane sub-block. It also enables the multilane deskew block and the delay required before the TX alignment sub-block can move to the recovery or low power state. A higher layer can direct this block to move to the recovery, disable, hot reset or low power states through a simple request/acknowledge protocol. This block reports the physical layer status to higher layers.
- **LTSTX (Ordered Set and SKP Generation)**—This sub-block generates the physical layer packet (PLP). It receives control signals from the LTSSM block and generates PLP for each lane of the core. It generates the same PLP for all lanes and PAD symbols for the link or lane number in the corresponding TS1/TS2 fields.

The block also handles the receiver detection operation to the PCS sub-layer by asserting predefined PIPE signals and waiting for the result. It also generates a SKIP ordered set at every predefined timeslot and interacts with the TX alignment block to prevent the insertion of a SKIP ordered set in the middle of packet.

- **Deskew**—This sub-block performs the multilane deskew function and the RX alignment between the number of initialized lanes and the 64-bit data path.

The multilane deskew implements an eight-word FIFO for each lane to store symbols. Each symbol includes eight data bits and one control bit. The FTS, COM, and SKP symbols are discarded by the FIFO; the PAD and IDL are replaced by D0.0 data. When all eight FIFOs contain data, a read can occur.

When the multilane lane deskew block is first enabled, each FIFO begins writing after the first COM is detected. If all lanes have not detected a COM symbol after 7 clock cycles, they are reset and the resynchronization process restarts, or else the RX alignment function recreates a 64-bit data word which is sent to the data link layer.

PCI Express Avalon-MM Bridge


The PCI Express Compiler configured using the SOPC Builder design flow uses the PCI Express Compiler's Avalon-MM bridge module to connect the PCI Express link to the system interconnect fabric. The bridge facilitates the design of PCI Express endpoints that include SOPC Builder components.

The full-featured PCI Express Avalon-MM bridge, shown in [Figure 4-10](#), provides three possible Avalon-MM ports: a bursting master, an optional bursting slave, and an optional non-bursting slave. The PCI Express Avalon-MM bridge comprises the following three modules:

- TX Slave Module—This optional 64-bit bursting, Avalon-MM dynamic addressing slave port propagates read and write requests of up to 4 KBytes in size from the system interconnect fabric to the PCI Express link. The bridge translates requests from the interconnect fabric to PCI Express request packets.
- RX Master Module—This 64-bit bursting Avalon-MM master port propagates PCI Express requests, converting them to bursting read or write requests to the system interconnect fabric.

- Control Register Access (CRA) Slave Module—This optional, 32-bit Avalon-MM dynamic addressing slave port provides access to internal control and status registers from upstream PCI Express devices and external Avalon-MM masters. Implementations that use MSI or dynamic address translation require this port.

Figure 4-10. PCI Express Avalon-MM Bridge



The PCI Express Avalon-MM bridge supports the following TLPs:

- Memory write requests

- Received downstream memory read requests of up to 512 bytes in size
- Transmitted upstream memory read requests of up to 256 bytes in size
- Completions



The PCI Express Avalon-MM bridge supports native PCI Express endpoints, but not legacy PCI Express endpoints. Therefore, the bridge does not support I/O space BARs and I/O space requests cannot be generated.

The bridge has the following additional characteristics:

- Type 0 and Type 1 vendor-defined incoming messages are discarded
- Completion-to-a-flush request is generated, but not propagated to the system interconnect fabric

Each PCI Express base address register (BAR) in the transaction layer maps to a specific, fixed Avalon-MM address range. You can use separate BARs to map to various Avalon-MM slaves connected to the RX Master port.

The following sections describe the modes of operation:

- [Avalon-MM-to-PCI Express Write Requests](#)
- [Avalon-MM-to-PCI Express Upstream Read Requests](#)
- [PCI Express-to-Avalon-MM Read Completions](#)
- [PCI Express-to-Avalon-MM Downstream Write Requests](#)
- [PCI Express-to-Avalon-MM Downstream Read Requests](#)
- [PCI Express-to-Avalon-MM Read Completions](#)
- [Avalon-MM-to-PCI Express Address Translation](#)
- [Generation of PCI Express Interrupts](#)
- [Generation of Avalon-MM Interrupts](#)

Avalon-MM-to-PCI Express Write Requests

The PCI Express Avalon-MM bridge accepts Avalon-MM burst write requests with a burst size of up to 4 KBytes at the Avalon-MM TX slave interface. It converts the write requests to one or more PCI Express write packets with 32- or 64-bit addresses based on the address translation configuration, the request address, and maximum payload size.

The Avalon-MM write requests can start on any address in the range defined in the PCI Express address table parameters. The bridge splits incoming burst writes that cross a 4 KByte boundary into at least two separate PCI Express packets. The bridge also considers the root complex requirement for maximum payload on the PCI Express side by further segmenting the packets if needed.

The bridge requires Avalon-MM write requests with a burst count of greater than one to adhere to the following byte enable rules:

- The Avalon-MM byte enable must be asserted in the first qword of the burst.
- All subsequent byte enables must be asserted until the deasserting byte enable.

- The Avalon-MM byte enable may deassert, but only in the last qword of the burst.



To improve PCI Express throughput, Altera recommends using an Avalon-MM burst master without any byte-enable restrictions.

Avalon-MM-to-PCI Express Upstream Read Requests

The PCI Express Avalon-MM bridge converts read requests from the system interconnect fabric to PCI Express read requests with 32-bit or 64-bit addresses based on the address translation configuration, the request address, and maximum read size.

The Avalon-MM TX slave interface can receive read requests with burst sizes of up to 4 KBytes sent to any address. However, the bridge limits read requests sent to the PCI Express link to a maximum of 256 bytes. Additionally, the bridge must prevent each PCI Express read request packet from crossing a 4 KByte address boundary. Therefore, the bridge may split an Avalon-MM read request into multiple PCI Express read packets based on the address and the size of the read request.

For Avalon-MM read requests with a burst count greater than one, all byte enables must be asserted. There are no restrictions on byte enable for Avalon-MM read requests with a burst count of one. An invalid Avalon-MM request can adversely affect system functionality, resulting in a completion with abort status set. An example of an invalid request is one with an incorrect address.

PCI Express-to-Avalon-MM Read Completions

The PCI Express Avalon-MM bridge returns read completion packets to the initiating Avalon-MM master in the issuing order. The bridge supports multiple and out-of-order completion packets.

PCI Express-to-Avalon-MM Downstream Write Requests

When the PCI Express Avalon-MM bridge receives PCI Express write requests, it converts them to burst write requests before sending them to the system interconnect fabric. The bridge translates the PCI Express address to the Avalon-MM address space based on the BAR hit information and on address translation table values configured during the IP core parameterization. Malformed write packets are dropped, and therefore do not appear on the Avalon-MM interface.

For downstream write and read requests, if more than one byte enable is asserted, the byte lanes must be adjacent. In addition, the byte enables must be aligned to the size of the read or write request.

PCI Express-to-Avalon-MM Downstream Read Requests

The PCI Express Avalon-MM bridge sends PCI Express read packets to the system interconnect fabric as burst reads with a maximum burst size of 512 bytes. The bridge converts the PCI Express address to the Avalon-MM address space based on the BAR hit information and address translation lookup table values. The address translation lookup table values are user configurable. Unsupported read requests generate a completer abort response.



PCIe IP cores using the Avalon-ST interface can handle burst reads up to the specified **Maximum Payload Size**.

As an example, [Table 4-2](#) gives the byte enables for 32-bit data.

Table 4-2. Valid Byte Enable Configurations

Byte Enable Value	Description
4'b1111	Write full 32 bits
4'b0011	Write the lower 2 bytes
4'b1100	Write the upper 2 bytes
4'b0001	Write byte 0 only
4'b0010	Write byte 1 only
4'b0100	Write byte 2 only
4'b1000	Write byte 3 only

Avalon-MM-to-PCI Express Read Completions

The PCI Express Avalon-MM bridge converts read response data from the external Avalon-MM slave to PCI Express completion packets and sends them to the transaction layer.


A single read request may produce multiple completion packets based on the **Maximum Payload Size** and the size of the received read request. For example, if the read is 512 bytes but the **Maximum Payload Size** 128 bytes, the bridge produces four completion packets of 128 bytes each. The bridge does not generate out-of-order completions. You can specify the **Maximum Payload Size** parameter on the Buffer Setup page of the MegaWizard Plug-In Manager interface. Refer to [“Buffer Setup Parameters”](#) on page 3-10.

PCI Express-to-Avalon-MM Address Translation

The PCI Express address of a received request packet is translated to the Avalon-MM address before the request is sent to the system interconnect fabric. This address translation proceeds by replacing the MSB bits of the PCI Express address with the value from a specific translation table entry; the LSB bits remain unchanged. The number of MSB bits to replace is calculated from the total memory allocation of all Avalon-MM slaves connected to the RX Master Module port. Six possible address

translation entries in the address translation table are configurable by the user or by SOPC Builder. Each entry corresponds to a PCI Express BAR. The BAR hit information from the request header determines the entry that is used for address translation. Figure 4–11 depicts the PCI Express Avalon-MM bridge address translation process.

Figure 4–11. PCI Express Avalon-MM Bridge Address Translation (Note 1)



Note to Figure 4–11:

(1) N is the number of pass-through bits (BAR specific). M is the number of Avalon-MM address bits. P is the number of PCI Express address bits (64/32)

The Avalon-MM RX master module port has an 8-byte datapath. This 8-byte wide datapath means that native address alignment Avalon-MM slaves that are connected to the RX master module port will have their internal registers at 8-byte intervals in the PCI Express address space. When reading or writing a native address alignment Avalon-MM Slave (such as the SOPC Builder DMA controller core) the PCI Express address should increment by eight bytes to access each successive register in the native address slave.

For more information, refer to the “Native Address Alignment and Dynamic Bus Sizing” section in the *System Interconnect Fabric for Memory-Mapped Interfaces* chapter in volume 4 of the *Quartus II Handbook*.

Avalon-MM-to-PCI Express Address Translation

The Avalon-MM address of a received request on the TX Slave Module port is translated to the PCI Express address before the request packet is sent to the transaction layer. This address translation process proceeds by replacing the MSB bits of the Avalon-MM address with the value from a specific translation table entry; the LSB bits remain unchanged. The number of MSB bits to be replaced is calculated based on the total address space of the upstream PCI Express devices that the PCI Express IP core can access.

The address translation table contains up to 512 possible address translation entries that you can configure. Each entry corresponds to a base address of the PCI Express memory segment of a specific size. The segment size of each entry must be identical. The total size of all the memory segments is used to determine the number of address MSB bits to be replaced. In addition, each entry has a 2-bit field, $S_p[1:0]$, that specifies 32-bit or 64-bit PCI Express addressing for the translated address. Refer to [Figure 4-12 on page 4-23](#). The most significant bits of the Avalon-MM address are used by the system interconnect fabric to select the slave port and are not available to the slave. The next most significant bits of the Avalon-MM address index the address translation entry to be used for the translation process of MSB replacement.

For example, if the core is configured with an address translation table with the following attributes:

- **Number of Address Pages—16**
- **Size of Address Pages—1 MByte**
- **PCI Express Address Size—64 bits**

then the values in [Figure 4-12](#) are:

- $N = 20$ (due to the 1 MByte page size)
- $Q = 16$ (number of pages)
- $M = 24$ (20 + 4 bit page selection)
- $P = 64$

In this case, the Avalon address is interpreted as follows:


- Bits [31:24] select the TX slave module port from among other slaves connected to the same master by the system interconnect fabric. The decode is based on the base addresses assigned in SOPC Builder.
- Bits [23:20] select the address translation table entry.
- Bits [63:20] of the address translation table entry become PCI Express address bits [63:20].
- Bits [19:0] are passed through and become PCI Express address bits [19:0].

The address translation table can be hardwired or dynamically configured at run time. When the IP core is parameterized for dynamic address translation, the address translation table is implemented in memory and can be accessed through the CRA slave module. This access mode is useful in a typical PCI Express system where address allocation occurs after BIOS initialization.

For more information about how to access the dynamic address translation table through the control register access slave, refer to the [“Avalon-MM-to-PCI Express Address Translation Table” on page 6-9](#).

Figure 4-12 depicts the Avalon-MM-to-PCI Express address translation process.

Figure 4-12. Avalon-MM-to-PCI Express Address Translation (Note 1) (2) (3) (4) (5)



Notes to Figure 4-12:

- (1) N is the number of pass-through bits.
- (2) M is the number of Avalon-MM address bits.
- (3) P is the number of PCI Express address bits.
- (4) Q is the number of translation table entries.
- (5) $SP[1:0]$ is the space indication for each entry.


Generation of PCI Express Interrupts

The PCI Express Avalon-MM bridge supports MSI or legacy interrupts. The complete only, single dword variant includes an interrupt generation module. For other variants using the Avalon-MM interface, interrupt support requires instantiation of the CRA slave module where the interrupt registers and control logic are implemented.

The RX master module port has an Avalon-MM interrupt ($RXmIrq_i$) input. Assertion of this signal or a PCI Express mailbox register write access sets a bit in the PCI Express interrupt status register and generates a PCI Express interrupt, if enabled. Software can enable the “PCI Express to Avalon-MM Interrupt Status and Enable Registers” by writing to the PCI Express “PCI Express to Avalon-MM Interrupt Enable Register Address: 0x3070” through the CRA slave. When the IRQ input is asserted, the IRQ vector is written to the “PCI Express to Avalon-MM Interrupt Status Register Address: 0x3060” on page 6-11, accessible by the CRA slave. Software reads this register and decides priority on servicing requested interrupts. After servicing the interrupt, software must clear the appropriate serviced interrupt status bit and ensure that no other interrupts are pending. For interrupts caused by “PCI Express to Avalon-MM Interrupt Status Register Address: 0x3060” mailbox writes, the status bits should be cleared in the “PCI Express to Avalon-MM Interrupt Status Register Address: 0x3060”. For interrupts due to the $RXmIrq_i$ signal, the interrupt status should be cleared in the other Avalon peripheral that sourced the interrupt. This sequence prevents interrupts from being lost during interrupt servicing.

Figure 4-13 shows the logic for the entire PCI Express interrupt generation process.

Figure 4-13. PCI Express Avalon-MM Interrupts



The PCI Express Avalon-MM bridge selects either MSI or legacy interrupts automatically based on the standard interrupt controls in the PCI Express configuration space registers. The Interrupt Disable bit, which is bit 10 of the Command register (Table 11-1) can be used to disable legacy interrupts. The MSI enable bit, which is bit 0 of the MSI Control Status register in the MSI capability shown in Table 11-3 on page 11-5, can be used to enable MSI interrupts. Only one type of interrupt can be enabled at a time.

Generation of Avalon-MM Interrupts

Generation of Avalon-MM interrupts requires the instantiation of the CRA slave module where the interrupt registers and control logic are implemented. The CRA slave port has an Avalon-MM Interrupt (*CraIrq_o*) output. A write access to an Avalon-MM mailbox register sets one of the *P2A_MAILBOX_INT<n>* bits in the “PCI Express to Avalon-MM Interrupt Status Register Address: 0x3060” on page 6-11 and asserts the *CraIrq_o* output, if enabled. Software can enable the interrupt by writing to the “PCI Express to Avalon-MM Interrupt Enable Register Address: 0x3070” on page 6-11 through the CRA slave. After servicing the interrupt, software must clear the appropriate serviced interrupt status bit in the PCI-Express-to-Avalon-MM interrupt status register and ensure that there is no other interrupt status pending.

Completer Only PCI Express Endpoint Single DWord


The completer only single dword endpoint is intended for applications that use PCI Express to perform simple read and write register accesses from a host CPU. The completer only single dword endpoint is available for SOPC Builder systems and includes an Avalon-MM interface to the application layer. This endpoint is not pipelined; at any time a single request can be outstanding.

The completer-only single dword endpoint supports the following requests:

- Read and write requests of a single dword (32 bits) from the root complex
- Completion with completer abort status generation for other types of non-posted requests
- INTX or MSI support with one interrupt source

Figure 4-14 shows a SOPC Builder system that includes a the PCI Express completer-only single dword IP core.

Figure 4-14. Design Including PCI Express Endpoint Completer Only Single DWord SOPC Builder Component



As this figure illustrates, the PCI Express IP core links to a PCI Express root complex. A bridge component includes PCIe TX and RX blocks, a PCIe RX master, and an interrupt handler. It connects to the FPGA fabric using an Avalon-MM interface. The following sections provide an overview of each of block in the bridge.


PCI Express RX Block

The PCI Express RX control logic interfaces to the hard IP PCI Express core to process requests from the root complex. It supports memory reads and writes of a single dword. It generates a completion with Completer Abort (CA) status for reads greater than four bytes and discards all write data without further action for write requests greater than four bytes.

The RX block passes header information to Avalon-MM master which generates the corresponding transaction to the Avalon-MM interface. Additional requests from the PCI Express IP core are not accepted while a request is being processed. For reads, the RX block deasserts the `ready` signal until the corresponding completion packet is sent to the PCI Express IP core via the PCIe TX block. For writes, requests must be sent to the Avalon-MM system interconnect fabric before the next request is accepted.

Avalon-MM RX Master Block

The 32-bit Avalon-MM master connects to the Avalon-MM system interconnect fabric. It drives read and write requests to the connected Avalon-MM slaves, performing the required address translation. The RX master supports all legal combinations of byte enables for both read and write requests.


 For more information about legal combinations of byte enables, refer to *Chapter 3, Avalon Memory-Mapped Interfaces* in the *Avalon Interface Specifications*.

PCI Express TX Block

The PCI Express TX Completion block sends completion information to the PCI Express IP core. The IP core then sends this information to the root complex. The TX completion block generates a completion packet with Completer Abort (CA) status and no completion data for unsupported requests. The TX completion block also supports the zero-length read (flush) command.

Interrupt Handler Block

The interrupt handler implements both INTX and MSI interrupts. The `msi_enable` bit in the configuration register specifies the interrupt type. The `msi_enable_bit` is part of MSI message control portion in MSI Capability structure. It is bit[16] of 0x050 in the configuration space registers. If the `msi_enable` bit is on, an MSI request is sent to the PCI Express IP core when received, otherwise INTX is signaled. The interrupt handler block supports a single interrupt source, so that software may assume the source. You can disable interrupts by leaving the interrupt signal unconnected in the IRQ column of SOPC Builder.

 When the MSI registers in the configuration space of the completer only single dword PCI Express IP core are updated, there is a delay before this information is propagated to the Bridge module shown in [Figure 4-14](#). You must allow time for the Bridge module to update the MSI register information. Under normal operation, initialization of the MSI registers should occur substantially before any interrupt is generated. However, failure to wait until the update completes may result in any of the following behaviors:

- Sending a legacy interrupt instead of an MSI interrupt
- Sending an MSI interrupt instead of a legacy interrupt
- Loss of an interrupt request

This chapter describes the signals that are part of the PCI Express IP core for each of the following primary configurations:

- Signals in the Hard IP Implementation Root Port with Avalon-ST Interface Signals
- Signals in the Hard IP Implementation Endpoint with Avalon-ST Interface
- Signals in the Soft IP Implementation with Avalon-ST Interface
- Signals in the Hard IP Implementation with Avalon-ST Interface for Stratix V Devices
- Signals in the SOPC Builder Soft or Hard Full-Featured IP Core with Avalon-MM Interface
- Signals in the Completer-Only, Single Dword, IP Core with Avalon-MM Interface




Altera does not recommend the Descriptor/Data interface for new designs.

Avalon-ST Interface

The main functional differences between the hard IP and soft IP implementations using an Avalon-ST interface are the configuration and clocking schemes. In addition, the hard IP implementation offers a 128-bit Avalon-ST bus for some configurations. In 128-bit mode, the streaming interface clock, `p1d_clk`, is one-half the frequency of the core clock, `core_clk`, and the streaming data width is 128 bits. In 64-bit mode, the streaming interface clock, `p1d_clk`, is the same frequency as the core clock, `core_clk`, and the streaming data width is 64 bits.

Figure 5–1, Figure 5–2, Figure 5–3, and Figure 5–4 illustrate the top-level signals for IP cores that use the Avalon-ST interface.


Figure 5-1. Signals in the Hard IP Implementation Root Port with Avalon-ST Interface Signals



Notes to Figure 5-1:

- (1) Available in Arria GX, Arria II GX, Arria II GZ, Cyclone IV GX, HardCopy IV GX, Stratix II GX, and Stratix IV G devices. The `reconfig_fromgxb` is a single wire for Stratix II GX and Arria GX. For Stratix IV GX, `<n>` = 16 for $\times 1$ and $\times 4$ IP cores and `<n>` = 33 for the $\times 8$ IP core.
- (2) Available in Arria II GX, Arria II GZ, Cyclone IV GX, HardCopy IV GX, Stratix II GX, and Stratix IV GX, devices. For Stratix II GX and Arria GX `reconfig_togxb`, `<n>` = 2. For Stratix IV GX, `<n>` = 3.


Figure 5-2. Signals in the Hard IP Implementation Endpoint with Avalon-ST Interface



Notes to Figure 5-2:

- (1) Available in Stratix II GX, Stratix IV GX, Arria GX, and HardCopy IV GX devices. The reconfig_fromgxb is a single wire for Stratix II GX and Arria GX. For Stratix IV GX, <n> = 16 for x1 and x4 IP cores and <n> = 33 the x8 IP core.
- (2) Available in Stratix II GX, Stratix IV GX, Arria GX, and HardCopy IV GX devices. For Stratix II GX and Arria GX reconfig_togxb, <n> = 2. For Stratix IV GX, <n> = 3.

Figure 5-3. Signals in the Soft IP Implementation with Avalon-ST Interface



Notes to Figure 5-3:

- (1) Available in Stratix II GX, Stratix IV GX, Arria GX, and HardCopy IV GX devices. The `reconfig_fromgxb` is a single wire for Stratix II GX and Arria GX. For Stratix IV GX, $\langle n \rangle = 16$ for $\times 1$ and $\times 4$ IP cores and $\langle n \rangle = 33$ the $\times 8$ IP core.
- (2) Available in Stratix II GX, Stratix IV GX, Arria GX, and HardCopy IV GX devices. For Stratix II GX and Arria GX `reconfig_togxb`, $\langle n \rangle = 2$. For Stratix IV GX, $\langle n \rangle = 3$.

Figure 5-4. Signals in the Hard IP Implementation with Avalon-ST Interface for Stratix V Devices




Table 5-1 lists the interfaces of both the hard IP and soft IP implementations with links to the subsequent sections that describe each interface.

Table 5-1. Signal Groups in the PCI Express IP core with Avalon-ST Interface

Signal Group	Hard IP		Soft IP	Description
	End point	Root Port		
Logical				
Avalon-ST RX	✓	✓	✓	“64-, 128-, or 256-Bit Avalon-ST RX Port” on page 5-7
Avalon-ST TX	✓	✓	✓	“64-, 128-, or 256-Bit Avalon-ST TX Port” on page 5-13
Clock	✓	✓	—	“Clock Signals—Hard IP Implementation” on page 5-23
Clock	—	—	✓	“Clock Signals—Soft IP Implementation” on page 5-23
Reset and link training	✓	✓	✓	“Reset and Link Training Signals” on page 5-24
ECC error	✓	✓	—	“ECC Error Signals” on page 29
Interrupt	✓	—	✓	“PCI Express Interrupts for Endpoints” on page 5-29
Interrupt and global error	—	✓	—	“PCI Express Interrupts for Root Ports” on page 5-31
Configuration space	✓	✓	—	“Configuration Space Signals—Hard IP Implementation” on page 5-31
Configuration space	—	—	✓	“Configuration Space Signals—Soft IP Implementation” on page 5-39
LMI	✓	✓	—	“LMI Signals—Hard IP Implementation” on page 5-40
PCI Express reconfiguration block	✓	✓	—	“PCI Express Reconfiguration Block Signals—Hard IP Implementation” on page 5-41
Power management	✓	✓	✓	“Power Management Signals” on page 5-42
Completion	✓	✓	✓	“Completion Side Band Signals” on page 5-44
Physical				
Transceiver control	✓	✓	✓	“Transceiver Control” on page 5-53
Serial	✓	✓	✓	“Serial Interface Signals” on page 5-55
PIPE	(1)	(1)	✓	“PIPE Interface Signals” on page 5-56
Test				
Test	✓	✓	—	“Test Interface Signals—Hard IP Implementation” on page 5-59
Test	—	—	✓	“Test Interface Signals—Soft IP Implementation” on page 5-60

Note to Table 5-1:

(1) Provided for simulation only

64-, 128-, or 256-Bit Avalon-ST RX Port

Table 5-2 describes the signals that comprise the Avalon-ST RX Datapath.

Table 5-2. 64-, 128-, or 256-Bit Avalon-ST RX Datapath (Part 1 of 2)

Signal	Width	Dir	Avalon-ST Type	Description
rx_st_ready<n> (1) (2)	1	1	ready	Indicates that The application is ready to accept data. The application deasserts this signal to throttle the data stream.
rx_st_valid<n> (2)	1	0	valid	Clocks rx_st_data<n> into application. Deasserts within 3 clocks of rx_st_ready<n> deassertion and reasserts within 3 clocks of rx_st_ready<n> assertion if more data is available to send. rx_st_valid can be deasserted between the rx_st_sop and rx_st_eop eve if rx_st_ready is asserted.
rx_st_data<n>	64 128, 256	0	data	Receive data bus. Refer to Figure 5-6 through Figure 5-13 for the mapping of the transaction layer's TLP information to rx_st_data. Refer to Figure 5-14 for the timing. Note that the position of the first payload dword depends on whether the TLP address is qword aligned. The mapping of message TLPs is the same as the mapping of transaction layer TLPs with 4 dword headers. When using a 64-bit Avalon-ST bus, the width of rx_st_data<n> is 64. When using a 128-bit Avalon-ST bus, the width of rx_st_data<n> is 128. When using a 256-bit Avalon-ST bus, the width of rx_st_data is 256 bits.
rx_st_sop<n>	1	0	start of packet	Indicates that this is the first cycle of the TLP.
rx_st_eop<n>	1	0	end of packet	Indicates that this is the last cycle of the TLP.
rx_st_empty<n>	1	0	empty	Indicates that the TLP ends in the lower 64 bits of rx_st_data. Valid only when rx_st_eop<n> is asserted. This signal only applies to 128-bit mode in the hard IP implementation.
rx_st_err<n>	1	0	error	Indicates that there is an uncorrectable ECC error in the core's internal RX buffer of the associated VC. When an uncorrectable ECC error is detected, rx_st_err is asserted for at least 1 cycle while rx_st_valid is asserted. If the error occurs before the end of a TLP payload, the packet may be terminated early with an rx_st_eop and with rx_st_valid deasserted on the cycle after the eop. This signal is only active for the hard IP implementations when ECC is enabled. This signal is not available for the hard IP implementation in Arria II GX devices.
Component Specific Signals				
rx_st_mask<n>	1	1	component specific	Application asserts this signal to tell the IP core to stop sending non-posted requests. This signal does not affect non-posted requests that have already been transferred from the transaction layer to the Avalon-ST Adaptor module. This signal can be asserted at any time. The total number of non-posted requests that can be transferred to the application after rx_st_mask is asserted is not more than 26 for 128-bit mode and not more than 14 for 64-bit mode.

Table 5-2. 64-, 128-, or 256-Bit Avalon-ST RX Datapath (Part 2 of 2)

Signal	Width	Dir	Avalon-ST Type	Description
rx_st_bardec<n>	8	0	component specific	The decoded BAR bits for the TLP. They correspond to the transaction layer's rx_desc[135:128]. Valid for MRd, MWr, IOWr, and IORD TLPs; ignored for the CPL or message TLPs. They are valid on the 2nd cycle of rx_st_data<n> for a 64-bit datapath. For a 128-bit datapath rx_st_bardec<n> is valid on the first cycle. Figure 5-9 and Figure 5-10 illustrate the timing of this signal for 64- and 128-bit data, respectively.
rx_st_be<n>	8 16, 31	0	component specific	These are the byte enables corresponding to the transaction layer's rx_be. The byte enable signals only apply to PCI Express TLP payload fields. When using 64-bit Avalon-ST bus, the width of rx_st_be is 8. When using 128-bit Avalon-ST bus, the width of rx_st_be is 16. When using a 256-bit Avalon-ST bus, the width of rx_st_be is 31 bits. This signal is optional. You can derive the same information decoding the FBE and LBE fields in the TLP header. The correspondence between byte enables and data is as follows <i>when the data is aligned</i> : rx_st_data[63:56] = rx_st_be[7] rx_st_data[55:48] = rx_st_be[6] rx_st_data[47:40] = rx_st_be[5] rx_st_data[39:32] = rx_st_be[4] rx_st_data[31:24] = rx_st_be[3] rx_st_data[23:16] = rx_st_be[2] rx_st_data[15:8] = rx_st_be[1] rx_st_data[7:0] = rx_st_be[0]
rx_st_parity	8 16, 31	0	component specific	Generates even parity on the entire TLP when parity is enabled. Available for Stratix V devices only.


Notes to Figure 5-2:

- (1) In Stratix IV GX devices, <n> is the virtual channel number, which can be 0 or 1.
- (2) The RX interface supports a readyLatency of 2 cycles for the hard IP implementation and 3 cycles for the soft IP implementation.

To facilitate the interface to 64-bit memories, the IP core always aligns data to the qword or 64 bits; consequently, if the header presents an address that is not qword aligned, the IP core, shifts the data within the qword to achieve the correct alignment. [Figure 5-5](#) shows how an address that is not qword aligned, 0x4, is stored in memory. The byte enables only qualify data that is being written. This means that the byte enables are undefined for 0x0-0x3. This example corresponds to [Figure 5-6 on page 5-10](#). Qword alignment is a feature of the IP core that cannot be turned off. Qword alignment applies to all types of request TLPs with data, including memory

writes, configuration writes, and I/O writes. The alignment of the request TLP depends on bit 2 of the request address. For completion TLPs with data, alignment depends on bit 2 of the lower address field. This bit is always 0 (aligned to qword boundary) for completion with data TLPs that are for configuration read or I/O read requests.

Figure 5-5. Qword Alignment



Refer to [Appendix A, Transaction Layer Packet \(TLP\) Header Formats](#) for the formats of all TLPs.

Table 5-3 shows the byte ordering for header and data packets for Figure 5-6–Figure 5-13.

Table 5-3. Mapping Avalon-ST Packets to PCI Express TLPs

Packet	TLP
Header0	pcie_hdr_byte0, pcie_hdr_byte1, pcie_hdr_byte2, pcie_hdr_byte3
Header1	pcie_hdr_byte4, pcie_hdr_byte5, pcie_hdr_byte6, pcie_hdr_byte7
Header2	pcie_hdr_byte8, pcie_hdr_byte9, pcie_hdr_byte10, pcie_hdr_byte11
Header3	pcie_hdr_byte12, pcie_hdr_byte13, pcie_hdr_byte14, pcie_hdr_byte15
Data0	pcie_data_byte3, pcie_data_byte2, pcie_data_byte1, pcie_data_byte0
Data1	pcie_data_byte7, pcie_data_byte6, pcie_data_byte5, pcie_data_byte4
Data2	pcie_data_byte11, pcie_data_byte10, pcie_data_byte9, pcie_data_byte8
Data<n>	pcie_data_byte<n>, pcie_data_byte<n-1>, pcie_data_byte<n-2>, pcie_data_byte<n-3>

Figure 5-6 illustrates the mapping of Avalon-ST RX packets to PCI Express TLPs for a three dword header with non-qword aligned addresses with a 64-bit bus. In this example, the byte address is unaligned and ends with 0x4, causing the first data to correspond to rx_st_data[63:32].

For more information about the Avalon-ST protocol, refer to the [Avalon Interface Specifications](#).


 Note that the Avalon-ST protocol, as defined in *Avalon Interface Specifications*, is big endian, while the PCI Express IP core packs symbols into words in little endian format. Consequently, you cannot use the standard data format adapters available in SOPC Builder with PCI Express IP cores that use the Avalon-ST interface.

Figure 5-6. 64-Bit Avalon-ST rx_st_data<n> Cycle Definition for 3-DWord Header TLPs with Non-QWord Aligned Address





Figure 5-7 illustrates the mapping of Avalon-ST RX packets to PCI Express TLPs for a three dword header with qword aligned addresses. Note that the byte enables indicate the first byte of data is not valid and the last dword of data has a single valid byte.

Figure 5-7. 64-Bit Avalon-ST rx_st_data<n> Cycle Definition for 3-DWord Header TLPs with QWord Aligned Address (Note 1)



Note to Figure 5-7:

(1) rx_st_be[7:4] corresponds to rx_st_data[63:32]. rx_st_be[3:0] corresponds to rx_st_data[31:0]

Figure 5-8 shows the mapping of Avalon-ST RX packets to PCI Express TLPs for TLPs for a four dword with qword aligned addresses with a 64-bit bus.

Figure 5-8. 64-Bit Avalon-ST rx_st_data<n> Cycle Definitions for 4-DWord Header TLPs with QWord Aligned Addresses





Figure 5-9 shows the mapping of Avalon-ST RX packet to PCI Express TLPs for TLPs for a four dword header with non-qword addresses with a 64-bit bus. Note that the address of the first dword is 0x4. The address of the first enabled byte is 0x6. This example shows one valid word in the first dword, as indicated by the rx_st_be signal.

Figure 5-9. 64-Bit Avalon-ST rx_st_data<n> Cycle Definitions for 4-DWord Header TLPs with Non-QWord Addresses (Note 1)



Note to Figure 5-9:

(1) rx_st_be[7:4] corresponds to rx_st_data[63:32]. rx_st_be[3:0] corresponds to rx_st_data[31:0].

Figure 5-10 shows the mapping of 128-bit Avalon-ST RX packets to PCI Express TLPs for TLPs with a three dword header and qword aligned addresses.

Figure 5-10. 128-Bit Avalon-ST rx_st_data<n> Cycle Definition for 3-DWord Header TLPs with QWord Aligned Addresses




Figure 5-11 shows the mapping of 128-bit Avalon-ST RX packets to PCI Express TLPs for TLPs with a 3 dword header and non-qword aligned addresses.

Figure 5-11. 128-Bit Avalon-ST $rx_st_data<n>$ Cycle Definition for 3-DWord Header TLPs with non-QWord Aligned Addresses




Figure 5-12 shows the mapping of 128-bit Avalon-ST RX packets to PCI Express TLPs for a four dword header with non-qword aligned addresses. In this example, rx_st_empty is low because the data ends in the upper 64 bits of rx_st_data .

Figure 5-12. 128-Bit Avalon-ST rx_st_data Cycle Definition for 4-DWord Header TLPs with non-QWord Aligned Addresses





Figure 5-13 shows the mapping of 128-bit Avalon-ST RX packets to PCI Express TLPs for a four dword header with qword aligned addresses.


Figure 5-13. 128-Bit Avalon-ST rx_st_data Cycle Definition for 4-DWord Header TLPs with QWord Aligned Addresses



For a complete description of the TLP packet header formats, refer to [Appendix A, Transaction Layer Packet \(TLP\) Header Formats](#).

Figure 5-14 illustrates the timing of the Avalon-ST RX interface. On this interface, the core deasserts `rx_st_valid` in response to the deassertion of `rx_st_ready` from the application.

Figure 5-14. Avalon-ST RX Interface Timing



64-, 128-, or 256-Bit Avalon-ST TX Port

Table 5-4 describes the signals that comprise the Avalon-ST TX Datapath.

Table 5-4. 64-, 128-, or 256-Bit Avalon-ST TX Datapath (Part 1 of 5)

Signal	Width	Dir	Avalon-ST Type	Description
<code>tx_st_ready<n></code> (1) (2)	1	0	ready	Indicates that the PCIe core is ready to accept data for transmission. The core deasserts this signal to throttle the data stream. In the hard IP implementation, <code>tx_st_ready<n></code> may be asserted during reset. The application should wait at least 2 clock cycles after the reset is released before issuing packets on the Avalon-ST TX interface. The <code>reset_status</code> signal can also be used to monitor when the IP core has come out of reset. When <code>tx_st_ready<n></code> , <code>tx_st_valid<n></code> and <code>tx_st_data<n></code> are registered (the typical case) Altera recommends a <code>readyLatency</code> of 2 cycles to facilitate timing closure; however, a <code>readyLatency</code> of 1 cycle is possible. To facilitate timing closure, Altera recommends that you register both the <code>tx_st_ready</code> and <code>tx_st_valid</code> signals. If no other delays are added to the ready-valid latency, this corresponds to a <code>readyLatency</code> of 2.
<code>tx_st_valid<n></code> (2)	1	1	valid	Clocks <code>tx_st_data<n></code> into the core. Between <code>tx_st_sop<n></code> and <code>tx_st_eop<n></code> , must be asserted if <code>tx_st_ready<n></code> is asserted. When <code>tx_st_ready<n></code> deasserts, this signal must deassert within 1, 2, or 3 clock cycles for soft IP implementation and within 1 or 2 clock cycles for hard IP

Table 5-4. 64-, 128-, or 256-Bit Avalon-ST TX Datapath (Part 2 of 5)

Signal	Width	Dir	Avalon-ST Type	Description
tx_st_valid<n> (continued)				implementation. When tx_st_ready<n> reasserts, and tx_st_data<n> is in mid-TLP, this signal must reassert within 3 cycles for soft IP and 2 cycles for the hard IP implementation. Refer to Figure 5-25 on page 5-22 for the timing of this signal.
tx_st_valid<n> (2)	1	I	valid	To facilitate timing closure, Altera recommends that you register both the tx_st_ready and tx_st_valid signals. If no other delays are added to the ready-valid latency, this corresponds to a readyLatency of 2
tx_st_data<n>	64, 128, 256	I	data	Data for transmission. Transmit data bus. Refer to Figure 5-17 through Figure 5-22 for the mapping of TLP packets to tx_st_data<n>. Refer to Figure 5-25 for the timing of this interface. When using a 64-bit Avalon-ST bus, the width of tx_st_data is 64. When using 128-bit Avalon-ST bus, the width of tx_st_data is 128. When using the 256-bit Avalon-ST bus, the width of tx_st_data is 256 bits. The application layer must provide a properly formatted TLP on the TX interface. The mapping of message TLPs is the same as the mapping of transaction layer TLPs with 4 dword headers. The number of data cycles must be correct for the length and address fields in the header. Issuing a packet with an incorrect number of data cycles results in the TX interface hanging and unable to accept further requests.
tx_st_sop<n>	1	I	start of packet	Indicates first cycle of a TLP.
tx_st_eop<n>	1	I	end of packet	Indicates last cycle of a TLP.
tx_st_empty<n>	1	I	empty	Indicates that the TLP ends in the lower 64 bits of tx_st_data<n>. Valid only when tx_st_eop<n> is asserted. This signal only applies to 128-bit mode in the hard IP implementation.
tx_st_err<n>	1	I	error	Indicates an error on transmitted TLP. This signal is used to nullify a packet. It should only be applied to posted and completion TLPs with payload. To nullify a packet, assert this signal for 1 cycle after the SOP and before the EOP. In the case that a packet is nullified, the following packet should not be transmitted until the next clock cycle. This signal is not available on the x8 Soft IP. tx_st_err is not available for packets that are 1 or 2 cycles long. Refer to Figure 5-20 on page 5-19 for a timing diagram that illustrates the use of the error signal. Note that it must be asserted while the valid signal is asserted.
Component Specific Signals				
tx_fifo_full<n>	1	0	component specific	Indicates that the adapter TX FIFO is almost full. Does not apply to Stratix V devices.
tx_fifo_empty<n>	1	0	component specific	Indicates that the adapter TX FIFO is empty. Does not apply to Stratix V devices.

Table 5-4. 64-, 128-, or 256-Bit Avalon-ST TX Datapath (Part 3 of 5)

Signal	Width	Dir	Avalon-ST Type	Description
tx_fifo_rdptr<n>[3:0]	4	0	component specific	This is the read pointer for the adaptor TX FIFO. Does not apply to Stratix V devices.
tx_fifo_wrptr[3:0]	4	0	component specific	This is the write pointer for the adaptor TX FIFO. Does not apply to Stratix V devices.
tx_cred<n> (3) (4) (5) (6)	36	0	component specific	<p>This vector contains the available header and data credits for each type of TLP (completion, non-posted, and posted). Each data credit is 4 dwords or 16 bytes as per the <i>PCI Express Base Specification</i>. Use of the signal is optional.</p> <p>If more TX credits are available than the tx_cred bus can display, tx_cred shows the maximum number given the number of bits available for that particular TLP type. tx_cred is a saturating bus and for a given TLP type, it does not change until enough credits have been consumed to fall within the range tx_cred can display.</p> <p>Refer to Figure 5-15 for the layout of fields in this signal.</p> <p>For information about how to use the tx_cred signal optimize flow control refer to “Tx Datapath” on page 4-5.</p>
Component Specific Signals for Arria II GX, HardCopy IV, and Stratix IV				
nph_alloc_1cred_vc0 (5) (6)	1	0	component specific	Used in conjunction with the optional tx_cred<n> signal. When 1, indicates that the non-posted header credit limit was initialized to only 1 credit. This signal is asserted after FC Initialization and remains asserted until the link is reinitialized.
npd_alloc_1cred_vc0 (5) (6)	1	0	component specific	Used in conjunction with the optional tx_cred<n> signal. When 1, indicates that the non-posted data credit limit was initialized to only 1 credit. This signal is asserted after FC Initialization and remains asserted until the link is reinitialized.
npd_cred_vio_vc0 (5) (6)	1	0	component specific	Used in conjunction with the optional tx_cred<n> signal. When 1, means that the non-posted data credit field is no longer valid so that more credits were consumed than the tx_cred signal advertised. Once a violation is detected, this signal remains high until the IP core is reset.
nph_cred_vio_vc0 (5) (6)	1	0	component specific	Used in conjunction with the optional tx_cred<n> signal. When 1, means that the non-posted header credit field is no longer valid. This indicates that more credits were consumed than the tx_cred signal advertised. Once a violation is detected, this signal remains high until the IP core is reset.

Table 5-4. 64-, 128-, or 256-Bit Avalon-ST TX Datapath (Part 4 of 5)

Signal	Width	Dir	Avalon-ST Type	Description
Component Specific Signals for Stratix V				
tx_cred_fc_conship	6	0	component specific	<p>Asserted for 1 cycle each time the IP core consumes a credit. The 6 bits of this vector correspond to the following 6 types of credit types:</p> <ul style="list-style-type: none"> ■ [5]–posted headers ■ [4]–posted data ■ [3]–non-posted header ■ [2]–non-posted data ■ [1]–completion header ■ [0]–completion data <p>During a single cycle, the IP core can consume either a single header credit or both a header and data credit.</p>
tx_cred_fc_infinite	6	0	component specific	<p>When asserted Indicates that the corresponding credit type has infinite credits available and does not need to calculate credit limits. The 6 bits of this vector correspond to the following 6 types of credit types:</p> <ul style="list-style-type: none"> ■ [5]–posted headers ■ [4]–posted data ■ [3]–non-posted header ■ [2]–non-posted data ■ [1]–completion header ■ [0]–completion data
tx_cred_hdr_fc_p	8	0	component specific	Header credit limit for the FC posted writes. Each credit is 20 bytes.
tx_cred_data_fc_p	12	0	component specific	Data credit limit for the FC posted writes. Each credit is 16 bytes.
tx_cred_hdr_fc_np	8	0	component specific	Header limit for the non-posted requests. Each credit is 20 bytes.
tx_cred_data_fc_np	12	0	component specific	Data credit limit for the non-posted requests. Each credit is 16 bytes.
tx_cred_hdr_fc_cp	8	0	component specific	Header credit limit for the FC completions. Each credit is 20 bytes.
tx_st_parity	8, 16 31	0	component specific	Generates even parity on the entire TLP when parity is enabled. Available for Stratix V GX devices only.

Table 5-4. 64-, 128-, or 256-Bit Avalon-ST TX Datapath (Part 5 of 5)

Signal	Width	Dir	Avalon-ST Type	Description
tx_cred_data_fc_cp	12	0	component specific	Data credit limit for the received FC completions. Each credit is 16 bytes.

Notes to Table 5-4:

- (1) For all signals, <n> is the virtual channel number, which can be 0 or 1.
- (2) To be Avalon-ST compliant, you must use a readyLatency of 1 or 2 for hard IP implementation, and a readyLatency of 1 or 2 or 3 for the soft IP implementation. To facilitate timing closure, Altera recommends that you register both the tx_st_ready and tx_st_valid signals. If no other delays are added to the ready-valid latency, this corresponds to a readyLatency of 2.
- (3) For the completion header, posted header, non-posted header, and non-posted data fields, a value of 7 indicates 7 or more available credits.
- (4) These signals only apply to hard IP implementations in Stratix IV GX, HardCopy IV GX, and Arria II GX devices.
- (5) In Stratix IV, HardCopy, and Arria II GX hard IP implementations, the non-posted TLP credit field is valid for systems that support more than 1 NP credit. In systems that allocate only 1 NP credit, the receipt of completions should be used to detect the credit release.
- (6) These signals apply only the Stratix IV, HardCopy, and Arria II GX hard IP implementations.

Figure 5-15 illustrates the TLP fields of the tx_cred bus. For completion header, non-posted header, non-posted data and posted header fields, a saturation value of seven indicates seven or more available transmit credits.

For the hard IP implementation in Arria II GX, HardCopy IV GX, and Stratix IV GX devices, a saturation value of six or greater should be used for non-posted header and non-posted data. If your system allocates a single non-posted credit, you can use the receipt of completions to detect the release of credit for non-posted writes.

Figure 5-15. TX Credit Signal

35	24	23	21	20	18	17	15	14	3	2	0
Completion Data (1)		Comp Hdr		NPData		NP Hdr		Posted Data			Posted Header (1)

Notes to Figure 5-15:

- (1) When infinite credits are available, the corresponding credit field is all 1's.

Mapping of Avalon-ST Packets to PCI Express


Figure 5-16–Figure 5-25 illustrate the mappings between Avalon-ST packets and PCI Express TLPs. These mappings apply to all types of TLPs, including posted, non-posted and completion. Message TLPs use the mappings shown for four dword headers. TLP data is always address-aligned on the Avalon-ST interface whether or not the lower dwords of the header contains a valid address as may be the case with TLP type (message request with data payload).



For additional information about TLP packet headers, refer to [Appendix A, Transaction Layer Packet \(TLP\) Header Formats](#) and [Section 2.2.1 Common Packet Header Fields](#) in the *PCI Express Base Specification 2.0*.

Figure 5-16 illustrates the mapping between Avalon-ST TX packets and PCI Express TLPs for 3 dword header TLPs with non-qword aligned addresses with a 64-bit bus. (Figure 5-5 on page 5-9 illustrates the storage of non-qword aligned data.)

Figure 5-16. 64-Bit Avalon-ST tx_st_data Cycle Definition for 3-DWord Header TLP with Non-QWord Aligned Address




Notes to Figure 5-16:

- (1) Header0 = {pcie_hdr_byte0, pcie_hdr_byte1, pcie_hdr_byte2, pcie_hdr_byte3}
- (2) Header1 = {pcie_hdr_byte4, pcie_hdr_byte5, header pcie_hdr byte6, pcie_hdr_byte7}
- (3) Header2 = {pcie_hdr_byte8, pcie_hdr_byte9, pcie_hdr_byte10, pcie_hdr_byte11}
- (4) Data0 = {pcie_data_byte3, pcie_data_byte2, pcie_data_byte1, pcie_data_byte0}
- (5) Data1 = {pcie_data_byte7, pcie_data_byte6, pcie_data_byte5, pcie_data_byte4}
- (6) Data2 = {pcie_data_byte11, pcie_data_byte10, pcie_data_byte9, pcie_data_byte8}.

Figure 5-17 illustrates the mapping between Avalon-ST TX packets and PCI Express TLPs for a four dword header with qword aligned addresses with a 64-bit bus.

Figure 5-17. 64-Bit Avalon-ST tx_st_data Cycle Definition for 4-DWord TLP with QWord Aligned Address



Notes to Figure 5-17:

- (1) Header0 = {pcie_hdr_byte0, pcie_hdr_byte1, pcie_hdr_byte2, pcie_hdr_byte3}
- (2) Header1 = {pcie_hdr_byte4, pcie_hdr_byte5, pcie_hdr byte6, pcie_hdr_byte7}
- (3) Header2 = {pcie_hdr_byte8, pcie_hdr_byte9, pcie_hdr_byte10, pcie_hdr_byte11}
- (4) Header3 = pcie_hdr_byte12, pcie_hdr_byte13, header_byte14, pcie_hdr_byte15), 4 dword header only
- (5) Data0 = {pcie_data_byte3, pcie_data_byte2, pcie_data_byte1, pcie_data_byte0}
- (6) Data1 = {pcie_data_byte7, pcie_data_byte6, pcie_data_byte5, pcie_data_byte4}

Figure 5-18 illustrates the mapping between Avalon-ST TX packets and PCI Express TLPs for four dword header with non-qword aligned addresses with a 64-bit bus.

Figure 5-18. 64-Bit Avalon-ST tx_st_data Cycle Definition for TLP 4-DWord Header with Non-QWord Aligned Address




Figure 5-19 shows the mapping of 128-bit Avalon-ST TX packets to PCI Express TLPs for a three dword header with qword aligned addresses.

Figure 5-19. 128-Bit Avalon-ST tx_st_data Cycle Definition for 3-DWord Header TLP with QWord Aligned Address




Figure 5-20 shows the mapping of 128-bit Avalon-ST TX packets to PCI Express TLPs for a 3 dword header with non-qword aligned addresses.

Figure 5-20. 128-Bit Avalon-ST tx_st_data Cycle Definition for 3-DWord Header TLP with non-QWord Aligned Address




Figure 5–21 shows the mapping of 128-bit Avalon-ST TX packets to PCI Express TLPs for a four dword header TLP with qword aligned data.

Figure 5–21. 128-Bit Avalon-ST tx_st_data Cycle Definition for 4-DWord Header TLP with QWord Aligned Address




Figure 5–22 shows the mapping of 128-bit Avalon-ST TX packets to PCI Express TLPs for a four dword header TLP with non-qword aligned addresses. In this example, tx_st_empty is low because the data ends in the upper 64 bits of tx_st_data.

Figure 5–22. 128-Bit Avalon-ST tx_st_data Cycle Definition for 4-DWord Header TLP with non-QWord Aligned Address




Figure 5-23 illustrates the layout of header and data for a 3-DWord header for 256-bit with aligned and unaligned data.

Figure 5-23. 256-Bit Avalon-ST tx_sd_data Cycle Definition for 3-DWord Header TLP with QWord Aligned Address




Figure 5-24 shows the location of headers and data for the 256-bit Avalon-ST packets. This layout of data applies to both the TX and RX buses.

Figure 5-24. Location of Headers and Data for Avalon-ST 256-Bit Interface





Figure 5–25 illustrates the timing of the Avalon-ST TX interface. The core can deassert `tx_st_ready<n>` to throttle the application which is the source.

Figure 5–25. Avalon-ST TX Interface Timing



Notes to Figure 5–25:

- (1) The maximum allowed response time is 3 clock cycles for the soft IP implementation and 2 clock cycles for the hard IP implementation.

Root Port Mode Configuration Requests

To ensure proper operation when sending CFG0 transactions in root port mode, the application should wait for the CFG0 to be transferred to the IP core's configuration space before issuing another packet on the Avalon-ST TX port. You can do this by waiting at least 10 clocks from the time the CFG0 SOP is issued on Avalon-ST and then checking for `tx_fifo_empty0==1` before sending the next packet.

If your application implements ECRC forwarding, it should not apply ECRC forwarding to CFG0 packets that it issues on Avalon-ST. There should be no ECRC appended to the TLP, and the `TD` bit in the TLP header should be set to 0. These packets are internally consumed by the IP core and are not transmitted on the PCI Express link.

ECRC Forwarding

On the Avalon-ST interface, the ECRC field follows the same alignment rules as payload data. For packets with payload, the ECRC is appended to the data as an extra dword of payload. For packets without payload, the ECRC field follows the address alignment as if it were a one dword payload. Depending on the address alignment, Figure 5–8 on page 5–10 through Figure 5–13 on page 5–12 illustrate the position of the ECRC data for RX data. Figure 5–16 on page 5–18 through Figure 5–22 on page 5–20 illustrate the position of ECRC data for TX data. For packets with no payload data, the ECRC would correspond to Data0 in these figures.

Clock Signals—Hard IP Implementation

Table 5-5 describes the clock signals that comprise the clock interface used in the hard IP implementation.

Table 5-5. Clock Signals Hard IP Implementation (Note 1)

Signal	I/O	Description
refclk	I	Reference clock for the IP core. It must be the frequency specified on the System Settings page accessible from the Parameter Settings tab using the parameter editor.
p1d_clk	I	Clocks the application layer and part of the adapter. You must drive this clock from core_clk_out.
core_clk_out	O	This is a fixed frequency clock used by the data link and transaction layers. To meet PCI Express link bandwidth constraints, it has minimum frequency requirements which are outlined in Table 12-4.
p_clk	I	This is used for simulation only, and is derived from the refclk. It is the PIPE interface clock used for PIPE mode simulation.
clk250_out	O	This is used for simulation only. The testbench uses this to generate p_clk.
clk500_out	O	This is used for simulation only. The testbench uses this to generate p_clk.

Note to Table 5-5:

(1) These clock signals are illustrated by Figure 7-7 on page 7-9.

Refer to Chapter 7, **Reset and Clocks** for a complete description of the clock interface for each PCI Express IP core.

Clock Signals—Soft IP Implementation

Table 5-6. Clock Signals Soft IP Implementation (Note 1)

Signal	I/O	Description
refclk	I	Reference clock for the IP core. It must be the frequency specified on the System Settings page accessible from the Parameter Settings tab using the parameter editor.
clk125_in	I	Input clock for the ×1 and ×4 IP core. All of the IP core I/O signals (except refclk, clk125_out, and npor) are synchronous to this clock signal. This signal must be connected to the clk125_out signal.
clk125_out	O	Output clock for the ×1 and ×4 IP core. 125-MHz clock output derived from the refclk input. This signal is not on the ×8 IP core.
clk250_in	I	Input clock for the ×8 IP core. All of the IP core I/O signals (except refclk, clk250_out, and npor) are synchronous to this clock signal. This signal must be connected to the clk250_out signal.
clk250_out	O	Output from the ×8 IP core. 250 MHz clock output derived from the refclk input. This signal is only on the ×8 IP core.

Note to Table 5-6:

(1) Refer to Figure 7-9 on page 7-12

Reset and Link Training Signals

Table 5-7 describes the reset signals available in configurations using the Avalon-ST interface or descriptor/data interface.

Table 5-7. Reset and Link Training Signals (Part 1 of 3)

Signal	I/O	Description
<variant>_plus.v or .vhd		
pcie_rstn	I	pcie_rstn directly resets all sticky PCI Express IP core configuration registers. Sticky registers are those registers that fail to reset in L2 low power mode or upon a fundamental reset. This is an asynchronous reset. This signal is not used in Stratix V devices.
local_rstn	I	reset_n is the system-wide reset which resets all PCI Express IP core circuitry not affected by pcie_rstn. This is an asynchronous reset. This signal is not used in Stratix V devices.
Both <variant>_plus.v or .vhd and <variant>.v or .vhd		
suc_spd_neg	O	Indicates successful speed negotiation to Gen2 when asserted. This signal is not used in Stratix V devices.
dl_ltssm[4:0]	O	LTSSM state: The LTSSM state machine encoding defines the following states: <ul style="list-style-type: none"> ■ 00000: detect.quiet ■ 00001: detect.active ■ 00010: polling.active ■ 00011: polling.compliance ■ 00100: polling.configuration ■ 00101: polling.speed ■ 00110: config.linkwidthstart ■ 00111: config.linkaccept ■ 01000: config.lanenumaccept ■ 01001: config.lanenumwait ■ 01010: config.complete ■ 01011: config.idle ■ 01100: recovery.rcvlock ■ 01101: recovery.rcvconfig ■ 01110: recovery.idle ■ 01111: L0 ■ 10000: disable ■ 10001: loopback.entry ■ 10010: loopback.active ■ 10011: loopback.exit ■ 10100: hot.reset
dl_ltssm[4:0] (continued)	O	<ul style="list-style-type: none"> ■ 10110: L1.entry ■ 10111: L1.idle ■ 11000: L2.idle ■ 11001: L2.transmit.wake

Table 5-7. Reset and Link Training Signals (Part 2 of 3)

Signal	I/O	Description
perst_n	I	Active low reset from the PCIe reset pin of the device. This pin is required for CvPCIe in Stratix V devices. Stratix V devices specify a single pin for <code>perst_n</code> in each PCIe hard IP instance. Refer to the appropriate Stratix V device pin-out for correct pin assignment for each <code>perst_n</code> pin. The <i>PCI Express Card Electromechanical Specification 2.0</i> specifies this signal to be 3.3 V. If this signal is used in a bank that requires a lower voltage such as DDR3 running at 1.5 V, you must use a voltage level-shifter on the PCB to convert this signal to 1.5 V. <code>npor</code> performs the same function for earlier devices. Refer to Figure 5-29 on page 5-28 for a timing diagram illustrating the use of this signal.
pld_clk_ready	I	For Stratix V devices, indicates that the FPGA fabric configuration is complete and that <code>pld_clk_ready</code> which is stable after CvPCIe completes is ready. Refer to Figure 5-28 on page 5-28 for a timing diagram illustrating the use of this signal.
pld_clk_in_use	O	For Stratix V devices, indicates that the FPGA is using the PLD clock. Refer to Figure 5-28 on page 5-28 for a timing diagram illustrating the use of this signal.
reset_status	O	Reset Status signal. When asserted, this signal indicates that the IP core is in reset. This signal is only available in the hard IP implementation. When the <code>npor</code> or <code>perst_n</code> for Stratix V signal asserts, <code>reset_status</code> is reset to zero. The <code>reset_status</code> signal is synchronous to the <code>pld_clk</code> and is deasserted only when the <code>pld_clk</code> is good.
<variant>.v or .vhd, only		
rstn	I	Asynchronous reset of configuration space and datapath logic. Active Low. This signal is only available on the x8 IP core. Used in x8 soft IP implementation only. This signal is not used for Stratix V devices.
npor	I	Power on reset. This signal is the asynchronous active-low power-on reset signal. This reset signal is used to initialize all configuration space sticky registers, PLL, and SERDES circuitry. It also resets the datapath and control registers. This signal is not used for Stratix V devices. <code>perst_n</code> performs the same function in Stratix V devices.
srst	I	Synchronous datapath reset. This signal is the synchronous reset of the datapath state machines of the IP core. It is active high. This signal is only available on the hard IP and soft IP x1 and x4 implementations. This signal is not used for Stratix V devices.
crst	I	Synchronous configuration reset. This signal is the synchronous reset of the nonsticky configuration space registers. It is active high. This signal is only available on the hard IP, and x1 and x4 soft IP implementations. This signal is not used for Stratix V devices.
pld_clrhip_n	I	Resets all registers PCIe. For Stratix V only.
pld_clrmapcship	I	Resets all registers in the PMA, PCS, and PCIe IP core. For Stratix V only.
l2_exit	O	L2 exit. The PCI Express specification defines fundamental hot, warm, and cold reset states. A cold reset (assertion of <code>crst</code> and <code>srst</code> for the hard IP implementation and the x1 and x4 soft IP implementation, or <code>rstn</code> for x8 soft IP implementation) must be performed when the LTSSM exits L2 state (signaled by assertion of this signal). This signal is active low and otherwise remains high. It is asserted for one cycle (going from 1 to 0 and back to 1) after the LTSSM transitions from <code>l2_idl</code> to detect.
hotrst_exit	O	Hot reset exit. This signal is asserted for 1 clock cycle when the LTSSM exits the hot reset state. It informs the application layer that it is necessary to assert a global reset (<code>crst</code> and <code>srst</code> for the hard IP implementation and the x1 and x4 soft IP implementation, or <code>rstn</code> for x8 soft IP implementation). This signal is active low and otherwise remains high. In Gen1 and Gen2, the <code>hotrst_exit</code> signal is asserted 1 ms after the <code>dl_ltssm</code> signal exit from the hot.reset state

Table 5-7. Reset and Link Training Signals (Part 3 of 3)


Signal	I/O	Description
dlup_exit	0	This signal is active for one <code>p1d_clk</code> cycle when the IP core exits the DLCSM DLUP state. In endpoints, this signal should cause the application to assert a global reset (<code>crst</code> and <code>srst</code> in the hard IP implementation and <code>x1</code> and <code>x4</code> soft IP implementation, or <code>rstn</code> in <code>x8</code> the soft IP implementation). In root ports, this signal should cause the application to assert <code>srst</code> , but not <code>crst</code> . This signal is active low and otherwise remains high.
rc_pll_locked	0	Indicates that the SERDES receiver PLL is in locked mode with the reference clock. In pipe simulation mode this signal is always asserted.

Reset Details

The following description applies to all devices except Stratix V. Refer to “[Reset Details for Stratix V Devices](#)” on page 5-27 for Stratix V devices.

The hard IP implementation (`x1`, `x4`, and `x8`) or the soft IP implementation (`x1` and `x4`) have three reset inputs: `npor`, `srst`, and `crst`. `npor` is used internally for all sticky registers that may not be reset in L2 low power mode or by the fundamental reset). `npor` is typically generated by a logical OR of the power-on-reset generator and the `perst` signal as specified in the PCI Express card electromechanical specification. The `srst` signal is a synchronous reset of the datapath state machines. The `crst` signal is a synchronous reset of the nonsticky configuration space registers. For endpoints, whenever the `l2_exit`, `hotrst_exit`, `dlup_exit`, or other power-on-reset signals are asserted, `srst` and `crst` should be asserted for one or more cycles for the soft IP implementation and for at least 2 clock cycles for hard IP implementation.

[Figure 5-26](#) provides a simplified view of the logic controlled by the reset signals.

Figure 5-26. Reset Signal Domains

For root ports, `srst` should be asserted whenever `l2_exit`, `hotrst_exit`, `dlup_exit`, and power-on-reset signals are asserted. The root port `crst` signal should be asserted whenever `l2_exit`, `hotrst_exit` and other power-on-reset signals are asserted. When the `perst#` signal is asserted, `srst` and `crst` should be asserted for a longer period of time to ensure that the root complex is stable and ready for link training.

The PCI Express IP core soft IP implementation (x8) has two reset inputs, `npor` and `rstn`. The `npor` reset is used internally for all sticky registers that may not be reset in L2 low power mode or by the fundamental reset. `npor` is typically generated by a logical OR of the power-on-reset generator and the `perst#` signal as specified in the *PCI Express Card electromechanical Specification*.

The `rstn` signal is an asynchronous reset of the datapath state machines and the nonsticky configuration space registers. Whenever the `l2_exit`, `hotrst_exit`, `dlup_exit`, or other power-on-reset signals are asserted, `rstn` should be asserted for one or more cycles. When the `perst#` signal is asserted, `rstn` should be asserted for a longer period of time to ensure that the root complex is stable and ready for link training.

Reset Details for Stratix V Devices

Figure 5-27 provides a simplified view of the logic controlled by the reset signals in Stratix V devices.

Figure 5-27. Reset Domains for Stratix V Devices





Figure 5-28 illustrates the sequencing for the processes that configure the FPGA and bring up the PCI Express link.

Figure 5-28. Sequencing of FPGA Configuration and PCIe Link Initialization in Stratix V Devices




As Figure 5-28 illustrates, configuration includes the following steps:

1. Initialize the I/O ring and PCI Express hard IP core.
2. Initialize the PCI Express link.
3. Configure the FPGA fabric which can be performed using CvPCIe.
4. After the PLD clock is ready, the PCI Express IP core asserts `pld_clk_in_use` to indicate that it is operating in user mode.

Figure 5-29 illustrates the timing relationship between `perst_n` and the LTSSM L0s state.

Figure 5-29. 100 ms Requirement (Note 1)



Note to Figure 5-29:

- (1) The ability for Gen2-capable designs to begin link initialization and ultimately to reach L0 before the FPGA is configured is pending device characterization.

For additional information about reset in Stratix V devices refer to “Reset in Stratix V Devices” on page 7-4.

ECC Error Signals

Table 5-8 shows the ECC error signals for the hard IP implementation.

Table 5-8. ECC Error Signals for Hard IP Implementation (Note 1) (Note 2)

Signal	I/O	Description
derr_cor_ext_rcv[1:0] (3)	0	Indicates a correctable error in the RX buffer for the corresponding virtual channel.
derr_rpl (3)	0	Indicates an uncorrectable error in the retry buffer.
derr_cor_ext_rpl (3)	0	Indicates a correctable error in the retry buffer.
r2c_err0	0	Indicates an uncorrectable ECC error on VC0.
r2c_err1	0	Indicates an uncorrectable ECC error on VC1

Note to Table 5-8:

- (1) These signals are not available for the hard IP implementation in Arria II GX devices.
- (2) The Avalon-ST `rx_st_err<n>` described in Table 5-2 on page 5-7 indicates an uncorrectable error in the RX buffer.
- (3) This signal applies only when ECC is enabled in some hard IP configurations. Refer to Table 1-9 on page 1-14 for more information.

PCI Express Interrupts for Endpoints

Table 5-9 describes the IP core's interrupt signals for endpoints.

Table 5-9. Interrupt Signals for Endpoints

Signal	I/O	Description
app_msi_req	I	Application MSI request. Assertion causes an MSI posted write TLP to be generated based on the MSI configuration register values and the <code>app_msi_tc</code> and <code>app_msi_num</code> input ports.
app_msi_ack	O	Application MSI acknowledge. This signal is sent by the IP core to acknowledge the application's request for an MSI interrupt.
app_msi_tc[2:0]	I	Application MSI traffic class. This signal indicates the traffic class used to send the MSI (unlike INTX interrupts, any traffic class can be used to send MSIs).
app_msi_num[4:0]	I	Application MSI offset number. This signal is used by the application to indicate the offset between the base message data and the MSI to send.
cfg_msicsr[15:0]	O	Configuration MSI control status register. This bus provides MSI software control. Refer to Table 5-10 and Table 5-11 for more information.
pex_msi_num[4:0]	I	Power management MSI number. This signal is used by power management and/or hot plug to determine the offset between the base message interrupt number and the message interrupt number to send through MSI.
app_int_sts	I	Controls legacy interrupts. Assertion of <code>app_int_sts</code> causes an Assert_INTA message TLP to be generated and sent upstream. Deassertion of <code>app_int_sts</code> causes a Deassert_INTA message TLP to be generated and sent upstream.
app_int_ack	O	This signal is the acknowledge for <code>app_int_sts</code> . This signal is asserted for at least one cycle either when the Assert_INTA message TLP has been transmitted in response to the assertion of the <code>app_int_sts</code> signal or when the Deassert_INTA message TLP has been transmitted in response to the deassertion of the <code>app_int_sts</code> signal. It is included on the Avalon-ST interface for the hard IP implementation and the x1 and x4 soft IP implementation. Refer to Figure 10-5 on page 10-3 and Figure 10-6 on page 10-4 for timing information.

Table 5–10 shows the layout of the Configuration MSI Control Status Register.

Table 5–10. Configuration MSI Control Status Register

Field and Bit Map								
15	9	8	7	6	4	3	1	0
reserved		mask capability	64-bit address capability	multiple message enable		multiple message capable		MSI enable

Table 5–11 outlines the use of the various fields of the Configuration MSI Control Status Register.

Table 5–11. Configuration MSI Control Status Register Field Descriptions

Bit(s)	Field	Description
[15:9]	reserved	—
[8]	mask capability	Per vector masking capable. This bit is hardwired to 0 because the function does not support the optional MSI per vector masking using the <code>Mask_Bits</code> and <code>Pending_Bits</code> registers defined in the <i>PCI Local Bus Specification, Rev. 3.0</i> . Per vector masking can be implemented using application layer registers.
[7]	64-bit address capability	64-bit address capable <ul style="list-style-type: none"> ■ 1: function capable of sending a 64-bit message address ■ 0: function not capable of sending a 64-bit message address
[6:4]	multiple message enable	Multiple message enable: This field indicates permitted values for MSI signals. For example, if “100” is written to this field 16 MSI signals are allocated <ul style="list-style-type: none"> ■ 000: 1 MSI allocated ■ 001: 2 MSI allocated ■ 010: 4 MSI allocated ■ 011: 8 MSI allocated ■ 100: 16 MSI allocated ■ 101: 32 MSI allocated ■ 110: Reserved ■ 111: Reserved
[3:1]	multiple message capable	Multiple message capable: This field is read by system software to determine the number of requested MSI messages. <ul style="list-style-type: none"> ■ 000: 1 MSI requested ■ 001: 2 MSI requested ■ 010: 4 MSI requested ■ 011: 8 MSI requested ■ 100: 16 MSI requested ■ 101: 32 MSI requested ■ 110: Reserved
[0]	MSI Enable	If set to 0, this component is not permitted to use MSI.

PCI Express Interrupts for Root Ports

Table 5–12 describes the signals available to a root port to handle interrupts.

Table 5–12. Interrupt Signals for Root Ports

Signal	I/O	Description
int_status[3:0]	0	These signals drive legacy interrupts to the application layer using a TLP of type Message Interrupt as follows: <ul style="list-style-type: none"> int_status[0]: interrupt signal A int_status[1]: interrupt signal B int_status[2]: interrupt signal C int_status[3]: interrupt signal D
aer_msi_num[4:0]	I	Advanced error reporting (AER) MSI number. This signal is used by AER to determine the offset between the base message data and the MSI to send. This signal is only available for root port mode.
pex_msi_num[4:0]	I	Power management MSI number. This signal is used by power management and/or hot plug to determine the offset between the base message interrupt number and the message interrupt number to send through MSI.
serr_out	0	System Error: This signal only applies to hard IP root port designs that report each system error detected by the IP core, assuming the proper enabling bits are asserted in the root control register and the device control register. If enabled, serr_out is asserted for a single clock cycle when a system error occurs. System errors are described in the <i>PCI Express Base Specification 1.1 or 2.0</i> in the root control register.

Configuration Space Signals—Hard IP Implementation

The hard IP implementation of the configuration space signals is the same for Arria II GX, Cyclone IV GX, HardCopy IV, and Stratix IV GX. For Stratix V devices refer to “Stratix V Hard IP Implementation” on page 5–34.

Arria II GX, Cyclone IV GX, HardCopy IV, and Stratix IV GX

The configuration space signals provide access to some of the control and status information available in the configuration space registers; these signals provide access to unused registers that are labeled reserved in the *PCI Express Base Specification Revision 2.0*. This interface is synchronous to core_clk. To access the configuration space from the application layer, you must synchronize to the application layer clock. Table 5–13 describes the configuration space interface and hot plug signals that are available in the hard IP implementation. Refer to Chapter 6 of the *PCI Express Base Specification Revision 2.0* for more information about the hot plug signals.

Table 5–13. Configuration Space Signals (Hard IP Implementation) (Part 1 of 2)

Signal	Width	Dir	Description
tl_cfg_add	4	0	Address of the register that has been updated. This address space is described in Table 5–15 on page 5–36. The information updates every 8 core_clks along with tl_cfg_ctl.
tl_cfg_ctl	32	0	The tl_cfg_ctl signal is multiplexed and contains the contents of the configuration space registers as shown in this table. This register carries data that updates every 8 core_clk cycles.

Table 5-13. Configuration Space Signals (Hard IP Implementation) (Part 2 of 2)

Signal	Width	Dir	Description
tl_cfg_ctl_wr	1	0	Write signal. This signal toggles when tl_cfg_ctl has been updated (every 8 core_clk cycles). The toggle edge marks where the tl_cfg_ctl data changes. You can use this edge as a reference for determining when the data is safe to sample.
tl_cfg_sts	53	0	Configuration status bits. This information updates every 8 core_clk cycles. The cfg_sts group consists of (from MSB to LSB): tl_cfg_sts[52:49]= cfg_devcsr[19:16] error detection signal as follows: [correctable error reporting, enable, non-fatal error reporting enable, fatal error reporting enable, unsupported request reporting enable] tl_cfg_sts[48] = cfg_slotcsr[24] Data link layer state changed tl_cfg_sts[47]= cfg_slotcsr[20] Command completed tl_cfg_sts[46:31] = cfg_linkcsr[31:16] Link status bits tl_cfg_sts[30] = cfg_link2csr[16] Current de-emphasis level. cfg_link2csr[31:17] are reserved per the PCIe Specification and are not available on tl_cfg_sts bus tl_cfg_sts[29:25] = cfg_prmcsr[31:27] 5 primary command status error bits tl_cfg_sts[24] = cfg_prmcsr[24] 6th primary command status error bit tl_cfg_sts[23:6] = cfg_rootcsr[25:8] PME bits tl_cfg_sts[5:1]= cfg_seccsr[31:27] 5 secondary command status error bits tl_cfg_sts[0] = cfg_seccsr[4] 6th secondary command status error bit
tl_cfg_sts_wr	1	0	Write signal. This signal toggles when tl_cfg_sts has been updated (every 8 core_clk cycles). The toggle marks the edge where tl_cfg_sts data changes. You can use this edge as a reference for determining when the data is safe to sample.
hpg_ctrler	5	I	The hpg_ctrler signals are only available in root port mode and when the Enable slot capability parameter is set to On . Refer to the Enable slot capability and Slot capability register parameters in Table 3-3 on page 3-7 . For endpoint variations the hpg_ctrler input should be hardwired to 0's. The bits have the following meanings:
	[0]	I	Attention button pressed. This signal should be asserted when the attention button is pressed. If no attention button exists for the slot, this bit should be hardwired to 0, and the Attention Button Present bit (bit[0]) in the Slot capability register parameter should be set to 0.
	[1]	I	Presence detect. This signal should be asserted when a presence detect change is detected in the slot via a presence detect circuit.
	[2]	I	Manually-operated retention latch (MRL) sensor changed. This signal should be asserted when an MRL sensor indicates that the MRL is Open. If an MRL Sensor does not exist for the slot, this bit should be hardwired to 0, and the MRL Sensor Present bit (bit[2]) in the Slot capability register parameter should be set to 0.
	[3]	I	Power fault detected. This signal should be asserted when the power controller detects a power fault for this slot. If there is not a power controller for this slot this bit should be hardwired to 0, and the Power Controller Present bit (bit[1]) in the Slot capability register parameter should be set to 0.
[4]	I	Power controller status. This signal is used to set the command completed bit of the Slot Status register. Power controller status is equal to the power controller control signal. If there is not a power controller for this slot, this bit should be hardwired to 0 and the Power Controller Present bit (bit[1]) in the Slot capability register parameter should be set to 0.	

Configuration Space Register Access Timing

Figure 5-30 illustrates the timing of the `tl_cfg_ctl` interface for the Arria II GX, Cyclone IV GX, HardCopy IV, and Stratix IV GX devices when using a 64-bit interface.

Figure 5-30. `tl_cfg_ctl` Timing (Hard IP Implementation)




Figure 5-31 illustrates the timing of the `tl_cfg_ctl` interface for the Arria II GX, Cyclone IV GX, HardCopy IV, and Stratix IV GX devices when using a 128-bit interface.

Figure 5-31. `tl_cfg_ctl` Timing (Hard IP Implementation)




Figure 5-32 illustrates the timing of the `tl_cfg_sts` interface for the Arria II GX, Cyclone IV GX, HardCopy IV, and Stratix IV GX devices when using a 64-bit interface.

Figure 5-32. `tl_cfg_sts` Timing (Hard IP Implementation)





Figure 5-33 illustrates the timing of the `tl_cfg_sts` interface for the Arria II GX, Cyclone IV GX, HardCopy IV, and Stratix IV GX devices when using a 128-bit interface.

Figure 5-33. `tl_cfg_sts` Timing (Hard IP Implementation)



In the example design created with the PCI Express IP core, there is a Verilog HDL module or VHDL entity included in the `altpcierrd_tl_cfg_sample.v` and `altpcierrd_tl_cfg_sample.vhd` files respectively that you can use to sample the configuration space signals. In this module or entity the `tl_cfg_ctl_wr` and `tl_cfg_sts_wr` signals are registered twice and then the edges of the delayed signals are used to enable sampling of the `tl_cfg_ctl` and `tl_cfg_sts` busses.

Because the hard IP `core_clk` is much earlier than the `pld_clk`, the Quartus II software tries to add delay to the signals to avoid hold time violations. This delay is only necessary for the `tl_cfg_ctl_wr` and `tl_cfg_sts_wr` signals. You can place multicycle setup and hold constraints of three cycles on them to avoid timing issues if the logic shown in [Figure 5-30](#) and [Figure 5-32](#) is used. The multicycle setup and hold constraints are automatically included in the `<variation_name>.sdc` file that is created with the hard IP variation. In some cases, depending on the exact device, speed grade and global routing resources used for the `pld_clk`, the Quartus II software may have difficulty avoiding hold time violations on the `tl_cfg_ctl_wr` and `tl_cfg_sts_wr` signals. If hold time violations occur in your design, you can reduce the multicycle setup time for these signals to 0. The exact time the signals are clocked is not critical to the design, just that the signals are reliably sampled. There are instruction comments in the `<variation_name>.sdc` file on making these modifications.

Stratix V Hard IP Implementation

[Table 5-14](#) describes the configuration space signals for the hard IP implementation in Stratix V devices. For Stratix V devices, `tl_cfg_add`, `tl_cfg_ctl`, and `tl_cfg_sts` are updated every `pld_clk` cycle

Table 5-14. Configuration Space Signals (Hard IP Implementation) (Part 1 of 2)

Signal	Width	Dir	Description
<code>tl_cfg_add</code>	4	0	Address of the register that has been updated. This address space is described in Table 5-15 on page 5-36 . The information updates every <code>pld_clk</code> cycle.
<code>tl_cfg_ctl</code>	32	0	The <code>tl_cfg_ctl</code> signal is multiplexed and contains the contents of the configuration space registers as shown in this table. This register carries data that updates every <code>pld_clk</code> cycle.

Table 5-14. Configuration Space Signals (Hard IP Implementation) (Part 2 of 2)

Signal	Width	Dir	Description
tl_cfg_sts	53	0	<p>Configuration status bits. This information updates every pld_clk cycle. The cfg_sts group consists of (from MSB to LSB):</p> <p>tl_cfg_sts[52:49]= cfg_devcsr[19:16]error detection signal as follows: [correctable error reporting, enable, non-fatal error reporting enable, fatal error reporting enable, unsupported request reporting enable]</p> <p>tl_cfg_sts[48] = cfg_slotcsr[24]Data link layer state changed</p> <p>tl_cfg_sts[47]= cfg_slotcsr[20]Command completed</p> <p>tl_cfg_sts[46:31] = cfg_linkcsr[31:16]Link status bits</p> <p>tl_cfg_sts[30] = cfg_link2csr[16]Current de-emphasis level.</p> <p>cfg_link2csr[31:17] are reserved per the PCIe Specification and are not available on tl_cfg_sts bus</p> <p>tl_cfg_sts[29:25] = cfg_prmcsr[31:27]5 primary command status error bits</p> <p>tl_cfg_sts[24] = cfg_prmcsr[24]6th primary command status error bit</p> <p>tl_cfg_sts[23:6] = cfg_rootcsr[25:8]PME bits</p> <p>tl_cfg_sts[5:1]= cfg_seccsr[31:27] 5 secondary command status error bits</p> <p>tl_cfg_sts[0] = cfg_seccsr[4] 6th secondary command status error bit</p>
hpg_ctrler	5	I	The hpg_ctrler signals are only available in root port mode and when the Enable slot capability parameter is set to On . Refer to the Enable slot capability and Slot capability register parameters in Table 3-3 on page 3-7 . For endpoint variations the hpg_ctrler input should be hardwired to 0's. The bits have the following meanings:
	[0]	I	Attention button pressed. This signal should be asserted when the attention button is pressed. If no attention button exists for the slot, this bit should be hardwired to 0, and the Attention Button Present bit (bit[0]) in the Slot capability register parameter should be set to 0.
	[1]	I	Presence detect. This signal should be asserted when a presence detect change is detected in the slot via a presence detect circuit.
	[2]	I	Manually-operated retention latch (MRL) sensor changed. This signal should be asserted when an MRL sensor indicates that the MRL is Open. If an MRL Sensor does not exist for the slot, this bit should be hardwired to 0, and the MRL Sensor Present bit (bit[2]) in the Slot capability register parameter should be set to 0.
	[3]	I	Power fault detected. This signal should be asserted when the power controller detects a power fault for this slot. If there is not a power controller for this slot this bit should be hardwired to 0, and the Power Controller Present bit (bit[1]) in the Slot capability register parameter should be set to 0.
[4]	I	Power controller status. This signal is used to set the command completed bit of the Slot Status register. Power controller status is equal to the power controller control signal. If there is not a power controller for this slot, this bit should be hardwired to 0 and the Power Controller Present bit (bit[1]) in the Slot capability register parameter should be set to 0.	

Configuration Space Register Access Timing - Stratix V

Figure 5-34 shows the timing for updates to the `tl_cfg_ctlbus` in Stratix V devices.

Figure 5-34. `tl_cfg_ctl` Timing for Stratix V Devices





Figure 5-35 shows the timing for updates to the `tl_cfg_sts` bus in Stratix V devices.

Figure 5-35. `tl_cfg_ctl` Timing for Stratix V Devices



Configuration Space Register Access

The `tl_cfg_ctl` signal is a multiplexed bus that contains the contents of configuration space registers as shown in Table 5-13. Information stored in the configuration space is accessed in round robin order where `tl_cfg_add` indicates which register is being accessed. Table 5-15 shows the layout of configuration information that is multiplexed on `tl_cfg_ctl`.

Table 5-15. Multiplexed Configuration Register Information Available on `tl_cfg_ctl` (Part 1 of 2) (Note 1)

Address	31:24	23:16	15:8	7:0
0	<code>cfg_devcsr[15:0]</code> <code>cfg_devcsr[14:12]=</code> Max Read Req Size (2)		<code>cfg_devcsr[7:5]=</code> Max Payload (2)	
1	<code>cfg_slotcsr[31:16]</code>		<code>cfg_slotcsr[15:0]</code>	
2	<code>cfg_linkscr[15:0]</code>		<code>cfg_link2csr[15:0]</code>	
3	8'h00	<code>cfg_prmcsr[15:0]</code>		<code>cfg_rootcsr[7:0]</code>
4	<code>cfg_seccsr[15:0]</code>		<code>cfg_secbus[7:0]</code>	<code>cfg_subbus[7:0]</code>
5	12'h000		<code>cfg_io_bas[19:0]</code>	
6	12'h000		<code>cfg_io_lim[19:0]</code>	
7	8h'00	<code>cfg_np_bas[11:0]</code>	<code>cfg_np_lim[11:0]</code>	
8	<code>cfg_pr_bas[31:0]</code>			
9	20'h00000		<code>cfg_pr_bas[43:32]</code>	
A	<code>cfg_pr_lim[31:0]</code>			
B	20'h00000		<code>cfg_pr_lim[43:32]</code>	
C	<code>cfg_pmcsr[31:0]</code>			
D	<code>cfg_msixcsr[15:0]</code>		<code>cfg_msicsr[15:0]</code>	
E	8'h00	<code>cfg_tvcmap[23:0]</code>		

Table 5-15. Multiplexed Configuration Register Information Available on t1_cfg_ctl (Part 2 of 2) (Note 1)

Address	31:24	23:16	15:8	7:0
F	16'h0000		3'b000	cfg_busdev[12:0]

Note to Table 5-15:

- (1) Items in blue are only available for root ports.
- (2) This field is encoded as specified in Section 7.8.4 of the *PCI Express Base Specification*. (3'b000–3b101 correspond to 128–4096 bytes).

Table 5-16 describes the configuration space registers referred to in Table 5-13 and Table 5-15.

Table 5-16. Configuration Space Register Descriptions (Part 1 of 3)

Register	Width	Dir	Description	Register Reference
cfg_devcsr cfg_dev2csr	32	0	cfg_devcsr[31:16] is status and cfg_devcsr[15:0] is device control for the PCI Express capability structure. cft_dev2csr[31:16] is status 2 and cfg_dev2csr[15:0] is device control 2 for the PCI Express capability structure.	Table 6-7 on page 6-4 0x088 (Gen1) Table 6-8 on page 6-5 0x0A8 (Gen2)
cfg_slotcsr	16	0	cfg_slotcsr[31:16] is the slot control and cfg_slotcsr[15:0] is the slot status of the PCI Express capability structure. This register is only available in root port mode.	Table 6-7 on page 6-4 0x098 (Gen1) Table 6-8 on page 6-5 0x098 (Gen2)
cfg_linkcsr, cfg_link2csr	32	0	cfg_linkcsr[31:16] is the primary link status and cfg_linkcsr[15:0] is the primary link control of the PCI Express capability structure. cfg_link2csr[31:16] is the secondary link status and cfg_link2csr[15:0] is the secondary link control of the PCI Express capability structure which was added for Gen2. When t1_cfg_addr=2, t1_cfg_ctl returns the primary and secondary link control registers, {cfg_linkcsr[15:0], cfg_lin2csr[15:0]}, the primary link status register, cfg_linkcsr[31:16], is available on t1_cfg_sts[46:31]. For Gen1 variants, the link bandwidth notification bit is always set to 0. For Gen2 variants, this bit is set to 1.	Table 6-7 on page 6-4 0x090 (Gen1) Table 6-8 on page 6-5 0x090 (Gen2) Table 6-8 on page 6-5 0x0B0 (Gen2, only)
cfg_prmcsr	16	0	Base/Primary control and status register for the PCI configuration space.	Table 6-2 on page 6-2 0x004 (Type 0) Table 6-3 on page 6-3 0x004 (Type 1)

Table 5-16. Configuration Space Register Descriptions (Part 2 of 3)

Register	Width	Dir	Description	Register Reference
cfg_rootcsr	8	0	Root control and status register of the PCI-Express capability. This register is only available in root port mode.	Table 6-7 on page 6-4 0x0A0 (Gen1) Table 6-8 on page 6-5 0x0A0 (Gen2)
cfg_seccsr	16	0	Secondary bus control and status register of the PCI-Express capability. This register is only available in root port mode.	Table 6-3 on page 6-3 0x01C
cfg_secbus	8	0	Secondary bus number. Available in root port mode.	Table 6-3 on page 6-3 0x018
cfg_subbus	8	0	Subordinate bus number. Available in root port mode.	Table 6-3 on page 6-3 0x018
cfg_io_bas	20	0	IO base windows of the Type1 configuration space. This register is only available in root port mode.	Table 6-3 on page 6-3 0x01C
cfg_io_lim	20	0	IO limit windows of the Type1 configuration space. This register is only available in root port mode.	Table 6-8 on page 6-5 0x01C
cfg_np_bas	12	0	Non-prefetchable base windows of the Type1 configuration space. This register is only available in root port mode.	Table 3-2 on page 3-5 EXP ROM
cfg_np_lim	12	0	Non-prefetchable limit windows of the Type1 configuration space. This register is only available in root port mode.	Table 3-2 on page 3-5 EXP ROM
cfg_pr_bas	44	0	Prefetchable base windows of the Type1 configuration space. This register is only available in root port mode.	Table 6-3 on page 6-3 0x024 and Table 3-2 Prefetchable memory
cfg_pr_lim	12	0	Prefetchable limit windows of the Type1 configuration space. Available in root port mode.	Table 6-3 on page 6-3 0x024 Table 3-2 Prefetchable memory
cfg_pmcsr	32	0	cfg_pmcsr[31:16] is power management control and cfg_pmcsr[15:0] the power management status register. This register is only available in root port mode.	Table 6-6 on page 6-4 0x07C
cfg_msixcsr	16	0	MSI-X message control. Duplicated for each function implementing MSI-X.	Table 6-5 on page 6-4 0x068

Table 5–16. Configuration Space Register Descriptions (Part 3 of 3)

Register	Width	Dir	Description	Register Reference
cfg_msicsr	16	0	MSI message control. Duplicated for each function implementing MSI.	Table 6–4 on page 6–3 0x050
cfg_tvcmap	24	0	Configuration traffic class (TC)/virtual channel (VC) mapping. The application layer uses this signal to generate a transaction layer packet mapped to the appropriate virtual channel based on the traffic class of the packet. cfg_tvcmap[2:0]: Mapping for TC0 (always 0). cfg_tvcmap[5:3]: Mapping for TC1. cfg_tvcmap[8:6]: Mapping for TC2. cfg_tvcmap[11:9]: Mapping for TC3. cfg_tvcmap[14:12]: Mapping for TC4. cfg_tvcmap[17:15]: Mapping for TC5. cfg_tvcmap[20:18]: Mapping for TC6. cfg_tvcmap[23:21]: Mapping for TC7.	Table 6–9 on page 6–5
cfg_busdev	13	0	Bus/device number captured by or programmed in the core.	Table A–6 0x08

Configuration Space Signals—Soft IP Implementation

The signals in Table 5–17 reflect the current values of several configuration space registers that the application layer may need to access. These signals are available in configurations using the Avalon-ST interface (soft IP implementation) or the descriptor/data Interface.

Table 5–17. Configuration Space Signals (Part 1 of 2)(Soft IP Implementation)

Signal	I/O	Description
cfg_tvcmap[23:0]	0	Configuration traffic class/virtual channel mapping: The application layer uses this signal to generate a transaction layer packet mapped to the appropriate virtual channel based on the traffic class of the packet. cfg_tvcmap[2:0]: Mapping for TC0 (always 0). cfg_tvcmap[5:3]: Mapping for TC1. cfg_tvcmap[8:6]: Mapping for TC2. cfg_tvcmap[11:9]: Mapping for TC3. cfg_tvcmap[14:12]: Mapping for TC4. cfg_tvcmap[17:15]: Mapping for TC5. cfg_tvcmap[20:18]: Mapping for TC6. cfg_tvcmap[23:21]: Mapping for TC7.
cfg_busdev[12:0]	0	Configuration bus device: This signal generates a transaction ID for each transaction layer packet, and indicates the bus and device number of the IP core. Because the IP core only implements one function, the function number of the transaction ID must be set to 000b. cfg_busdev[12:5]: Bus number. cfg_busdev[4:0]: Device number.
cfg_prmcsr[31:0]	0	Configuration primary control status register. The content of this register controls the PCI status.

Table 5-17. Configuration Space Signals (Part 2 of 2)(Soft IP Implementation)

Signal	I/O	Description
cfg_devcsr[31:0]	0	Configuration device control status register. Refer to the <i>PCI Express Base Specification</i> for details.
cfg_linkcsr[31:0]	0	Configuration link control status register. Refer to the <i>PCI Express Base Specification</i> for details.


LMI Signals—Hard IP Implementation

LMI writes log error descriptor information in the AER header log registers. These writes record completion errors as described in “[Completion Signals for the Avalon-ST Interface](#)” on page 5-45.

Altera does not recommend using the LMI bus to access other configuration space registers for the following reasons:

- LMI write—An LMI write updates the internally captured bus and device numbers incorrectly; however, configuration writes received from the PCIe link provide the correct bus and device numbers.
- LMI read—For other configuration space registers, an LMI request can fail to be acknowledged if it occurs at the same time that a configuration request is processed from the RX Buffer. Simultaneous requests may lead to collisions that corrupt the data stored in the configuration space registers.

Figure 5-36 illustrates the LMI interface.

Figure 5-36. Local Management Interface

The LMI interface is synchronized to `pld_clk` and runs at frequencies up to 250 MHz. The LMI address is the same as the PCIe configuration space address. The read and write data are always 32 bits. The LMI interface provides the same access to configuration space registers as configuration TLP requests. Register bits have the same attributes, (read only, read/write, and so on) for accesses from the LMI interface and from configuration TLP requests.

Table 5-18 describes the signals that comprise the LMI interface.


Table 5-18. LMI Interface

Signal	Width	Dir	Description
lmi_dout	32	0	Data outputs
lmi_rden	1	1	Read enable input
lmi_wren	1	1	Write enable input
lmi_ack	1	0	Write execution done/read data valid
lmi_addr	12	1	Address inputs, [1:0] not used
lmi_din	32	1	Data inputs

LMI Read Operation

Figure 5-37 illustrates the read operation. The read data remains available until the next local read or system reset.


Figure 5-37. LMI Read



LMI Write Operation

Figure 5-38 illustrates the LMI write. Only writeable configuration bits are overwritten by this operation. Read-only bits are not affected. LMI write operations are not recommended for use during normal operation with the exception of AER header logging.

Figure 5-38. LMI Write



PCI Express Reconfiguration Block Signals—Hard IP Implementation

The PCI Express reconfiguration block interface is implemented using an Avalon-MM slave interface with an 8-bit address and 16-bit data. This interface is available when you select **Enable** for the **PCIe Reconfig** option on the **System Settings** page of the MegaWizard interface. You can use this interface to change the value of configuration registers that are read-only at run time. For a description of the registers available via this interface refer to the section entitled, [Chapter 13, Reconfiguration and Offset Cancellation](#).

 For a detailed description of the Avalon-MM protocol, refer to the *Avalon Memory-Mapped Interfaces* chapter in the *Avalon Interface Specifications*.

Table 5-19. Reconfiguration Block Signals (Hard IP Implementation)

Signal	I/O	Description
avs_pcie_reconfig_address[7:0]	I	A 8-bit address.
avs_pcie_reconfig_byteenable[1:0]	I	Byte enables, currently unused.
avs_pcie_reconfig_chipselect	I	Chipselect.
avs_pcie_reconfig_write	I	Write signal.
avs_pcie_reconfig_writedata[15:0]	I	16-bit write data bus.
avs_pcie_reconfig_waitrequest	O	Asserted when unable to respond to a read or write request. When asserted, the control signals to the slave remain constant. <code>waitrequest</code> can be asserted during idle cycles. An Avalon-MM master may initiate a transaction when <code>waitrequest</code> is asserted.
avs_pcie_reconfig_read	I	Read signal.
avs_pcie_reconfig_readdata[15:0]	O	16-bit read data bus.
avs_pcie_reconfig_readdatavalid	O	Read data valid signal.
avs_pcie_reconfig_clk	I	Reconfiguration clock for the hard IP implementation. This clock should not exceed 50MHz.
avs_pcie_reconfig_rstn	I	Active-low Avalon-MM reset. Resets all of the dynamic reconfiguration registers to their default values as described in Table 13-1 on page 13-2 .

Power Management Signals

[Table 5-20](#) shows the IP core's power management signals. These signals are available in configurations using the Avalon-ST interface or Descriptor/Data interface.

Table 5-20. Power Management Signals

Signal	I/O	Description
pme_to_cr	I	Power management turn off control register. Root port—When this signal is asserted, the root port sends the <code>PME_turn_off</code> message. Endpoint—This signal is asserted to acknowledge the <code>PME_turn_off</code> message by sending <code>pme_to_ack</code> to the root port.
pme_to_sr	O	Power management turn off status register. Root port—This signal is asserted for 1 clock cycle when the root port receives the <code>pme_turn_off</code> acknowledge message. Endpoint—This signal is asserted when the endpoint receives the <code>PME_turn_off</code> message from the root port. For the soft IP implementation, it is asserted until <code>pme_to_cr</code> is asserted. For the hard IP implementation, it is asserted for one cycle.
cfg_pmcsr[31:0]	O	Power management capabilities register. This register is read-only and provides information related to power management for a specific function. Refer to Table 5-21 and Table 5-22 for additional information. This signal only exists in soft IP implementation. In the hard IP implementation, this information is accessed through the configuration interface. Refer to “Configuration Space Signals—Hard IP Implementation” on page 5-31 .

Table 5–20. Power Management Signals

Signal	I/O	Description
pm_event	I	Power Management Event. This signal is only available in the hard IP End Point implementation. Endpoint—initiates a <code>power_management_event</code> message (PM_PME) that is sent to the root port. If the IP core is in a low power state, the link exists from the low-power state to send the message. This signal is positive edge-sensitive.
pm_data[9:0]	I	Power Management Data. This signal is only available in the hard IP implementation. This bus indicates power consumption of the component. This bus can only be implemented if all three bits of <code>AUX_power</code> (part of the Power Management Capabilities structure) are set to 0. This bus includes the following bits: <ul style="list-style-type: none"> ■ <code>pm_data[9:2]</code>: Data Register: This register is used to maintain a value associated with the power consumed by the component. (Refer to the example below) ■ <code>pm_data[1:0]</code>: Data Scale: This register is used to maintain the scale used to find the power consumed by a particular component and can include the following values: b'00: unknown b'01: 0.1 × b'10: 0.01 × b'11: 0.001 × For example, the two registers might have the following values: <ul style="list-style-type: none"> ■ <code>pm_data[9:2]</code>: b'1110010 = 114 ■ <code>pm_data[1:0]</code>: b'10, which encodes a factor of 0.01 To find the maximum power consumed by this component, multiply the data value by the data Scale (114 × .01 = 1.14). 1.14 watts is the maximum power allocated to this component in the power state selected by the <code>data_select</code> field.
pm_auxpwr	I	Power Management Auxiliary Power: This signal is only available in the hard IP implementation. This signal can be tied to 0 because the L2 power state is not supported.

Table 5–21 shows the layout of the Power Management Capabilities register.

Table 5–21. Power Management Capabilities Register

3124	2216	15	1413	129	8	72	10
data register	rsvd	PME_status	data_scale	data_select	PME_EN	rsvd	PM_state

Table 5–22 outlines the use of the various fields of the Power Management Capabilities register.


Table 5–22. Power Management Capabilities Register Field Descriptions (Part 1 of 2)

Bits	Field	Description
[31:24]	Data register	This field indicates in which power states a function can assert the <code>PME#</code> message.
[22:16]	reserved	—
[15]	<code>PME_status</code>	When this signal is set to 1, it indicates that the function would normally assert the <code>PME#</code> message independently of the state of the <code>PME_en</code> bit.
[14:13]	<code>data_scale</code>	This field indicates the scaling factor when interpreting the value retrieved from the data register. This field is read-only.

Table 5-22. Power Management Capabilities Register Field Descriptions (Part 2 of 2)

Bits	Field	Description
[12:9]	data_select	This field indicates which data should be reported through the data register and the data_scale field.
[8]	PME_EN	1: indicates that the function can assert PME# 0: indicates that the function cannot assert PME#
[7:2]	reserved	—
[1:0]	PM_state	Specifies the power management state of the operating condition being described. Defined encodings are: <ul style="list-style-type: none"> ■ 2b'00 D0 ■ 2b'01 D1 ■ 2b'10 D2 ■ 2b'11 D A device returns 2b'11 in this field and Aux or PME Aux in the type register to specify the <i>D3-Cold PM</i> state. An encoding of 2b'11 along with any other type register value specifies the <i>D3-Hot</i> state.

Figure 5-39 illustrates the behavior of pme_to_sr and pme_to_cr in an endpoint. First, the IP core receives the PME_turn_off message which causes pme_to_sr to assert. Then, the application sends the PME_to_ack message to the root port by asserting pme_to_cr.

Figure 5-39. pme_to_sr and pme_to_cr in an Endpoint IP core

Completion Side Band Signals

Table 5-23 describes the signals that comprise the completion side band signals for the Avalon-ST interface. The IP core provides a completion error interface that the application can use to report errors, such as programming model errors, to it. When the application detects an error, it can assert the appropriate cpl_err bit to indicate to the IP core what kind of error to log. If separate requests result in two errors, both are logged. For example, if a completer abort and a completion timeout occur, cpl_err[2] and cpl_err[0] are both asserted for one cycle. The IP core sets the appropriate status bits for the error in the configuration space, and automatically sends error messages in accordance with the *PCI Express Base Specification*. Note that the application is responsible for sending the completion with the appropriate completion status value for non-posted requests. Refer to Chapter 12, *Error Handling* for information on errors that are automatically detected and handled by the IP core.


 For a description of the completion rules, the completion header format, and completion status field values, refer to Section 2.2.9 of the *PCI Express Base Specification, Rev. 2.0*.

Table 5-23. Completion Signals for the Avalon-ST Interface (Part 1 of 2)

Signal	I/O	Description
cpl_err[6:0]	I	<p>Completion error. This signal reports completion errors to the configuration space. When an error occurs, the appropriate signal is asserted for one cycle.</p> <ul style="list-style-type: none"> ■ cpl_err[0]: Completion timeout error with recovery. This signal should be asserted when a master-like interface has performed a non-posted request that never receives a corresponding completion transaction after the 50 ms timeout period when the error is correctable. The IP core automatically generates an advisory error message that is sent to the root complex. ■ cpl_err[1]: Completion timeout error without recovery. This signal should be asserted when a master-like interface has performed a non-posted request that never receives a corresponding completion transaction after the 50 ms time-out period when the error is not correctable. The IP core automatically generates a non-advisory error message that is sent to the root complex. ■ cpl_err[2]:Completer abort error. The application asserts this signal to respond to a posted or non-posted request with a completer abort (CA) completion. In the case of a non-posted request, the application generates and sends a completion packet with completer abort (CA) status to the requestor and then asserts this error signal to the IP core. The IP core automatically sets the error status bits in the configuration space register and sends error messages in accordance with the <i>PCI Express Base Specification</i>. ■ cpl_err[3]:Unexpected completion error. This signal must be asserted when an application layer master block detects an unexpected completion transaction. Many cases of unexpected completions are detected and reported internally by the transaction layer of the IP core. For a list of these cases, refer to “Errors Detected by the Transaction Layer” on page 12-3. ■ cpl_err[4]: Unsupported request error for posted TLP. The application asserts this signal to treat a posted request as an unsupported request (UR). The IP core automatically sets the error status bits in the configuration space register and sends error messages in accordance with the <i>PCI Express Base Specification</i>. Many cases of unsupported requests are detected and reported internally by the transaction layer of the IP core. For a list of these cases, refer to “Errors Detected by the Transaction Layer” on page 12-3. ■ cpl_err[5]: Unsupported request error for non-posted TLP. The application asserts this signal to respond to a non-posted request with an unsupported request (UR) completion. In this case, the application sends a completion packet with the unsupported request status back to the requestor, and asserts this error signal to the IP core. The MegaCore automatically sets the error status bits in the configuration space register and sends error messages in accordance with the <i>PCI Express Base Specification</i>. Many cases of unsupported requests are detected and reported internally by the transaction layer of the IP core. For a list of these cases, refer to “Errors Detected by the Transaction Layer” on page 12-3.

Table 5-23. Completion Signals for the Avalon-ST Interface (Part 2 of 2)


Signal	I/O	Description
cpl_err[6:0] (continued)		<ul style="list-style-type: none"> ■ <code>cpl_err[6]</code>: Log header. When asserted, logs <code>err_desc_func0</code> header. Used in both the soft IP and hard IP implementation of the IP core that use the Avalon-ST interface. <p>When asserted, the TLP header is logged in the AER header log register if it is the first error detected. When used, this signal should be asserted at the same time as the corresponding <code>cpl_err</code> error bit (2, 3, 4, or 5).</p> <p>In the soft IP implementation, the application presents the TLP header to the IP core on the <code>err_desc_func0</code> bus. In the hard IP implementation, the application presents the header to the IP core by writing the following values to 4 registers via LMI before asserting <code>cpl_err[6]</code>:</p> <ul style="list-style-type: none"> ■ <code>lmi_addr: 12'h81C, lmi_din: err_desc_func0[127:96]</code> ■ <code>lmi_addr: 12'h820, lmi_din: err_desc_func0[95:64]</code> ■ <code>lmi_addr: 12'h824, lmi_din: err_desc_func0[63:32]</code> ■ <code>lmi_addr: 12'h828, lmi_din: err_desc_func0[31:0]</code> <p>Refer to the “LMI Signals—Hard IP Implementation” on page 5-40 for more information about LMI signalling.</p> <p>For the $\times 8$ soft IP, only bits [3:1] of <code>cpl_err</code> are available. For the $\times 1$, $\times 4$ soft IP implementation and all widths of the hard IP implementation, all bits are available.</p>
<code>err_desc_func0</code> [127:0]	I	TLP Header corresponding to a <code>cpl_err</code> . Logged by the IP core when <code>cpl_err[6]</code> is asserted. This signal is only available for the $\times 1$ and $\times 4$ soft IP implementation. In the hard IP implementation, this information can be written to the AER header log register through the LMI interface. If AER is not implemented in your variation this bus should be tied to all 0's.
<code>cpl_pending</code>	I	Completion pending. The application layer must assert this signal when a master block is waiting for completion, for example, when a transaction is pending. If this signal is asserted and low power mode is requested, the IP core waits for the deassertion of this signal before transitioning into low-power state.

Avalon-MM Application Interface

You can choose either the soft or hard IP implementation of PCI Express IP core when using the SOPC Builder design flow. The hard IP implementation is available as a full-featured endpoint or a completer-only single dword endpoint.

Figure 5-40 shows all the signals of a full-featured PCI Express IP core available in the SOPC Builder design flow. Your parameterization may not include some of the ports. The Avalon-MM signals are shown on the left side of this figure.

Figure 5-40. Signals in the SOPC Builder Soft or Hard Full-Featured IP Core with Avalon-MM Interface




Notes to Figure 5-40:

- (1) Available in Stratix II GX, Stratix IV GX, Arria GX, and HardCopy IV GX devices. The reconfig_fromgxb is a single wire for Stratix II GX and Arria GX. For Stratix IV GX, <n> = 16 for x1 and x4 IP cores and <n> = 33 the x8 IP core.
- (2) Available in Stratix II GX, Stratix IV GX, Arria GX, and HardCopy IV GX devices. For Stratix II GX and Arria GX reconfig_togxb, <n> = 2. For Stratix IV GX, <n> = 3.
- (3) Signals in blue are for simulation only.

Figure 5-41 shows the signals of a completer-only, single dword, PCI Express IP core.

Figure 5-41. Signals in the Completer-Only, Single Dword, IP Core with Avalon-MM Interface




Note to Figure 5-41:

(1) This variant is only available in the hard IP implementation.

Table 5-24 lists the interfaces for these IP cores with links to the sections that describe each.

Table 5-24. Signal Groups in the PCI Express Variants—Avalon-MM Interface

Signal Group	Full Featured	Completer Only	Description
Logical			
Avalon-MM CRA Slave	✓	—	“32-Bit Non-bursting Avalon-MM CRA Slave Signals” on page 5-49
Avalon-MM RX Master	✓	✓	“RX Avalon-MM Master Signals” on page 5-50
Avalon-MM TX Slave	✓	—	“64-Bit Bursting TX Avalon-MM Slave Signals” on page 5-50
Clock	✓	✓	“Clock Signals” on page 5-51
Reset and Status	✓	✓	“Reset and Status Signals” on page 5-52
Physical and Test			
Transceiver Control	✓	✓	“Transceiver Control” on page 5-53
Serial	✓	✓	“Serial Interface Signals” on page 5-55
Pipe	✓	✓	“PIPE Interface Signals” on page 5-56
Test	✓	✓	“Test Signals” on page 5-58

 The PCI Express IP cores with Avalon-MM interface implement the Avalon-MM which is described in the *Avalon Interface Specifications*. Refer to this specification for information about the Avalon-MM protocol, including timing diagrams.

32-Bit Non-bursting Avalon-MM CRA Slave Signals

This optional port for the full-featured IP core allows upstream PCI Express devices and external Avalon-MM masters to access internal control and status registers.

Table 5-25 describes the CRA slave ports.

Table 5-25. Avalon-MM CRA Slave Interface Signals

Signal SOPC Builder	I/O	Type	Description
CraIrq_o	0	Irq	Interrupt request. A port request for an Avalon-MM interrupt.
CraReadData_o[31:0]	0	Readdata	Read data lines
CraWaitRequest_o	0	Waitrequest	Wait request to hold off more requests
CraAddress_i[11:0]	1	Address	An address space of 16,384 bytes is allocated for the control registers. Avalon-MM slave addresses provide address resolution down to the width of the slave data bus. Because all addresses are byte addresses, this address logically goes down to bit 2. Bits 1 and 0 are 0.
CraByteEnable_i[3:0]	1	Byteenable	Byte enable
CraChipSelect_i	1	Chipselect	Chip select signal to this slave
CraRead_i	1	Read	Read enable
CraWrite_i	1	Write	Write request
CraWriteData_i[31:0]	1	Writedata	Write data

RX Avalon-MM Master Signals

This Avalon-MM master port propagates PCI Express requests to the SOPC Builder system. For the full-feature IP core it propagates requests as bursting reads or writes. For the completer-only IP core, requests are a single dword. [Table 5-26](#) lists the RX Master interface ports.

Table 5-26. Avalon-MM RX Master Interface Signals

Signal SOPC Builder	I/O	Description
RXmRead_o	0	Asserted by the core to request a read.
RXmWrite_o	0	Asserted by the core to request a write to an Avalon-MM slave.
RXmAddress_o[31:0]	0	The address of the Avalon-MM slave being accessed.
RXmWriteData_o[<n>:0]	0	RX data being written to slave. <n> = 63 for the full-featured IP core. <n> = 31 for the completer-only, single dword IP core.
RXmByteEnable_o[<n>:0]	0	Byte enable for write data. <n> = 63 for the full-featured IP core. <n> = 31 for the completer-only, single dword IP core.
RXmBurstCount_o[9:0]	0	The burst count, measured in qwords, of the RX write or read request. The width indicates the maximum data, up to 4 KBytes, that can be requested.
RXmWaitRequest_i	1	Asserted by the external Avalon-MM slave to hold data transfer.
RXmReadData_i[<n>:0]	1	Read data returned from Avalon-MM slave in response to a read request. This data is sent to the IP core through the TX interface. <n> = 7 for the full-featured IP core. <n> = 3 for the completer-only, single dword IP core.
RXmReadDataValid_i	1	Asserted by the system interconnect fabric to indicate that the read data on is valid.
RXmIrq_i	1	Indicates an interrupt request asserted from the system interconnect fabric. This signal is only available when the control register access port is enabled.
RXmIrqNum_i[5:0]	1	Indicates the ID of the interrupt request being asserted. This signal is only available when the control register access port is enabled.
RXmResetRequest_o	0	This reset signal is asserted if any of the following conditions are true: <code>npor</code> , <code>l2_exit</code> , <code>hotrst_exist</code> , <code>dlup_exit</code> , or <code>reset_n</code> are asserted, or <code>ltssm == 5'h10</code> . Refer to Figure 5-42 on page 5-52 for schematic of the reset logic when using the PCI Express IP core in SOPC Builder.

64-Bit Bursting TX Avalon-MM Slave Signals

This optional Avalon-MM bursting slave port propagates requests from the system interconnect fabric to the full-featured PCI Express IP core. Requests from the system interconnect fabric are translated into PCI Express request packets. Incoming requests can be up to 4 KBytes in size. For better performance, Altera recommends using smaller read request size (a maximum 512 bytes).

Table 5–27 lists the TX slave interface ports.

Table 5–27. Avalon-MM TX Slave Interface Signals

Signal SOPC Builder	I/O	Description
TxsChipSelect_i	I	The system interconnect fabric asserts this signal to select the TX slave port.
TxsRead_i	I	Read request asserted by the system interconnect fabric to request a read.
TxsWrite_i	I	Read request asserted by the system interconnect fabric to request a write.
TxsAddress_i[TXS_ADDR_WIDTH-1:0]	I	Address of the read or write request from the external Avalon-MM master. This address translates to 64-bit or 32-bit PCI Express addresses based on the translation table. The TXS_ADDR_WIDTH value is determined when the system is created.
TxBurstCount_i[9:0]	I	Asserted by the system interconnect fabric indicating the amount of data requested. This count is limited to 4 KBytes, the maximum data payload supported by the PCI Express protocol.
TxsWriteData_i[63:0]	I	Write data sent by the external Avalon-MM master to the TX slave port.
TxsByteEnable_i[7:0]	I	Write byte enable for data.
TxsReadDataValid_o	O	Asserted by the bridge to indicate that read data is valid.
TxsReadData_o[63:0]	O	The bridge returns the read data on this bus when the RX read completions for the read have been received and stored in the internal buffer.
TxsWaitRequest_o	O	Asserted by the bridge to hold off write data when running out of buffer space.

Clock Signals

Table 5–28 describes the clock signals for the PCI Express IP cores generated in SOPC Builder.

Table 5–28. Avalon-MM Clock Signals

Signal SOPC Builder	I/O	Description
refclk	I	An external clock source. When you turn on the Use separate clock option on the Avalon Configuration page, the PCI Express protocol layers are driven by an internal clock that is generated from refclk.
clk125_out	O	This clock is exported by the PCI Express IP core. It can be used for logic outside of the IP core. It is not visible to SOPC Builder and cannot be used to drive other Avalon-MM components in the system.
AvlClk_i	I	Avalon-MM global clock. clk connects to AvlClk_i which is the main clock source of the SOPC Builder system. clk is user-specified. It can be generated on the PCB or derived from other logic in the system.

Refer to “Avalon-MM Interface–Hard IP and Soft IP Implementations” on page 7–14 for a complete explanation of the clocking scheme.

Reset and Status Signals


Table 5-29 describes the reset and status signals for the PCI Express IP cores generated in SOPC Builder.

Table 5-29. Avalon-MM Reset and Status Signals

Signal	I/O	Description
pcie_rstn	I	pcie_rstn directly resets all sticky PCI Express IP core configuration registers through the npor input. Sticky registers are those registers that fail to reset in L2 low power mode or upon a fundamental reset.
reset_n	I	reset_n is the system-wide reset which resets all PCI Express IP core circuitry not affected by pcie_rstn/pcie_rstn_export.
suc_spd_neg	O	suc_spd_neg is a status signal which Indicates successful speed negotiation to Gen2 when asserted.

Figure 5-42 shows the PCI Express reset logic for SOPC Builder.

Figure 5-42. PCI Express SOPC Builder Reset Diagram



Note to figure

- (1) The system-wide reset, `reset_n` indirectly resets all PCI Express IP core circuitry not affected by `PCIE_rstn` using the `Reset_n_pcie` signal and the Reset Synchronizer module.
- (2) For a description of the `dl_tssm[4:0]` bus, refer to Table 5-7.

`pcie_rstn` also resets the rest of the PCI Express IP core, but only after the following synchronization process:

1. When `pcie_rstn` asserts, the reset request module asserts `reset_request`, synchronized to the Avalon-MM clock, to the Reset Synchronizer block.
2. The Reset Synchronizer block sends a reset pulse, `Reset_n_pcie`, synchronized to the Avalon-MM clock, to the PCI Express Compiler IP core.

3. The Reset Synchronizer resynchronizes `Reset_n_pcie` to the PCI Express clock to reset the PCI Express Avalon-MM bridge as well as the three PCI Express layers with `srst` and `crst`.
4. The `reset_request` signal deasserts after `Reset_n_pcie` asserts.

The system-wide reset, `reset_n`, resets all PCI Express IP core circuitry not affected by `Pcie_rstn`. However, the reset logic first intercepts the asynchronous `reset_n`, synchronizes it to the Avalon-MM clock, and sends a reset pulse, `Reset_n_pcie` to the PCI Express Compiler IP core. The Reset Synchronizer resynchronizes `Reset_n_pcie` to the PCI Express clock to reset the PCI Express Avalon-MM bridge as well as the three PCI Express layers with `srst` and `crst`.

Physical Layer Interface Signals

This section describes the global PHY support signals which are only present on Arria GX, Arria II GX, Cyclone IV GX, HardCopy IV GX, Stratix II GX, Stratix IV GX or Stratix V GX devices that use an integrated PHY. When selecting an integrated PHY, the MegaWizard Plug-In Manager generates a SERDES variation file, `<variation>_serdes.<v or vhd >`, in addition of the IP core variation file, `<variation>.<v or vhd>`. For Stratix V GX devcies the SERDES entity is included in the PCI Express compiler library files.

Transceiver Control

Table 5-30 describes the transceiver support signals.

Table 5-30. Transceiver Control Signals (Part 1 of 2)

Signal SOPC Builder	I/O	Description
<code>cal_blk_clk</code>	I	The <code>cal_blk_clk</code> input signal is connected to the transceiver calibration block clock (<code>cal_blk_clk</code>) input. All instances of transceivers in the same device must have their <code>cal_blk_clk</code> inputs connected to the same signal because there is only one calibration block per device. This input should be connected to a clock operating as recommended by the <i>The Stratix II GX Transceiver User Guide</i> , the <i>Stratix IV Transceiver Architecture</i> , or the <i>Arria II GX Transceiver Architecture</i> in volume 2 of the <i>Arria II GX Device Handbook</i> . It is also shown in “Arria II GX, Cyclone IV GX, HardCopy IV GX, Stratix IV GX, Stratix V GX x1, x4, or x8 100 MHz Reference Clock” on page 7-8, “Arria GX, Stratix II GX, or Stratix IV GX PHY x1 and x4 and Arria II GX x1, x4, and x8 with 100 MHz Reference Clock” on page 7-12, and “Stratix II GX x8 with 100 MHz Reference Clock” on page 7-13.
<code>gxb_powerdown</code>	I	The <code>gxb_powerdown</code> signal connects to the transceiver calibration block <code>gxb_powerdown</code> input. This input should be connected as recommended by the <i>Stratix II GX Device Handbook</i> or volume 2 of the <i>Stratix IV Device Handbook</i> . When the calibration clock is not used, this input must be tied to ground.

Table 5-30. Transceiver Control Signals (Part 2 of 2)

Signal SOPC Builder	I/O	Description
reconfig_fromgxb[16:0] (Stratix IV GX ×1 and ×4) reconfig_fromgxb[33:0] (Stratix IV GX ×8) reconfig_fromgxb (Stratix II GX, Arria GX) reconfig_togxb[3:0] (Stratix IV GX) reconfig_togxb[2:0] (Stratix II GX, Arria GX) reconfig_clk (Arria II GX, Arria II GZ, Cyclone IV GX)	0 0 I I I	These are the transceiver dynamic reconfiguration signals. Transceiver dynamic reconfiguration is not typically required for PCI Express designs in Stratix II GX or Arria GX devices. These signals may be used for cases in which the PCI Express instance shares a transceiver quad with another protocol that supports dynamic reconfiguration. They may also be used in cases where the transceiver analog controls (V_{OD} , Pre-emphasis, and Manual Equalization) need to be modified to compensate for extended PCI Express interconnects such as cables. In these cases, these signals must be connected as described in the <i>Stratix II GX Device Handbook</i> , otherwise, when unused, the reconfig_clk signal should be tied low, reconfig_togxb tied to b'010 and reconfig_fromgxb left open. For Arria II GX and Stratix IV GX devices, dynamic reconfiguration is required for PCI Express designs to compensate for variations due to process, voltage and temperature. You must connect the ALTGX_RECONFIG instance to the ALTGX instances with receiver channels, in your design using these signals. The maximum frequency of reconfig_clk is 50 MHz. For more information about instantiating the ALTGX_RECONFIG megafunction in your design refer to “Transceiver Offset Cancellation” on page 13-9.
fixedclk	I	A 125 MHz free running clock that you must provide that serves as input to the fixed clock of the transceiver. fixedclk and the 50 MHz reconfig_clk must be free running and not derived from refclk. This signal is used in the hard IP implementation for Arria II GX, Arria II GZ, Cyclone IV GX, HardCopy IV GX, and Stratix IV GX devices.
busy_reconfig_altgxb_reconfig	I	When asserted, indicates that offset calibration is calibrating the transceiver. This signal is used in the hard IP implementation for Arria II GX, Arria II GZ, Cyclone IV GX, HardCopy IV GX, and Stratix IV GX devices.
reset_reconfig_altgxb_reconfig	I	This signal keeps the altgxb_reconfig block in reset till the reconfig_clk and fixedclk are stable.


The input signals listed in Table 5-31 connect from the user application directly to the transceiver instance.

Table 5-31. Transceiver Control Signal Use

Signal SOPC Builder	Arria GX	Arria II GX	Cyclone IV GX	HardCopy IV GX	Stratix II GX	Stratix IV GX	Stratix V GX (1)
cal_blk_clk	Yes	Yes	Yes	Yes	Yes	Yes	No
reconfig_clk	Non-functional	Yes	Yes	Yes	Yes	Yes	No
reconfig_togxb	Non-functional	Yes	Yes	Yes	Yes	Yes	No
reconfig_fromgxb	Non-functional	Yes	Yes	Yes	Yes	Yes	No

Note to Table 5-31:

(1) Stratix V GX uses a different mechanism to reconfigure transceiver settings.

 For more information refer to the *Stratix II GX ALT2GXB_RECONFIG Megafunction User Guide*, the *Transceiver Configuration Guide* in volume 3 of the *Stratix IV Device Handbook*, or *AN 558: Implementing Dynamic Reconfiguration in Arria II GX Devices* as appropriate.

The following sections describe signals for the three possible types of physical interfaces (1-bit, 20-bit, or PIPE). Refer to [Figure 5-1 on page 5-2](#), [Figure 5-2 on page 5-3](#), [Figure 5-3 on page 5-4](#), and [Figure 5-40 on page 5-47](#) for pinout diagrams of all of the PCI Express IP core variants.

Serial Interface Signals

[Table 5-32](#) describes the serial interface signals. These signals are available if you use the Arria GX PHY, Arria II GX PHY, Stratix II GX PHY, Stratix IV GX or the Stratix V GX PHY.

Table 5-32. 1-Bit Interface Signals

Signal SOPC Builder	I/O	Description
tx_out[0:7]	0	Transmit input. These signals are the serial outputs of lane 0-7.
rx_in<0:7>	1	Receive input. These signals are the serial inputs of lane 0-7.
pipe_mode	1	pipe_mode selects whether the IP core uses the PIPE interface or the 1-bit interface. Setting pipe_mode to a 1 selects the PIPE interface, setting it to 0 selects the 1-bit interface. When simulating, you can set this signal to indicate which interface is used for the simulation. When compiling your design for an Altera device, set this signal to 0.
xphy_pll_areset	1	Reset signal to reset the PLL associated with the PCI Express IP core.
xphy_pll_locked	0	Asserted to indicate that the IP core PLL has locked. May be used to implement an optional reset controller to guarantee that the external PHY and PLL are stable before bringing the PCI Express IP core out of reset. For PCI Express IP cores that require a PLL, the following sequence of events guarantees the IP core comes out of reset: <ul style="list-style-type: none"> a. Deassert xphy_pll_areset to the PLL in the PCI Express IP core. b. Wait for xphy_pll_locked to be asserted c. Deassert reset signal to the PCI Express IP core

Note to Table 5-32:

- (1) The ×1 IP core only has lane 0. The ×4 IP core only has lanes 0-3.

For the soft IP implementation of the ×1 IP core any channel of any transceiver block can be assigned for the serial input and output signals. For the hard IP implementation of the ×1 IP core the serial input and output signals must use channel 0 of the Master Transceiver Block associated with that hard IP block.


For the ×4 IP core the serial inputs (rx_in[0-3]) and serial outputs (tx_out[0-3]) must be assigned to the pins associated with the like-number channels of the transceiver block. The signals rx_in[0]/tx_out[0] must be assigned to the pins associated with channel 0 of the transceiver block, rx_in[1]/tx_out[1] must be assigned to the pins associated with channel 1 of the transceiver block, and so on. Additionally, the ×4 hard IP implementation must use the four channels of the Master Transceiver Block associated with that hard IP block.

For the ×8 IP core the serial inputs (rx_in[0-3]) and serial outputs (tx_out[0-3]) must be assigned to the pins associated with the like-number channels of the Master Transceiver Block. The signals rx_in[0]/tx_out[0] must be assigned to the pins associated with channel 0 of the Master Transceiver Block, rx_in[1]/tx_out[1] must be assigned to the pins associated with channel 1 of the Master Transceiver Block, and so on. The serial inputs (rx_in[4-7]) and serial outputs (tx_out[4-7]) must be

assigned in order to the pins associated with channels 0-3 of the Slave Transceiver Block. The signals `rx_in[4]/tx_out[4]` must be assigned to the pins associated with channel 0 of the Slave Transceiver Block, `rx_in[5]/tx_out[5]` must be assigned to the pins associated with channel 1 of the Slave Transceiver Block, and so on.

Figure 5-43 illustrates this connectivity.

Figure 5-43. Two PCI Express ×8 Links in a Four Transceiver Block Device



Note to Figure 5-43:

(1) This connectivity is specified in `<variation>_serdes.<v or vhd>`



You must verify the location of the master transceiver block before making pin assignments for the hard IP implementation of the PCI Express IP core.



Refer to [Pin-out Files for Altera Devices](#) for pin-out tables for all Altera devices in .pdf, .txt, and .xls formats.



Refer to Volume 2 of the *Arria GX Device Handbook*, Volume 2 of *Arria II Device Handbook*, the *Stratix II GX Transceiver User Guide*, or Volume 2 of the *Stratix IV Device Handbook*, or the “Transceiver Clocking and Channel Placement Guidelines” in for more information about the transceiver blocks.

PIPE Interface Signals

The ×1 and ×4 soft IP implementation of the IP core is compliant with the 16-bit version of the PIPE interface, enabling use of an external PHY. The ×8 soft IP implementation of the IP core is compliant with the 8-bit version of the PIPE interface. These signals are available even when you select a device with an internal PHY so that you can simulate using both the one-bit and the PIPE interface. Typically, simulation is much faster using the PIPE interface. For hard IP implementations, the 8-bit PIPE interface is also available for simulation purposes. However, it is not possible to use the hard IP PIPE interface in an actual device. Table 5-33 describes the PIPE interface signals used for a standard 16-bit SDR or 8-bit SDR interface. These interfaces are used

for simulation of the PIPE interface for variations using an internal transceiver. In Table 5-33, signals that include lane number 0 also exist for lanes 1-7, as marked in the table. Refer to Chapter 14, External PHYs for descriptions of the slightly modified PIPE interface signalling for use with specific external PHYs. The modifications include DDR signalling and source synchronous clocking in the TX direction.

Table 5-33. PIPE Interface Signals (Part 1 of 2)

Signal SOPC Builder	I/O	Description
txdata<n>_ext[15:0]	0	Transmit data <n> (2 symbols on lane <n>). This bus transmits data on lane <n>. The first transmitted symbol is txdata_ext[7:0] and the second transmitted symbol is txdata0_ext[15:8]. For the 8-bit PIPE mode only txdata<n>_ext[7:0] is available.
txdatak<n>_ext[1:0] (1)	0	Transmit data control <n> (2 symbols on lane <n>). This signal serves as the control bit for txdata<n>_ext; txdatak<n>_ext[0] for the first transmitted symbol and txdatak<n>_ext[1] for the second (8B10B encoding). For 8-bit PIPE mode only the single bit signal txdatak<n>_ext is available.
txdetectrx<n>_ext (1)	0	Transmit detect receive <n>. This signal tells the PHY layer to start a receive detection operation or to begin loopback.
txelecidle<n>_ext (1)	0	Transmit electrical idle <n>. This signal forces the transmit output to electrical idle.
txcompl<n>_ext (1)	0	Transmit compliance <n>. This signal forces the running disparity to negative in compliance mode (negative COM character).
rxpolarity<n>_ext (1)	0	Receive polarity <n>. This signal instructs the PHY layer to do a polarity inversion on the 8B10B receiver decoding block.
powerdown<n>_ext[1:0] (1)	0	Power down <n>. This signal requests the PHY to change its power state to the specified state (P0, P0s, P1, or P2).
tx_pipemargin	0	Transmit V _{OD} margin selection. The PCI Express IP core hard IP sets the value for this signal based on the value from the Link Control 2 Register. Available for simulation only.
tx_pipedeemph	0	Transmit de-emphasis selection. In PCI Express Gen2 (5 Gbps) mode it selects the transmitter de-emphasis: <ul style="list-style-type: none"> ■ 1'b0: -6 dB ■ 1'b1: -3.5 dB The PCI Express IP core hard IP sets the value for this signal based on the indication received from the other end of the link during the Training Sequences (TS). You do not need to change this value.
rxdata<n>_ext[15:0] (1) (2)	1	Receive data <n> (2 symbols on lane <n>). This bus receives data on lane <n>. The first received symbol is rxdata<n>_ext[7:0] and the second is rxdata<n>_ext[15:8]. For the 8 Bit PIPE mode only rxdata<n>_ext[7:0] is available.
rxdatak<n>_ext[1:0] (1) (2)	1	Receive data control <n> (2 symbols on lane <n>). This signal separates control and data symbols. The first symbol received is aligned with rxdatak<n>_ext[0] and the second symbol received is aligned with rxdata<n>_ext[1]. For the 8 Bit PIPE mode only the single bit signal rxdatak<n>_ext is available.
rxvalid<n>_ext (1) (2)	1	Receive valid <n>. This symbol indicates symbol lock and valid data on rxdata<n>_ext and rxdatak<n>_ext.

Table 5-33. PIPE Interface Signals (Part 2 of 2)

Signal SOPC Builder	I/O	Description
phystatus<n>_ext (1) (2)	I	PHY status <n>. This signal communicates completion of several PHY requests.
rxelecidle<n>_ext (1) (2)	I	Receive electrical idle <n>. This signal forces the receive output to electrical idle.
rxstatus<n>_ext[2:0] (1) (2)	I	Receive status <n>. This signal encodes receive status and error codes for the receive data stream and receiver detection.
pipe_rstn	O	Asynchronous reset to external PHY. This signal is tied high and expects a pull-down resistor on the board. During FPGA configuration, the pull-down resistor resets the PHY and after that the FPGA drives the PHY out of reset. This signal is only on IP cores configured for the external PHY.
pipe_txclk	O	Transmit datapath clock to external PHY. This clock is derived from <code>refclk</code> and it provides the source synchronous clock for the transmit data of the PHY.
rate_ext	O	When asserted, indicates the interface is operating at the 5.0 Gbps rate. This signal is available for simulation purposes only in the hard IP implementation.

Note to Table 5-33:

- (1) where <n> is the lane number ranging from 0-7
- (2) For variants that use the internal transceiver, these signals are for simulation only. For Quartus II software compilation, these pipe signals can be left floating.

Test Signals

The `test_in` and `test_out` busses provide run-time control and monitoring of the internal state of the IP cores. Table 5-35 describes the test signals for the hard IP implementation.



Altera recommends that you use the `test_out` and `test_in` signals for debug or non-critical status monitoring purposes such as LED displays of PCIe link status. They should not be used for design function purposes. Use of these signals will make it more difficult to close timing on the design. The signals have not been rigorously verified and will not function as documented in some corner cases.

The debug signals provided on `test_out` depend on the setting of `test_in[11:8]`. provides the encoding for `test_in`.

Table 5-34. Decoding of test_in[11:8]

test_in[11:8] Value	Signal Group
4'b0011	PIPE Interface Signals
All other values	Reserved

Test Interface Signals—Hard IP Implementation

Table 5-35. Test Interface Signals—Hard IP Implementation

Signal	I/O	Description
test_in[39:0] (hard IP)	I	<p>The test_in bus provides runtime control for specific IP core features. For normal operation, this bus can be driven to all 0's. The following bits are defined:</p> <ul style="list-style-type: none"> [0]—Simulation mode. This signal can be set to 1 to accelerate initialization by changing many initialization count. [4:1]—reserved. <p>[6:5] Compliance test mode. Disable/force compliance mode:</p> <ul style="list-style-type: none"> ■ bit 0—when set, prevents the LTSSM from entering compliance mode. Toggling this bit controls the entry and exit from the compliance state, enabling the transmission of Gen1 and Gen2 compliance patterns. ■ bit 1—forces compliance mode. Forces entry to compliance mode when timeout is reached in polling.active state (and not all lanes have detected their exit condition). <p>[11:8]— b'0011. [15:13]—lane select. [31:16, 12]—reserved. [32] Compliance mode test switch. When set to 1, the IP core is in compliance mode which is used for Compliance Base Board testing (CBB) testing. When set to 0, the IP core is in operates normally. Connect this signal to a switch to turn on and off compliance mode. Refer to the <i>PCI Express High Performance Reference Design</i> for an actual coding example to specify CBB tests.</p>
test_out[63:0] or [8:0]	O	<p>The test_out bus allows you to monitor the PIPE interface. (1) (2) If you select the 9-bit test_out bus width, a subset of the 64-bit test bus is brought out as follows:</p> <ul style="list-style-type: none"> ■ bits [8:5] = test_out[28:25]Reserved. ■ bits [4:0] = test_out[4:0] txdata[3:0] <p>The following bits are defined:</p> <ul style="list-style-type: none"> ■ [7:0]—txdata ■ [8]—txdatak ■ [9]—txdetectrx ■ [10]—txelecidle ■ [11]—txcompl ■ [12]—rxpolarity ■ [14:13]—powerdown ■ [22:15]—rxdata ■ [23]—rxdatak ■ [24]—rxvalid ■ [63:25]—Reserved.

Note to Table 5-35:

- (1) All signals are per lane.
- (2) Refer to "PIPE Interface Signals" on page 5-57 for definitions of the PIPE interface signals.

Test Interface Signals—Soft IP Implementation

Table 5-36 describes the test signals for the soft IP implementation.

Table 5-36. Test Interface Signals—Soft IP Implementation


Signal	I/O	Description
test_in[31:0]	I	<p>The test_in bus provides runtime control for specific IP core features. For normal operation, this bus can be driven to all 0's. The following bits are defined:</p> <p>[0]—Simulation mode. This signal can be set to 1 to accelerate MegaCore function initialization by changing many initialization count.</p> <p>[4:1]—reserved.</p> <p>[6:5] Compliance test mode. Disable/force compliance mode:</p> <ul style="list-style-type: none"> ■ bit 0—completely disables compliance mode; never enter compliance mode. ■ bit 1—forces compliance mode. Forces entry to compliance mode when timeout is reached in polling.active state (and not all lanes have detected their exit condition). <p>[11:8]—hardwired to b'0011.</p> <p>[15:13]—selects the lane.</p> <p>[32:16, 12]—reserved.</p>
test_out[511:0] or [8:0] for x1 or x4 test_out[127:0] or [8:0] for x8	O	<p>The test_out bus allows you to monitor the PIPE interface. When you choose the 9-bit test_out bus width, a subset of the test_out signals are brought out as follows:</p> <ul style="list-style-type: none"> ■ bits[4:0] = test_out[4:0] on the x8 IP core. ■ bits[4:0] = test_out[324:320] on the x4/x1 IP core. ■ bits[8:5] = test_out[91:88] on the x8 IP core. ■ bits[8:5] = test_out[411:408] on the x4/x1 IP core. <p>The following bits are defined when you choose the larger bus:</p> <ul style="list-style-type: none"> ■ [7:0]—txdata. ■ [8]—txdatak. ■ [9]—txdetectrx. ■ [10]—txelecidle. ■ [11]—txcompl. ■ [12]—rxpolarity. ■ [14:13]—powerdown. ■ [22:15]—rxdata. ■ [23]—rxdatak. ■ [24]—rxvalid. ■ [63:25]—reserved.

This section describes registers that you can access the PCI Express configuration space and the Avalon-MM bridge control registers. It includes the following sections:

- Configuration Space Register Content
- PCI Express Avalon-MM Bridge Control Register Content
- Comprehensive Correspondence between Config Space Registers and PCIe Spec Rev 2.0

Configuration Space Register Content

Table 6–1 shows the common configuration space header. The following tables provide more details.

 For comprehensive information about these registers, refer to Chapter 7 of the *PCI Express Base Specification Revision 1.0a, 1.1 or 2.0* depending on the version you specify on the **System Setting** page of the MegaWizard interface.


 To facilitate finding additional information about these PCI Express registers, the following tables provide the name of the corresponding section in the *PCI Express Base Specification Revision 2.0*.

Table 6–1. Common Configuration Space Header (Part 1 of 2)

Byte Offset	31:24	23:16	15:8	7:0
0x000:0x03C	PCI Type 0 configuration space header (refer to Table 6–2 for details.)			
0x000:0x03C	PCI Type 1 configuration space header (refer to Table 6–3 for details.)			
0x040:0x04C	Reserved			
0x050:0x05C	MSI capability structure, version 1.0a and 1.1 (refer to Table 6–4 for details.)			
0x068:0x070	MSI–X capability structure, version 2.0 (refer to Table 6–5 for details.)			
0x070:0x074	Reserved			
0x078:0x07C	Power management capability structure (refer to Table 6–6 for details.)			
0x080:0x0B8	PCI Express capability structure (refer to Table 6–7 for details.)			
0x080:0x0B8	PCI Express capability structure (refer to Table 6–8 for details.)			
0x0B8:0x0FC	Reserved			
0x094:0x0FF	Root port			
0x100:0x16C	Virtual channel capability structure (refer to Table 6–9 for details.)			
0x170:0x17C	Reserved			
0x180:0x1FC	Virtual channel arbitration table			
0x200:0x23C	Port VC0 arbitration table (Reserved)			
0x240:0x27C	Port VC1 arbitration table (Reserved)			
0x280:0x2BC	Port VC2 arbitration table (Reserved)			

Table 6-1. Common Configuration Space Header (Part 2 of 2)

Byte Offset	31:24	23:16	15:8	7:0
0x2C0:0x2FC	Port VC3 arbitration table (Reserved)			
0x300:0x33C	Port VC4 arbitration table (Reserved)			
0x340:0x37C	Port VC5 arbitration table (Reserved)			
0x380:0x3BC	Port VC6 arbitration table (Reserved)			
0x3C0:0x3FC	Port VC7 arbitration table (Reserved)			
0x400:0x7FC	Reserved			
0x800:0x834	Implement advanced error reporting (optional)			
0x838:0xFFF	Reserved			

Table 6-2 describes the type 0 configuration settings.



In the following tables, the names of fields that are defined by parameters in the parameter editor are links to the description of that parameter. These links appear as green text.

Table 6-2. PCI Type 0 Configuration Space Header (Endpoints), Rev2 Spec: Type 0 Configuration Space Header

Byte Offset	31:24	23:16	15:8	7:0
0x000	Device ID		Vendor ID	
0x004	Status		Command	
0x008	Class code			Revision ID
0x00C	0x00	Header Type (Port type)	0x00	Cache Line Size
0x010	BAR Table (BAR0)			
0x014	BAR Table (BAR1)			
0x018	BAR Table (BAR2)			
0x01C	BAR Table (BAR3)			
0x020	BAR Table (BAR4)			
0x024	BAR Table (BAR5)			
0x028	Reserved			
0x02C	Subsystem ID		Subsystem vendor ID	
0x030	Expansion ROM base address			
0x034	Reserved			Capabilities Pointer
0x038	Reserved			
0x03C	0x00	0x00	Interrupt Pin	Interrupt Line

Note to Table 6-2:

- Refer to Table 6-23 on page 6-12 for a comprehensive list of correspondences between the configuration space registers and the *PCI Express Base Specification 2.0*.

Table 6-3 describes the type 1 configuration settings.

Table 6-3. PCI Type 1 Configuration Space Header (Root Ports) , Rev2 Spec: Type 1 Configuration Space Header

Byte Offset	31:24	23:16	15:8	7:0
0x000	Device ID		Vendor ID	
0x004	Status		Command	
0x008	Class code			Revision ID
0x00C	BIST	Header Type	Primary Latency Timer	Cache Line Size
0x010	BAR Table (BAR0)			
0x014	BAR Table (BAR1)			
0x018	Secondary Latency Timer	Subordinate Bus Number	Secondary Bus Number	Primary Bus Number
0x01C	Secondary Status		I/O Limit	I/O Base
0x020	Memory Limit		Memory Base	
0x024	Prefetchable Memory Limit		Prefetchable Memory Base	
0x028	Prefetchable Base Upper 32 Bits			
0x02C	Prefetchable Limit Upper 32 Bits			
0x030	I/O Limit Upper 16 Bits		I/O Base Upper 16 Bits	
0x034	Reserved			Capabilities Pointer
0x038	Expansion ROM Base Address			
0x03C	Bridge Control		Interrupt Pin	Interrupt Line

Note to Table 6-3:

- Refer to Table 6-23 on page 6-12 for a comprehensive list of correspondences between the configuration space registers and the *PCI Express Base Specification 2.0*.

Table 6-4 describes the MSI capability structure.

Table 6-4. MSI Capability Structure, Rev2 Spec: MSI and MSI-X Capability Structures

Byte Offset	31:24	23:16	15:8	7:0
0x050	Message Control Configuration MSI Control Status Register Field Descriptions		Next Cap Ptr	Capability ID
0x054	Message Address			
0x058	Message Upper Address			
0x05C	Reserved		Message Data	

Note to Table 6-4:

- Refer to Table 6-23 on page 6-12 for a comprehensive list of correspondences between the configuration space registers and the *PCI Express Base Specification 2.0*.

Table 6-5 describes the MSI-X capability structure.

Table 6-5. MSI-X Capability Structure, Rev2 Spec: MSI and MSI-X Capability Structures

Byte Offset	31:24	23:16	15:8	7:3	2:0
0x068	Message Control MSI-X Table size[26:16]		Next Cap Ptr	Capability ID	
0x06C	MSI-X Table Offset				BIR

Note to Table 6-5:

- (1) Refer to Table 6-23 on page 6-12 for a comprehensive list of correspondences between the configuration space registers and the *PCI Express Base Specification 2.0*.

Table 6-6 describes the power management capability structure.

Table 6-6. Power Management Capability Structure, Rev2 Spec: Power Management Capability Structure

Byte Offset	31:24	23:16	15:8	7:0
0x078	Capabilities Register		Next Cap PTR	Cap ID
0x07C	Data	PM Control/Status Bridge Extensions	Power Management Status & Control	

Note to Table 6-6:

- (1) Refer to Table 6-23 on page 6-12 for a comprehensive list of correspondences between the configuration space registers and the *PCI Express Base Specification 2.0*.

Table 6-7 describes the PCI Express capability structure for specification versions 1.0a and 1.1.

Table 6-7. PCI Express Capability Structure Version 1.0a and 1.1 (Note 1), Rev2 Spec: PCI Express Capabilities Register and PCI Express Capability List Register

Byte Offset	31:24	23:16	15:8	7:0
0x080	PCI Express Capabilities Register		Next Cap Pointer	PCI Express Cap ID
0x084	Device Capabilities			
0x088	Device Status		Device Control	
0x08C	Link Capabilities			
0x090	Link Status		Link Control	
0x094	Slot Capabilities			
0x098	Slot Status		Slot Control	
0x09C	Reserved		Root Control	
0x0A0	Root Status			

Note to Table 6-7:

- (1) Reserved and preserved. As per the *PCI Express Base Specification 1.1*, this register is reserved for future RW implementations. Registers are read-only and must return 0 when read. Software must preserve the value read for writes to bits.
- (2) Refer to Table 6-23 on page 6-12 for a comprehensive list of correspondences between the configuration space registers and the *PCI Express Base Specification 2.0*.

Table 6-8 describes the PCI Express capability structure for specification version 2.0.

Table 6-8. PCI Express Capability Structure Version 2.0, Rev2 Spec: PCI Express Capabilities Register and PCI Express Capability List Register

Byte Offset	31:16	15:8	7:0
0x080	PCI Express Capabilities Register	Next Cap Pointer	PCI Express Cap ID
0x084	Device Capabilities		
0x088	Device Status	Device Control 2	
0x08C	Link Capabilities		
0x090	Link Status	Link Control	
0x094	Slot Capabilities		
0x098	Slot Status	Slot Control	
0x09C	Root Capabilities	Root Control	
0x0A0	Root Status		
0x0A4	Device Capabilities 2		
0x0A8	Device Status 2	Device Control 2 Implement completion timeout disable	
0x0AC	Link Capabilities 2		
0x0B0	Link Status 2	Link Control 2	
0x0B4	Slot Capabilities 2		
0x0B8	Slot Status 2	Slot Control 2	

Note to Table 6-8:

- (1) Registers not applicable to a device are reserved.
- (2) Refer to Table 6-23 on page 6-12 for a comprehensive list of correspondences between the configuration space registers and the *PCI Express Base Specification 2.0*.

Table 6-9 describes the virtual channel capability structure.

Table 6-9. Virtual Channel Capability Structure, Rev2 Spec: Virtual Channel Capability (Part 1 of 2)

Byte Offset	31:24	23:16	15:8	7:0
0x100	Next Cap PTR	Vers.	Extended Cap ID	
0x104	ReservedP		Port VC Cap 1 Number of low-priority VCs	
0x108	VAT offset	ReservedP		VC arbit. cap
0x10C	Port VC Status		Port VC control	
0x110	PAT offset 0 (31:24)	VC Resource Capability Register (0)		
0x114	VC Resource Control Register (0)			
0x118	VC Resource Status Register (0)		ReservedP	
0x11C	PAT offset 1 (31:24)	VC Resource Capability Register (1)		
0x120	VC Resource Control Register (1)			
0x124	VC Resource Status Register (1)		ReservedP	
	...			
0x164	PAT offset 7 (31:24)	VC Resource Capability Register (7)		

Table 6–9. Virtual Channel Capability Structure, Rev2 Spec: Virtual Channel Capability (Part 2 of 2)

Byte Offset	31:24	23:16	15:8	7:0
0x168	VC Resource Control Register (7)			

Note to Table 6–9:

- (1) Refer to Table 6–23 on page 6–12 for a comprehensive list of correspondences between the configuration space registers and the *PCI Express Base Specification 2.0*.

Table 6–10 describes the PCI Express advanced error reporting extended capability structure.

Table 6–10. PCI Express Advanced Error Reporting Extended Capability Structure, Rev2 Spec: Advanced Error Reporting Capability

Byte Offset	31:24	23:16	15:8	7:0
0x800	PCI Express Enhanced Capability Header			
0x804	Uncorrectable Error Status Register			
0x808	Uncorrectable Error Mask Register			
0x80C	Uncorrectable Error Severity Register			
0x810	Correctable Error Status Register			
0x814	Correctable Error Mask Register			
0x818	Advanced Error Capabilities and Control Register			
0x81C	Header Log Register			
0x82C	Root Error Command			
0x830	Root Error Status			
0x834	Error Source Identification Register		Correctable Error Source ID Register	

Note to Table 6–10:

- (1) Refer to Table 6–23 on page 6–12 for a comprehensive list of correspondences between the configuration space registers and the *PCI Express Base Specification 2.0*.

PCI Express Avalon-MM Bridge Control Register Content


Control and status registers in the PCI Express Avalon-MM bridge are implemented in the CRA slave module. The control registers are accessible through the Avalon-MM slave port of the CRA slave module. This module is optional; however, you must include it to access the registers.

The control and status register space is 16KBytes. Each 4 KByte sub-region contains a specific set of functions, which may be specific to accesses from the PCI Express root complex only, from Avalon-MM processors only, or from both types of processors. Because all accesses come across the system interconnect fabric—requests from the PCI Express IP core are routed through the interconnect fabric—hardware does not enforce restrictions to limit individual processor access to specific regions. However, the regions are designed to enable straight-forward enforcement by processor software.

The four subregions are described [Table 6-11](#):

Table 6-11. Avalon-MM Control and Status Register Address Spaces

Address Range	Address Space Usage
0x0000-0x0FFF	Registers typically intended for access by PCI Express processors only. This includes PCI Express interrupt enable controls, Write access to the PCI Express Avalon-MM bridge mailbox registers, and read access to Avalon-MM-to-PCI Express mailbox registers.
0x1000-0x1FFF	Avalon-MM-to-PCI Express address translation tables. Depending on the system design these may be accessed by PCI Express processors, Avalon-MM processors, or both.
0x2000-0x2FFF	Reserved.
0x3000-0x3FFF	Registers typically intended for access by Avalon-MM processors only. These include Avalon-MM Interrupt enable controls, write access to the Avalon-MM-to-PCI Express mailbox registers, and read access to PCI Express Avalon-MM bridge mailbox registers.

 The data returned for a read issued to any undefined address in this range is unpredictable.

The complete map of PCI Express Avalon-MM bridge registers is shown in [Table 6-12](#):

Table 6-12. PCI Express Avalon-MM Bridge Register Map

Address Range	Register
0x0040	PCI Express Interrupt Status Register
0x0050	PCI Express Interrupt Enable Register
0x0800-0x081F	PCI Express Avalon-MM Bridge Mailbox Registers, read/write
0x0900-0x091F	Avalon-MM-to-PCI Express Mailbox Registers, read-only
0x1000-0x1FFF	Avalon-MM-to PCI Express Address Translation Table
0x3060	Avalon-MM Interrupt Status Register
0x3070	Avalon-MM Interrupt Enable Register
0x3A00-0x3A1F	Avalon-MM-to-PCI Express Mailbox Registers, read/write
0x3B00-0x3B1F	PCI Express Avalon-MM Bridge Mailbox Registers, read-only

Avalon-MM to PCI Express Interrupt Registers

The registers in this section contain status of various signals in the PCI Express Avalon-MM bridge logic and allow PCI Express interrupts to be asserted when enabled. These registers can be accessed by other PCI Express root complexes only; however, hardware does not prevent other Avalon-MM masters from accessing them.

[Table 6-13](#) shows the status of all conditions that can cause a PCI Express interrupt to be asserted.

Table 6-13. Avalon-MM to PCI Express Interrupt Status Register (Part 1 of 2)

Address: 0x0040

Bit	Name	Access	Description
31:24	Reserved	—	—
23	A2P_MAILBOX_INT7	RW1C	1 when the A2P_MAILBOX7 is written to
22	A2P_MAILBOX_INT6	RW1C	1 when the A2P_MAILBOX6 is written to

Table 6–13. Avalon-MM to PCI Express Interrupt Status Register (Part 2 of 2)**Address: 0x0040**

Bit	Name	Access	Description
21	A2P_MAILBOX_INT5	RW1C	1 when the A2P_MAILBOX5 is written to
20	A2P_MAILBOX_INT4	RW1C	1 when the A2P_MAILBOX4 is written to
19	A2P_MAILBOX_INT3	RW1C	1 when the A2P_MAILBOX3 is written to
18	A2P_MAILBOX_INT2	RW1C	1 when the A2P_MAILBOX2 is written to
17	A2P_MAILBOX_INT1	RW1C	1 when the A2P_MAILBOX1 is written to
16	A2P_MAILBOX_INT0	RW1C	1 when the A2P_MAILBOX0 is written to
15:14	Reserved	—	—
13:8	AVL_IRQ_INPUT_VECTOR	RO	Avalon-MM interrupt input vector. When an Avalon-MM IRQ is being signaled (AVL_IRQ_ASSERTED = 1), this register indicates the current highest priority Avalon-MM IRQ being asserted. This value changes as higher priority interrupts are asserted and deasserted. This register stores the value of the RXmIrqNum_i input signal.
7	AVL_IRQ_ASSERTED	RO	Current value of the Avalon-MM interrupt (IRQ) input ports to the Avalon-MM RX master port: 0 – Avalon-MM IRQ is not being signaled. 1 – Avalon-MM IRQ is being signaled.
6:0	Reserved	—	—

A PCI Express interrupt can be asserted for any of the conditions registered in the PCI Express interrupt status register by setting the corresponding bits in the Avalon-MM-to-PCI Express interrupt enable register (Table 6–14). Either MSI or legacy interrupts can be generated as explained in the section “[Generation of PCI Express Interrupts](#)” on page 4–22.

PCI Express Mailbox Registers

Table 6–14. Avalon-MM to PCI Express Interrupt Enable Register**Address: 0x0050**

Bits	Name	Access	Description
[31:24]	Reserved	—	—
[23:16]	A2P_MB_IRQ	RW	Enables generation of PCI Express interrupts when a specified mailbox is written to by an external Avalon-MM master.
[15:8]	Reserved	—	—
[7]	AVL_IRQ	RW	Enables generation of PCI Express interrupts when RXmIrq_i is asserted
[6:0]	Reserved	—	—

The PCI Express root complex typically requires write access to a set of PCI Express-to-Avalon-MM mailbox registers and read-only access to a set of Avalon-MM-to-PCI Express mailbox registers. There are eight mailbox registers available.

The PCI Express-to-Avalon-MM mailbox registers are writable at the addresses shown in Table 6-15. Writing to one of these registers causes the corresponding bit in the Avalon-MM interrupt status register to be set to a one.

Table 6-15. PCI Express-to-Avalon-MM Mailbox Registers, Read/Write **Address Range: 0x800-0x0815**

Address	Name	Access	Description
0x0800	P2A_MAILBOX0	RW	PCI Express-to-Avalon-MM Mailbox 0
0x0804	P2A_MAILBOX1	RW	PCI Express-to-Avalon-MM Mailbox 1
0x0808	P2A_MAILBOX2	RW	PCI Express-to-Avalon-MM Mailbox 2
0x080C	P2A_MAILBOX3	RW	PCI Express-to-Avalon-MM Mailbox 3
0x0810	P2A_MAILBOX4	RW	PCI Express-to-Avalon-MM Mailbox 4
0x0814	P2A_MAILBOX5	RW	PCI Express-to-Avalon-MM Mailbox 5
0x0818	P2A_MAILBOX6	RW	PCI Express-to-Avalon-MM Mailbox 6
0x081C	P2A_MAILBOX7	RW	PCI Express-to-Avalon-MM Mailbox 7

The Avalon-MM-to-PCI Express mailbox registers are read at the addresses shown in Table 6-16. The PCI Express root complex should use these addresses to read the mailbox information after being signaled by the corresponding bits in the PCI Express interrupt enable register.

Table 6-16. Avalon-MM-to-PCI Express Mailbox Registers, read-only **Address Range: 0x0900-0x091F**

Address	Name	Access	Description
0x0900	A2P_MAILBOX0	RO	Avalon-MM-to-PCI Express Mailbox 0
0x0904	A2P_MAILBOX1	RO	Avalon-MM-to-PCI Express Mailbox 1
0x0908	A2P_MAILBOX2	RO	Avalon-MM-to-PCI Express Mailbox 2
0x090C	A2P_MAILBOX3	RO	Avalon-MM-to-PCI Express Mailbox 3
0x0910	A2P_MAILBOX4	RO	Avalon-MM-to-PCI Express Mailbox 4
0x0914	A2P_MAILBOX5	RO	Avalon-MM-to-PCI Express Mailbox 5
0x0918	A2P_MAILBOX6	RO	Avalon-MM-to-PCI Express Mailbox 6
0x091C	A2P_MAILBOX7	RO	Avalon-MM-to-PCI Express Mailbox 7

Avalon-MM-to-PCI Express Address Translation Table

The Avalon-MM-to-PCI Express address translation table is writable using the CRA slave port if dynamic translation is enabled.

Each entry in the PCI Express address translation table (Table 6-17) is 8 bytes wide, regardless of the value in the current PCI Express address width parameter. Therefore, register addresses are always the same width, regardless of PCI Express address width.

Table 6-17. Avalon-MM-to-PCI Express Address Translation Table **Address Range: 0x1000-0x1FFF**

Address	Bits	Name	Access	Description
0x1000	[1:0]	A2P_ADDR_SPACE0	RW	Address space indication for entry 0. Refer to Table 6-18 for the definition of these bits.
	[31:2]	A2P_ADDR_MAP_LO0	RW	Lower bits of Avalon-MM-to-PCI Express address map entry 0.
0x1004	[31:0]	A2P_ADDR_MAP_HI0	RW	Upper bits of Avalon-MM-to-PCI Express address map entry 0.
0x1008	[1:0]	A2P_ADDR_SPACE1	RW	Address space indication for entry 1. Refer to Table 6-18 for the definition of these bits.
	[31:2]	A2P_ADDR_MAP_LO1	RW	Lower bits of Avalon-MM-to-PCI Express address map entry 1. This entry is only implemented if number of table entries is greater than 1.
0x100C	[31:0]	A2P_ADDR_MAP_HI1	RW	Upper bits of Avalon-MM-to-PCI Express address map entry 1. This entry is only implemented if the number of table entries is greater than 1.

Note to Table 6-17:

- (1) These table entries are repeated for each address specified in the **Number of address pages** parameter (Table 3-6 on page 3-14). If **Number of address pages** is set to the maximum of 512, 0x1FF8 contains A2P_ADDR_MAP_LO511 and 0x1FFC contains A2P_ADDR_MAP_HI511.

The format of the address space field (A2P_ADDR_SPACE_n) of the address translation table entries is shown in Table 6-18.

Table 6-18. PCI Express Avalon-MM Bridge Address Space Bit Encodings

Value (Bits 1:0)	Indication
00	Memory Space, 32-bit PCI Express address. 32-bit header is generated. Address bits 63:32 of the translation table entries are ignored.
01	Memory space, 64-bit PCI Express address. 64-bit address header is generated.
10	Reserved
11	Reserved

PCI Express to Avalon-MM Interrupt Status and Enable Registers

The registers in this section contain status of various signals in the PCI Express Avalon-MM bridge logic and allow Avalon interrupts to be asserted when enabled. A processor local to the system interconnect fabric that processes the Avalon-MM interrupts can access these registers. These registers must not be accessed by the PCI Express Avalon-MM bridge master ports; however, there is nothing in the hardware that prevents this.

The interrupt status register (Table 6–19) records the status of all conditions that can cause an Avalon-MM interrupt to be asserted.

Table 6–19. PCI Express to Avalon-MM Interrupt Status Register **Address: 0x3060**

Bits	Name	Access	Description
[15:0]	Reserved	—	—
[16]	P2A_MAILBOX_INT0	RW1C	1 when the P2A_MAILBOX0 is written
[17]	P2A_MAILBOX_INT1	RW1C	1 when the P2A_MAILBOX1 is written
[18]	P2A_MAILBOX_INT2	RW1C	1 when the P2A_MAILBOX2 is written
[19]	P2A_MAILBOX_INT3	RW1C	1 when the P2A_MAILBOX3 is written
[20]	P2A_MAILBOX_INT4	RW1C	1 when the P2A_MAILBOX4 is written
[21]	P2A_MAILBOX_INT5	RW1C	1 when the P2A_MAILBOX5 is written
[22]	P2A_MAILBOX_INT6	RW1C	1 when the P2A_MAILBOX6 is written
[23]	P2A_MAILBOX_INT7	RW1C	1 when the P2A_MAILBOX7 is written
[31:24]	Reserved	—	—

An Avalon-MM interrupt can be asserted for any of the conditions noted in the Avalon-MM interrupt status register by setting the corresponding bits in the interrupt enable register (Table 6–20).

PCI Express interrupts can also be enabled for all of the error conditions described. However, it is likely that only one of the Avalon-MM or PCI Express interrupts can be enabled for any given bit. There is typically a single process in either the PCI Express or Avalon-MM domain that is responsible for handling the condition reported by the interrupt.

Table 6–20. PCI Express to Avalon-MM Interrupt Enable Register **Address: 0x3070**

Bits	Name	Access	Description
[15:0]	Reserved	—	—
[23:16]	P2A_MB_IRQ	RW	Enables assertion of Avalon-MM interrupt <code>CraIrq_o</code> signal when the specified mailbox is written by the root complex.
[31:24]	Reserved	—	—

Avalon-MM Mailbox Registers

A processor local to the system interconnect fabric typically requires write access to a set of Avalon-MM-to-PCI Express mailbox registers and read-only access to a set of PCI Express-to-Avalon-MM mailbox registers. Eight mailbox registers are available.

The Avalon-MM-to-PCI Express mailbox registers are writable at the addresses shown in Table 6–21. When the Avalon-MM processor writes to one of these registers the corresponding bit in the PCI Express interrupt status register is set to 1.

Table 6–21. Avalon-MM-to-PCI Express Mailbox Registers, Read/Write (Part 1 of 2) **Address Range: 0x3A00-0x3A1F**

Address	Name	Access	Description
0x3A00	A2P_MAILBOX0	RW	Avalon-MM-to-PCI Express mailbox 0
0x3A04	A2P_MAILBOX1	RW	Avalon-MM-to-PCI Express mailbox 1

Table 6-21. Avalon-MM-to-PCI Express Mailbox Registers, Read/Write (Part 2 of 2) Address Range: 0x3A00-0x3A1F

Address	Name	Access	Description
0x3A08	A2P_MAILBOX2	RW	Avalon-MM-to-PCI Express mailbox 2
0x3A0C	A2P_MAILBOX3	RW	Avalon-MM-to-PCI Express mailbox 3
0x3A10	A2P_MAILBOX4	RW	Avalon-MM-to-PCI Express mailbox 4
0x3A14	A2P_MAILBOX5	RW	Avalon-MM-to-PCI Express mailbox 5
0x3A18	A2P_MAILBOX6	RW	Avalon-MM-to-PCI Express mailbox 6
0x3A1C	A2P_MAILBOX7	RW	Avalon-MM-to-PCI Express mailbox 7

The PCI Express-to-Avalon-MM mailbox registers are read-only at the addresses shown in [Table 6-22](#). The Avalon-MM processor reads these registers when the corresponding bit in the Avalon-MM interrupt status register is set to 1.

Table 6-22. PCI Express-to-Avalon-MM Mailbox Registers, Read-Only Address Range: 0x3800-0x3B1F

Address	Name	Access Mode	Description
0x3B00	P2A_MAILBOX0	RO	PCI Express-to-Avalon-MM mailbox 0.
0x3B04	P2A_MAILBOX1	RO	PCI Express-to-Avalon-MM mailbox 1
0x3B08	P2A_MAILBOX2	RO	PCI Express-to-Avalon-MM mailbox 2
0x3B0C	P2A_MAILBOX3	RO	PCI Express-to-Avalon-MM mailbox 3
0x3B10	P2A_MAILBOX4	RO	PCI Express-to-Avalon-MM mailbox 4
0x3B14	P2A_MAILBOX5	RO	PCI Express-to-Avalon-MM mailbox 5
0x3B18	P2A_MAILBOX6	RO	PCI Express-to-Avalon-MM mailbox 6
0x3B1C	P2A_MAILBOX7	RO	PCI Express-to-Avalon-MM mailbox 7

Comprehensive Correspondence between Config Space Registers and PCIe Spec Rev 2.0

[Table 6-23](#) provides a comprehensive correspondence between the configuration space registers and their descriptions in the *PCI Express Base Specification 2.0*.

Table 6-23. Correspondence Configuration Space Registers and PCI Express Base Specification Rev. 2.0 Description

Byte Address	Config Reg Offset 31:24 23:16 15:8 7:0	Corresponding Section in PCIe Specification
Table 6-1. <i>Common Configuration Space Header</i>		
0x000:0x03C	PCI Header Type 0 configuration registers	Type 0 Configuration Space Header
0x000:0x03C	PCI Header Type 1 configuration registers	Type 1 Configuration Space Header
0x040:0x04C	Reserved	
0x050:0x05C	MSI capability structure	MSI and MSI-X Capability Structures
0x068:0x070	MSI capability structure	MSI and MSI-X Capability Structures
0x070:0x074	Reserved	
0x078:0x07C	Power management capability structure	PCI Power Management Capability Structure
0x080:0x0B8	PCI Express capability structure	PCI Express Capability Structure
0x080:0x0B8	PCI Express capability structure	PCI Express Capability Structure

Table 6-23. Correspondence Configuration Space Registers and PCI Express Base Specification Rev. 2.0 Description

Byte Address	Config Reg Offset 31:24 23:16 15:8 7:0	Corresponding Section in PCIe Specification
0x0B8:0x0FC	Reserved	
0x094:0x0FF	Root port	
0x100:0x16C	Virtual channel capability structure	Virtual Channel Capability
0x170:0x17C	Reserved	
0x180:0x1FC	Virtual channel arbitration table	VC Arbitration Table
0x200:0x23C	Port VC0 arbitration table (Reserved)	Port Arbitration Table
0x240:0x27C	Port VC1 arbitration table (Reserved)	Port Arbitration Table
0x280:0x2BC	Port VC2 arbitration table (Reserved)	Port Arbitration Table
0x2C0:0x2FC	Port VC3 arbitration table (Reserved)	Port Arbitration Table
0x300:0x33C	Port VC4 arbitration table (Reserved)	Port Arbitration Table
0x340:0x37C	Port VC5 arbitration table (Reserved)	Port Arbitration Table
0x380:0x3BC	Port VC6 arbitration table (Reserved)	Port Arbitration Table
0x3C0:0x3FC	Port VC7 arbitration table (Reserved)	Port Arbitration Table
0x400:0x7FC	Reserved	PCIe spec corresponding section name
0x800:0x834	Advanced Error Reporting AER (optional)	Advanced Error Reporting Capability
0x838:0xFFF	Reserved	

Table 6-2. PCI Type 0 Configuration Space Header (Endpoints), Rev2 Spec: Type 0 Configuration Space Header

0x000	Device ID Vendor ID	Type 0 Configuration Space Header
0x004	Status Command	Type 0 Configuration Space Header
0x008	Class Code Revision ID	Type 0 Configuration Space Header
0x00C	0x00 Header Type 0x00 Cache Line Size	Type 0 Configuration Space Header
0x010	Base Address 0	Base Address Registers (Offset 10h - 24h)
0x014	Base Address 1	Base Address Registers (Offset 10h - 24h)
0x018	Base Address 2	Base Address Registers (Offset 10h - 24h)
0x01C	Base Address 3	Base Address Registers (Offset 10h - 24h)
0x020	Base Address 4	Base Address Registers (Offset 10h - 24h)
0x024	Base Address 5	Base Address Registers (Offset 10h - 24h)
0x028	Reserved	Type 0 Configuration Space Header
0x02C	Subsystem Device ID Subsystem Vendor ID	Type 0 Configuration Space Header
0x030	Expansion ROM base address	Type 0 Configuration Space Header
0x034	Reserved Capabilities PTR	Type 0 Configuration Space Header
0x038	Reserved	Type 0 Configuration Space Header
0x03C	0x00 0x00 Interrupt Pin Interrupt Line	Type 0 Configuration Space Header

Table 6-3. PCI Type 1 Configuration Space Header (Root Ports), Rev2 Spec: Type 1 Configuration Space Header

0x000	Device ID Vendor ID	Type 1 Configuration Space Header
0x004	Status Command	Type 1 Configuration Space Header
0x008	Class Code Revision ID	Type 1 Configuration Space Header
0x00C	BIST Header Type Primary Latency Timer Cache Line Size	Type 1 Configuration Space Header
0x010	Base Address 0	Base Address Registers (Offset 10h/14h)

Table 6-23. Correspondence Configuration Space Registers and PCI Express Base Specification Rev. 2.0 Description

Byte Address	Config Reg Offset 31:24 23:16 15:8 7:0	Corresponding Section in PCIe Specification
0x014	Base Address 1	Base Address Registers (Offset 10h/14h)
0x018	Secondary Latency Timer Subordinate Bus Number Secondary Bus Number Primary Bus Number	Secondary Latency Timer (Offset 1Bh)/Type 1 Configuration Space Header/ /Primary Bus Number (Offset 18h)
0x01C	Secondary Status I/O Limit I/O Base	Secondary Status Register (Offset 1Eh) / Type 1 Configuration Space Header
0x020	Memory Limit Memory Base	Type 1 Configuration Space Header
0x024	Prefetchable Memory Limit Prefetchable Memory Base	Prefetchable Memory Base/Limit (Offset 24h)
0x028	Prefetchable Base Upper 32 Bits	Type 1 Configuration Space Header
0x02C	Prefetchable Limit Upper 32 Bits	Type 1 Configuration Space Header
0x030	I/O Limit Upper 16 Bits I/O Base Upper 16 Bits	Type 1 Configuration Space Header
0x034	Reserved Capabilities PTR	Type 1 Configuration Space Header
0x038	Expansion ROM Base Address	Type 1 Configuration Space Header
0x03C	Bridge Control Interrupt Pin Interrupt Line	Bridge Control Register (Offset 3Eh)
Table 6-4. MSI Capability Structure, Rev2 Spec: MSI and MSI-X Capability Structures		
0x050	Message Control Next Cap Ptr Capability ID	MSI and MSI-X Capability Structures
0x054	Message Address	MSI and MSI-X Capability Structures
0x058	Message Upper Address	MSI and MSI-X Capability Structures
0x05C	Reserved Message Data	MSI and MSI-X Capability Structures
Table 6-5. MSI-X Capability Structure, Rev2 Spec: MSI and MSI-X Capability Structures		
0x68	Message Control Next Cap Ptr Capability ID	MSI and MSI-X Capability Structures
0x6C	MSI-X Table Offset BIR	MSI and MSI-X Capability Structures
0x70	Pending Bit Array (PBA) Offset BIR	MSI and MSI-X Capability Structures
Table 6-6. Power Management Capability Structure, Rev2 Spec: Power Management Capability Structure		
0x078	Capabilities Register Next Cap PTR Cap ID	PCI Power Management Capability Structure
0x07C	Data PM Control/Status Bridge Extensions Power Management Status & Control	PCI Power Management Capability Structure
Table 6-7. PCI Express Capability Structure Version 1.0a and 1.1 (Note 1), Rev2 Spec: PCI Express Capabilities Register and PCI Express Capability List Register		
0x080	PCI Express Capabilities Register Next Cap PTR Capability ID	PCI Express Capabilities Register / PCI Express Capability List Register
0x084	Device capabilities	Device Capabilities Register
0x088	Device Status Device Control	Device Status Register/Device Control Register
0x08C	Link capabilities	Link Capabilities Register
0x090	Link Status Link Control	Link Status Register/Link Control Register
0x094	Slot capabilities	Slot Capabilities Register
0x098	Slot Status Slot Control	Slot Status Register/ Slot Control Register
0x09C	Reserved Root Control	Root Control Register
0x0A0	Root Status	Root Status Register

Table 6-23. Correspondence Configuration Space Registers and PCI Express Base Specification Rev. 2.0 Description

Byte Address	Config Reg Offset 31:24 23:16 15:8 7:0	Corresponding Section in PCIe Specification
Table 6-8. PCI Express Capability Structure Version 2.0, Rev2 Spec: PCI Express Capabilities Register and PCI Express Capability List Register		
0x080	PCI Express Capabilities Register Next Cap PTR PCI Express Cap ID	PCI Express Capabilities Register /PCI Express Capability List Register
0x084	Device capabilities	Device Capabilities Register
0x088	Device Status Device Control	Device Status Register / Device Control Register
0x08C	Link capabilities	Link Capabilities Register
0x090	Link Status Link Control	Link Status Register / Link Control Register
0x094	Slot Capabilities	Slot Capabilities Register
0x098	Slot Status Slot Control	Slot Status Register / Slot Control Register
0x09C	Root Capabilities Root Control	Root Capabilities Register / Root Control Register
0x0A0	Root Status	Root Status Register
0x0A4	Device Capabilities 2	Device Capabilities 2 Register
0x0A8	Device Status 2 Device Control 2	Device Status 2 Register / Device Control 2 Register
0x0AC	Link Capabilities 2	Link Capabilities 2 Register
0x0B0	Link Status 2 Link Control 2	Link Status 2 Register / Link Control 2 Register
0x0B4	Slot Capabilities 2	Slot Capabilities 2 Register
0x0B8	Slot Status 2 Slot Control 2	Slot Status 2 Register / Slot Control 2 Register
Table 6-9. Virtual Channel Capability Structure, Rev2 Spec: Virtual Channel Capability		
0x100	Next Cap PTR Vers. Extended Cap ID	Virtual Channel Enhanced Capability Header
0x104	ReservedP Port VC Cap 1	Port VC Capability Register 1
0x108	VAT offset ReservedP VC arbit. cap	Port VC Capability Register 2
0x10C	Port VC Status Port VC control	Port VC Status Register / Port VC Control Register
0x110	PAT offset 0 (31:24) VC Resource Capability Register (0)	VC Resource Capability Register
0x114	VC Resource Control Register (0)	VC Resource Control Register
0x118	VC Resource Status Register (0) ReservedP	VC Resource Status Register
0x11C	PAT offset 1 (31:24) VC Resource Capability Register (1)	VC Resource Capability Register
0x120	VC Resource Control Register (1)	VC Resource Control Register
0x124	VC Resource Status Register (1) ReservedP	VC Resource Status Register
...	...	
0x164	PAT offset 7 (31:24) VC Resource Capability Register (7)	VC Resource Capability Register
0x168	VC Resource Control Register (7)	VC Resource Control Register
0x16C	VC Resource Status Register (7) ReservedP	VC Resource Status Register
Table 6-10. PCI Express Advanced Error Reporting Extended Capability Structure, Rev2 Spec: Advanced Error Reporting Capability		

Table 6-23. Correspondence Configuration Space Registers and PCI Express Base Specification Rev. 2.0 Description

Byte Address	Config Reg Offset 31:24 23:16 15:8 7:0	Corresponding Section in PCIe Specification
0x800	PCI Express Enhanced Capability Header	Advanced Error Reporting Enhanced Capability Header
0x804	Uncorrectable Error Status Register	Uncorrectable Error Status Register
0x808	Uncorrectable Error Mask Register	Uncorrectable Error Mask Register
0x80C	Uncorrectable Error Severity Register	Uncorrectable Error Severity Register
0x810	Correctable Error Status Register	Correctable Error Status Register
0x814	Correctable Error Mask Register	Correctable Error Mask Register
0x818	Advanced Error Capabilities and Control Register	Advanced Error Capabilities and Control Register
0x81C	Header Log Register	Header Log Register
0x82C	Root Error Command	Root Error Command Register
0x830	Root Error Status	Root Error Status Register
0x834	Error Source Identification Register Correctable Error Source ID Register	Error Source Identification Register

This chapter covers the functional aspects of the reset and clock circuitry for PCI Express IP core variants created using the MegaWizard Plug-In Manager design flow. It includes the following sections:

- [Reset Hard IP Implementation](#)
- [Clocks](#)

For descriptions of the available reset and clock *signals* refer to the following sections in the [Chapter 5, IP Core Interfaces: “Reset and Link Training Signals”](#) on page 5–24, [“Clock Signals—Hard IP Implementation”](#) on page 5–23, and [“Clock Signals—Soft IP Implementation”](#) on page 5–23.

Reset Hard IP Implementation

Altera provides two options for reset circuitry in the PCI Express hard IP implementation using the MegaWizard Plug-In Manager. Both options are automatically created when you generate your IP core. These options are implemented by following files:

- `<variant>_plus.v` or `.vhd`—The variant includes the logic for reset and transceiver calibration as part of the IP core, simplifying system development at the expense of some flexibility. This file is stored in the `<install_dir>/chaining_dma/` directory.
- `<variant>.v` or `.vhd`—This file does not include reset or calibration logic, giving you the flexibility to design circuits that meet your requirements. If you select this method, you can share the channels and reset logic in a single quad with other protocols which is not possible with `_plus` option. However, you may find it challenging to design a reliable solution. This file is stored in the `<working_dir>` directory.

The reset logic for both of these variants is illustrated by [Figure 7–1](#).

Refer to [“Directory Structure for PCI Express IP Core and Testbench”](#) on page 2–7 for a figure that shows the directories and files created when you generate your core using the MegaWizard Plug-In Manager.



When you use SOPC Builder to generate the PCI Express IP core, the reset and calibration logic is included in the IP core variant.

`<variant>_plus.v` or `.vhd`

This option partitions the reset logic between the following two plain text files:


- `<working_dir>/pci_express_compiler-library/altpcie_rs_serdes.v` or `.vhd`—This file includes the logic to reset the transceiver.
- `<working_dir>/<variation>_examples/chaining_dma/<variation>_rs_hip.v` or `.vhd`—This file includes the logic to reset the PCI Express IP core.

The `_plus` variant includes all of the logic necessary to initialize the PCI Express IP core, including the following:

- Reset circuitry
- ALTGX B Reconfiguration IP core
- Test_in settings

Figure 7-1 illustrates the reset logic for both the `<variant>_plus.v` or `.vhd` and `<variant>.v` or `.vhd` options.

Figure 7-1. Reset Modules in the Hard IP Implementation



Note to Figure 7-1:

(1) Refer to Figure 7-2 for more detail on this variant.


- Refer to “PCI Express (PIPE) Reset Sequence” in the *Reset Control and Power Down* chapter in volume of volume 2 of the *Stratix IV Device Handbook* for a timing diagram illustrating the reset sequence.
- To understand the reset sequence in detail, you can also review `altpcie_rs_serdes.v` file.

<variant>.v or .vhd

If you choose to implement your own reset circuitry, you must design logic to replace the Transceiver Reset module shown in [Figure 7-1](#).

[Figure 7-2](#) provides a somewhat more detailed view of the reset signals in the <variant>.v or .vhd reset logic.


Figure 7-2. Reset Signals in the Hard IP Variant



Reset Soft IP Implementation

[Figure 7-3](#) shows the global reset signals for ×1 and ×4 endpoints in the soft IP implementation. To use this variant, you must design the logic to implement reset and calibration. For designs that use the internal ALTGX transceiver, the PIPE interface is transparent. You can use the reset sequence provided for the hard IP implementation in the <variant>_rs_hip.v or .vhd IP core as a reference in designing your own circuit. In addition, to understand the domain of each reset signal, refer to “[Reset Signal Domains, Hard IP and ×1 and ×4 Soft IP Implementations](#)” on page 7-5.

Figure 7-3. Global Reset Signals for ×1 and ×4 Endpoints in the Soft IP Implementation

**Notes to Figure 7-3:**

- (1) The Gen1 ×8 does not include the `crst` signal and `rstn` replaces `srst` in the soft IP implementation.
- (2) The `dlup_exit` signal should cause the application to assert `srst`, but not `crst`.
- (3) `gxb_powerdown` stops the generation of `core_clk_out` for hard IP implementations and `clk125_out` for soft IP implementations.
- (4) The `rx_freqlocked` signal is only used for the Gen2 ×4 and Gen2 ×8 PCI Express IP cores.

Reset in Stratix V Devices


The PCI Express specification defines the following three reset types:

- **Fundamental (cold) reset**—A hardware mechanism for resetting the PCIe IP core following power on. The `perst_n` initiates this reset.
- **Warm reset**—A hardware mechanism for resetting the PCIe IP core without cycling the power supply.
- **Hot reset**—A reset propagated across a Link using a Physical Layer mechanism.

Upon exit from any reset, all port registers and state machines must be set to their initialization values with the exception of sticky registers as defined Sections 7.4 and 7.6 of the *PCI Express Base Specification*. The PCI Express IP core has several reset sources, both external and internal to implement these resets. These signals are described in “Reset and Link Training Signals” on page 5–24.

To meet 100 ms PCIe configuration time, a reset controller implemented as a hard macro handles the initial reset of the PMA, PCS, and PCI Express IP core. Once the PCI Express link has been established, a soft reset controller handles warm and hot resets. The `<variant>_plus.v` or `.vhd` IP cores include soft reset logic. You can use the `<variant>.v` or `.vhd` if you want to specify your own soft reset sequence. Figure 7–4 provides a high-level block diagram for the reset logic.

Figure 7–4. Stratix V Reset Block Diagram



Reset Signal Domains, Hard IP and ×1 and ×4 Soft IP Implementations

This section discusses the domain of each of the reset signal in the `<variant>.v` or `.vhd` IP core.


The hard IP implementation (×1, ×4, and ×8) or the soft IP implementation (×1 and ×4) have the following three reset inputs:

- `npor`—The `npor` signal is used internally for all sticky registers that may not be reset in L2 low power mode or by the fundamental reset). `npor` is typically generated by a logical OR of the power-on-reset generator and the `perst` signal as specified in the PCI Express card electromechanical specification.
- `srst`—The `srst` signal initiates a synchronous reset of the datapath state machines.
- `crst`—The `crst` signal initiates a synchronous reset of the nonsticky configuration space registers.

For endpoints, whenever the `l2_exit`, `hotrst_exit`, `dlup_exit`, or other power-on-reset signals are asserted, `srst` and `crst` should be asserted for one or more cycles for the soft IP implementation and for at least two clock cycles for hard IP implementation.

Figure 7-5 provides a simplified view of the logic controlled by the reset signals.

Figure 7-5. Reset Signal Domains



For root ports, `srst` should be asserted whenever `l2_exit`, `hotrst_exit`, `dlup_exit`, and power-on-reset signals are asserted. The root port `crst` signal should be asserted whenever `l2_exit`, `hotrst_exit` and other power-on-reset signals are asserted. When the `perst#` signal is asserted, `srst` and `crst` should be asserted for a longer period of time to ensure that the root complex is stable and ready for link training.

Reset Signal Domains, ×8 Soft IP Implementation

The PCI Express IP core soft IP implementation (×8) has the following two reset inputs:

- `npor`—The `npor` reset is used internally for all sticky registers that may not be reset in L2 low power mode or by the fundamental reset. `npor` is typically generated by a logical OR of the power-on-reset generator and the `perst#` signal as specified in the *PCI Express Card electromechanical Specification*.
- `rstn`—The `rstn` signal is an asynchronous reset of the datapath state machines and the nonsticky configuration space registers. Whenever the `l2_exit`, `hotrst_exit`, `dlup_exit`, or other power-on-reset signals are asserted, `rstn` should be asserted for one or more cycles. When the `perst#` signal is asserted, `rstn` should be asserted for a longer period of time to ensure that the root complex is stable and ready for link training.

Clocks

This section describes clocking for the PCI Express IP core. It includes the following sections:


- [Avalon-ST Interface—Hard IP Implementation](#)
- [Avalon-ST Interface—Soft IP Implementation](#)
- [Clocking for a Generic PIPE PHY and the Simulation Testbench](#)
- [Avalon-MM Interface—Hard IP and Soft IP Implementations](#)

Avalon-ST Interface—Hard IP Implementation

When implementing the Arria II GX, Cyclone IV GX, HardCopy IV GX, Stratix IV GX, or Stratix V GX PHY in a $\times 1$, $\times 4$, or $\times 8$ configuration, the 100 MHz reference clock is connected directly to the transceiver. `core_clk_out` is driven by the output of the transceiver. `core_clk_out` must be connected back to the `p1d_clk` input clock, possibly through a clock distribution circuit required by the specific application. The user application interface is synchronous to the `p1d_clk` input.

Figure 7-6 illustrates this clocking configuration.

Figure 7-6. Arria II GX, Cyclone IV GX, HardCopy IV GX, Stratix IV GX, Stratix V GX x1, x4, or x8 100 MHz Reference Clock




Note to Figure 7-6:

- (1) Different device families require different frequency ranges for the calibration and reconfiguration clocks. To determine the frequency range for your device, refer to one of the following device handbooks: *Transceiver Architecture* in Volume II of the *Arria II Device Handbook*, *Transceivers* in Volume 2 of the *Cyclone IV Device Handbook*, *Transceiver Architecture* in Volume 2 of the *Stratix IV Device Handbook*, or *Altera PHY IP User Guide* for Stratix V devices.

The IP core contains a clock domain crossing (CDC) synchronizer at the interface between the PHY/MAC and the DLL layers which allows the data link and transaction layers to run at frequencies independent of the PHY/MAC and provides more flexibility for the user clock interface to the IP core. Depending on system requirements, this additional flexibility can be used to enhance performance by running at a higher frequency for latency optimization or at a lower frequency to save power.

Figure 7-7 illustrates the clock domains.

Figure 7-7. PCI Express IP core Clock Domains



Notes to Figure 7-7:

- (1) The 100 MHz `refclk` can only drive the transceiver.
- (2) If the `core_clk_out` frequency is 125 MHz, you can use this clock signal to drive the `cal_blk_clk` signal.

As Figure 7-7 indicates, there are three clock domains:

- `p_clk`
- `core_clk, core_clk_out`
- `pld_clk`

p_clk

The transceiver derives `p_clk` from the 100 MHz `refclk` signal that you must provide to the device. The `p_clk` frequency is 250 MHz for Gen1 systems and 500 MHz for Gen2. The PCI Express specification allows a +/- 300 ppm variation on the clock frequency.

The CDC module implements the asynchronous clock domain crossing between the PHY/MAC `p_clk` domain and the data link layer `core_clk` domain.

core_clk, core_clk_out

The core_clk signal is derived from p_clk. The core_clk_out signal is derived from core_clk. Table 7-1 outlines the frequency requirements for core_clk and core_clk_out to meet PCI Express link bandwidth constraints. An asynchronous FIFO in the adapter decouples the core_clk and pld_clk clock domains.

Table 7-1. core_clk_out Values for All Parameterizations

Link Width	Max Link Rate	Avalon-ST Width	core_clk	core_clk_out
×1	Gen1	64	125 MHz	125 MHz
×1	Gen1	64	62.5 MHz	62.5 MHz (1)
×4	Gen1	64	125 MHz	125 MHz
×8	Gen1	64	250 MHz	250 MHz
×8	Gen1	128	250 MHz	125 MHz
×1	Gen2	64	125 MHz	125 MHz
×4	Gen2	64	250 MHz	250 MHz
×4	Gen2	128	250 MHz	125 MHz
×8	Gen2	128	500 MHz	250 MHz

Note to Table 7-1:

(1) This mode saves power.

pld_clk

The application layer and part of the adapter use this clock. Ideally, the pld_clk drives all user logic within the application layer, including other instances of the PCI Express IP core and memory interfaces. The pld_clk input clock pin is typically connected to the core_clk_out output clock pin.

Avalon-ST Interface—Soft IP Implementation

The soft IP implementation of the PCI Express IP core uses one of several possible clocking configurations, depending on the PHY (external PHY, Arria GX, Arria II GX, Cyclone IV GX, HardCopy IV GX, Stratix II GX, Stratix IV GX, or Stratix V GX) and the reference clock frequency. There are two clock input signals: refclk and either clk125_in for ×1 or ×4 variations or clk250_in for ×8 variations.

The ×1 and ×4 IP cores also have an output clock, clk125_out, that is a 125 MHz transceiver clock. For external PHY variations clk125_out is driven from the refclk input. The ×8 IP core has an output clock, clk250_out, that is the 250 MHz transceiver clock output.

The input clocks are used for the following functions:


- refclk— For generic PIPE PHY implementations, refclk is driven directly to clk125_out.
- clk125_in— This signal is the clock for all of the ×1 and ×4 IP core registers, except for a small portion of the receive PCS layer that is clocked by a recovered clock in internal PHY implementations. All synchronous application layer interface signals are synchronous to this 125 MHz clock. In generic PIPE PHY implementations, clk125_in must be connected to the pclk signal from the PHY.

- `clk250_in` – This signal is the clock for all of the $\times 8$ IP core registers. All synchronous application layer interface signals are synchronous to this clock. `clk250_in` must be 250 MHz and it must be the exact same frequency as `clk250_out`.

Clocking for a Generic PIPE PHY and the Simulation Testbench

Figure 7-8 illustrates the clocking for a generic PIPE interface. The same clocking is also used for the simulation testbench. As this figure illustrates the 100 MHz reference clock drives the input to a PLL which creates a 125 MHz clock for the application logic. For Gen1 operation, a 250 MHz clock drives the PCI Express IP core clock, `pclk_in`. In Gen1 mode, `clk500_out` and `rate_ext` can be left unconnected. For Gen2 operation, `clk500_out` drives `pclk_in`.

Figure 7-8. Clocking for the Generic PIPE Interface and the Simulation Testbench, All Families



Note to Figure 7-8:

- (1) Refer to Table 7-1 on page 7-10 to determine the required frequencies for various configurations.

When you implement a generic PIPE PHY in the IP core, you must provide a 125 MHz clock on the `clk125_in` input. Typically, the generic PIPE PHY provides the 125 MHz clock across the PIPE interface.

All of the IP core interfaces, including the user application interface and the PIPE interface, are synchronous to the `clk125_in` input. You are not required to use the `refclk` and `clk125_out` signals in this case.


100 MHz Reference Clock and 125 MHz Application Clock

When implementing the Arria GX, Cyclone IV GX, HardCopy IV GX, Stratix II GX, Stratix IV GX PHY, or Stratix V GX in a $\times 1$ or $\times 4$ configuration, or the Arria II GX in a $\times 1$, $\times 4$, or $\times 8$ configuration, the 100 MHz clock is connected directly to the transceiver. The `clk125_out` is driven by the output of the transceiver.

The `clk125_out` must be connected back to the `clk125_in` input, possibly through a clock distribution circuit required by the specific application. The user application interface is synchronous to the `clk125_in` input.

Refer to [Figure 7-9](#) for this clocking configuration.

Figure 7-9. Arria GX, Stratix II GX, or Stratix IV GX PHY ×1 and ×4 and Arria II GX ×1, ×4, and ×8 with 100 MHz Reference Clock



Note to Figure 7-9:

- (1) Different device families require different frequency ranges for the calibration and reconfiguration clocks. To determine the frequency range for your device, refer to one of the following device handbooks: *Transceiver Architecture* in Volume II of the *Arria II Device Handbook*, *Transceivers* in Volume 2 of the *Cyclone IV Device Handbook*, *Transceiver Architecture* in Volume 2 of the *Stratix IV Device Handbook*, or *Altera PHY IP User Guide* for Stratix V devices.


100 MHz Reference Clock and 250 MHz Application Clock

When HardCopy IV GX, Stratix II GX PHY, Stratix IV GX, or Stratix V GX is used in a ×8 configuration, the 100 MHz clock is connected directly to the transceiver. The `clk250_out` is driven by the output of the transceiver.

The `clk250_out` must be connected to the `clk250_in` input, possibly through a clock distribution circuit needed in the specific application. The user application interface is synchronous to the `clk250_in` input.

Refer to [Figure 7-10](#) for this clocking configuration.

Figure 7-10. Stratix II GX x8 with 100 MHz Reference Clock




Note to Figure 7-10:

- (1) Different device families require different frequency ranges for the calibration and reconfiguration clocks. To determine the frequency range for your device, refer to one of the following device handbooks: *Transceiver Architecture* in Volume II of the *Arria II Device Handbook*, *Transceivers* in Volume 2 of the *Cyclone IV Device Handbook*, *Transceiver Architecture* in Volume 2 of the *Stratix IV Device Handbook*, or *Altera PHY IP User Guide* for Stratix V devices.
- (2) You must provide divide-by-two logic to create a 125 MHz clock source for fixedclk.

Clocking for a Generic PIPE PHY and the Simulation Testbench

Figure 7-11 illustrates the clocking when the PIPE interface is used. The same configuration is also used for simulation. As this figure illustrates the 100 MHz reference clock drives the input to a PLL which creates a 125 MHz clock for both the PCI Express IP core and the application logic.

Figure 7-11. Clocking for the Generic PIPE Interface and the Simulation Testbench, All Device Families



Avalon-MM Interface—Hard IP and Soft IP Implementations


When using the PCI Express IP core with an Avalon-MM application interface in the SOPC Builder design flow, the clocking is the same for both the soft IP and hard IP implementations. The clocking requirements explained in the previous sections remain valid. The PCI Express IP core with Avalon-MM interface supports two clocking modes:

- Separate PCI Express and Avalon clock domains
- Single PCI Express core clock as the system clock for the Avalon-MM clock domain

When you turn on the **Use separate clock** option on the **Avalon Configuration Settings** page of the parameter editor, the system clock source, labeled `ref_clk` in Figure 7-12, is external to the PCI Express IP core. The protocol layers of the IP core are driven by an internal clock that is generated from the reference clock, `ref_clk`. The PCI Express IP core exports a 125 MHz clock, `clk125_out`, which can be used for logic outside the IP core. This clock is not visible to SOPC Builder and therefore cannot drive other Avalon-MM components in the system.

The system interconnect fabric drives the additional input clock, `clk` in Figure 7-12, to the PCI Express IP core. In general, `clk` is the main clock of the SOPC Builder system and originates from an external clock source.

Figure 7-12. SOPC Builder - Separate Clock Domains



Note to Figure 7-12:

- (1) `clk` connects to Avalon-MM global clock, `Av1Clk_L`.

If you turn on the **Use PCIe core clock**, option for the Avalon clock domain, you must make appropriate clock assignments for all Avalon-MM components. Figure 7-13 illustrates a system that uses a single clock domain.

Figure 7-13. Connectivity for a PCI Express IP core with a Single Clock Domain

The screenshot shows the 'Clock Settings' window in SOPC Builder. The 'Target' section shows 'Device Family: Stratix IV'. The 'Clock Settings' table lists the following clock sources:

Name	Source	MHz	Pipeline
<code>cal_clk</code>	External	50.0	<input type="checkbox"/>
<code>pcie_core_clk</code>	External	125.0	<input type="checkbox"/>

The 'Connections' table below shows the clock assignments for various modules:

Use	Connections	Module Name	Description	Clock	Base	End	IR
<input checked="" type="checkbox"/>		pci_express_compiler	PCI Express Compiler				
		<code>avalon_clk</code>	Clock Input	<code>pcie_core_clk</code>			
		<code>cal_blk_clk</code>	Clock Input	<code>cal_clk</code>			
		<code>bar1_0_Prefetchable</code>	Avalon Memory Mapped Master				
		<code>bar2_Non_Prefetchable</code>	Avalon Memory Mapped Master				
		<code>Control_Register_Access</code>	Avalon Memory Mapped Slave		<code>0x80004000</code>	<code>0x80007fff</code>	IRQ 0
		<code>Tx_Interface</code>	Avalon Memory Mapped Slave		<code>0x80000000</code>	<code>0x001fffff</code>	IRQ 63
<input checked="" type="checkbox"/>		dma	DMA Controller				
		<code>clk</code>	Clock Input	<code>pcie_core_clk</code>			
		<code>control_port_slave</code>	Avalon Memory Mapped Slave		<code>0x80001000</code>	<code>0x8000103f</code>	
		<code>read_master</code>	Avalon Memory Mapped Master				
		<code>write_master</code>	Avalon Memory Mapped Master				
<input checked="" type="checkbox"/>		onchip_mem	On-Chip Memory (RAM or ROM)				
		<code>clk1</code>	Clock Input	<code>pcie_core_clk</code>			
		<code>s1</code>	Avalon Memory Mapped Slave		<code>0x80000000</code>	<code>0x8000ffff</code>	
<input checked="" type="checkbox"/>		pcie_core_clk	Clock Source				
		<code>clk</code>	Clock Output				
<input checked="" type="checkbox"/>		cal_clk	Clock Source				
		<code>clk</code>	Clock Output				
<input checked="" type="checkbox"/>		cpu	Nios II Processor				

Table 7-2 summarizes the differences between the two Avalon clock modes.

Table 7-2. Selecting the Avalon Clock Domain

Avalon Clock Domain	Description
Use PCIe core clock	In this clocking mode, the PCI Express IP core provides a 125 MHz clock output to be used as a system clock and the IP core protocol layers operate on the same clock. This clock is visible to SOPC Builder and can be selected as the clock source for any Avalon-MM component in the system.
Use separate clock	In this clocking mode, the PCI Express IP core's Avalon-MM logic operates on an external clock source while the IP core protocol layers operate on an internally generated clock.

This chapter provides detailed information about the PCI Express IP core. TLP handling. It includes the following sections:

- Supported Message Types
- Transaction Layer Routing Rules
- Receive Buffer Reordering

Supported Message Types

Table 8–1 describes the message types supported by the IP core.

Table 8–1. Supported Message Types (Part 1 of 3) (Note 1)

Message	Root Port	Endpoint	Generated by			Comments
			App Layer	Core	Core (with AL input)	
INTX Mechanism Messages						For endpoints, only INTA messages are generated.
Assert_INTA	Receive	Transmit	No	Yes	No	For root port, legacy interrupts are translated into TLPs of type Message Interrupt which triggers the <code>int_status[3:0]</code> signals to the application layer.: <ul style="list-style-type: none"> ■ <code>int_status[0]</code>: Interrupt signal A ■ <code>int_status[1]</code>: Interrupt signal B ■ <code>int_status[2]</code>: Interrupt signal C ■ <code>int_status[3]</code>: Interrupt signal D
Assert_INTB	Receive	Transmit	No	No	No	
Assert_INTC	Receive	Transmit	No	No	No	
Assert_INTD	Receive	Transmit	No	No	No	
Deassert_INTA	Receive	Transmit	No	Yes	No	
Deassert_INTB	Receive	Transmit	No	No	No	
Deassert_INTC	Receive	Transmit	No	No	No	
Deassert_INTD	Receive	Transmit	No	No	No	
Power Management Messages						
PM_Active_State_Nak	Transmit	Receive	No	Yes	No	
PM_PME	Receive	Transmit	No	No	Yes	
PME_Turn_Off	Transmit	Receive	No	No	Yes	The <code>pme_to_cr</code> signal sends and acknowledges this message: <ul style="list-style-type: none"> ■ Root Port: When <code>pme_to_cr</code> is asserted, the Root Port sends the <code>PME_turn_off</code> message. ■ Endpoint: When <code>pme_to_cr</code> is asserted to acknowledge the <code>PME_turn_off</code> message by sending <code>pme_to_ack</code> to the root port.
PME_TO_Ack	Receive	Transmit	No	No	Yes	

Table 8-1. Supported Message Types (Part 2 of 3) (Note 1)

Message	Root Port	Endpoint	Generated by			Comments
			App Layer	Core	Core (with AL input)	
Error Signaling Messages						
ERR_COR	Receive	Transmit	No	Yes	No	In addition to detecting errors, a root port also gathers and manages errors sent by downstream components through the ERR_COR, ERR_NONFATAL, AND ERR_FATAL Error Messages. In root port mode, there are two mechanisms to report an error event to the application layer: <ul style="list-style-type: none"> serr_out output signal. When set, indicates to the application layer that an error has been logged in the AER capability structure aer_msi_num input signal. When the Implement advanced error reporting option is turned on, you can set aer_msi_num to indicate which MSI is being sent to the root complex when an error is logged in the AER capability structure.
ERR_NONFATAL	Receive	Transmit	No	Yes	No	
ERR_FATAL	Receive	Transmit	No	Yes	No	
Locked Transaction Message						
Unlock Message	Transmit	Receive	Yes	No	No	
Slot Power Limit Message						
Set Slot Power Limit (1)	Transmit	Receive	No	Yes	No	In root port mode, through software. (1)
Vendor-defined Messages						
Vendor Defined Type 0	Transmit Receive	Transmit Receive	Yes	No	No	
Vendor Defined Type 1	Transmit Receive	Transmit Receive	Yes	No	No	
Hot Plug Messages						
Attention_indicator On	Transmit	Receive	No	Yes	No	As per the recommendations in the <i>PCI Express Base Specification Revision 1.1 or 2.0</i> , these messages are not transmitted to the application layer in the hard IP implementation. For soft IP implementation, following the PCI Express Specification 1.0a, these messages are transmitted to the application layer.
Attention_Indicator Blink	Transmit	Receive	No	Yes	No	
Attention_indicator Off	Transmit	Receive	No	Yes	No	
Power_Indicator On	Transmit	Receive	No	Yes	No	
Power_Indicator Blink	Transmit	Receive	No	Yes	No	
Power_Indicator Off	Transmit	Receive	No	Yes	No	

Table 8-1. Supported Message Types (Part 3 of 3) (Note 1)

Message	Root Port	Endpoint	Generated by			Comments
			App Layer	Core	Core (with AL input)	
Attention Button_Pressed (2)	Receive	Transmit	No	No	Yes	

Notes to Table 8-1:

- (1) In the *PCI Express Base Specification Revision 1.1 or 2.0*, this message is no longer mandatory after link training.
- (2) In endpoint mode.

Transaction Layer Routing Rules

Transactions adhere to the following routing rules:

- In the receive direction (from the PCI Express link), memory and I/O requests that match the defined base address register (BAR) contents and vendor-defined messages with or without data route to the receive interface. The application layer logic processes the requests and generates the read completions, if needed.
- In endpoint mode, received type 0 configuration requests from the PCI Express upstream port route to the internal configuration space and the IP core generates and transmits the completion.
- In root port mode, the application can issue type 0 or type 1 configuration TLPs on the Avalon-ST TX bus.
 - The type 1 configuration TLPs are sent downstream on the PCI Express link toward the endpoint that matches the completer ID set in the transmit packet. If the bus number of the type 1 configuration TLP matches the Subordinate Bus Number register value in the root port configuration space, the TLP is converted to a type 0 TLP.
 - The type 0 configuration TLPs are only routed to the configuration space of the IP core configure
 - d as a root port and are not sent downstream on the PCI Express link.
- The IP core handles supported received message transactions (power management and slot power limit) internally.
- Vendor defined message TLPs are passed to the application layer.
- The transaction layer treats all other received transactions (including memory or I/O requests that do not match a defined BAR) as unsupported requests. The transaction layer sets the appropriate error bits and transmits a completion, if needed. These unsupported requests are not made visible to the application layer, the header and data is dropped.
- For memory read and write request with addresses below 4 GBytes, requestors must use the 32-bit format. The transaction layer interprets requests using the 64-bit format for addresses below 4 GBytes as malformed packets and does not send them to the application layer. If the AER option is on, an error message TLP is sent to the root port.

- The transaction layer sends all memory and I/O requests, as well as completions generated by the application layer and passed to the transmit interface, to the PCI Express link.
- The IP core can generate and transmit power management, interrupt, and error signaling messages automatically under the control of dedicated signals. Additionally, the IP core can generate MSI requests under the control of the dedicated signals.

Receive Buffer Reordering

The receive datapath implements a receive buffer reordering function that allows posted and completion transactions to pass non-posted transactions (as allowed by PCI Express ordering rules) when the application layer is unable to accept additional non-posted transactions.

The application layer dynamically enables the RX buffer reordering by asserting the `rx_mask` signal. The `rx_mask` signal masks non-posted request transactions made to the application interface so that only posted and completion transactions are presented to the application. Table 8-2 lists the transaction ordering rules.

Table 8-2. Transaction Ordering Rules (Part 1 of 2) (Note 1)– (12)

Row Pass Column		Posted Request		Non Posted Request				Completion			
		Memory Write or Message Request		Read Request		I/O or Cfg Write Request		Read Completion		I/O or Cfg Write Completion	
		Spec	Core	Spec	Core	Spec	Core	Spec	Core	Spec	Core
Posted	Memory Write or Message Request	1) N 2) Y/N	1) N 2) N	yes	yes	yes	yes	1) Y/N 2) Y	1) N 2) N	1) Y/N 2) Y	1) No 2) No
	Read Request	No	No	Y/N	1) Yes	Y/N	2) Yes	Y/N	No	Y/N	No
NonPosted	I/O or Configuration Write Request	No	No	Y/N	3) Yes	Y/N	4) Yes	Y/N	No	Y/N	No

Table 8-2. Transaction Ordering Rules (Part 2 of 2) (Note 1)– (12)

Completion	Read Completion	1) No 2) Y/N	1) No 2) No	Yes	Yes	Yes	Yes	1) Y/N 2) No	1) No 2) No	Y/N	No
	I/O or Configuration Write Completion	Y/N	No	Yes	Yes	Yes	Yes	Y/N	No	Y/N	No

Notes to Table 8-2:

- (1) CfgRd0 can pass IORD or MRd.
- (2) CfgWr0 can IORD or MRd.
- (3) CfgRd0 can pass IORD or MRd.
- (4) CfgWr0 can pass IOWr.
- (5) A Memory Write or Message Request with the Relaxed Ordering Attribute bit clear (b'0) must not pass any other Memory Write or Message Request.
- (6) A Memory Write or Message Request with the Relaxed Ordering Attribute bit set (b'1) is permitted to pass any other Memory Write or Message Request.
- (7) Endpoints, Switches, and Root Complex may allow Memory Write and Message Requests to pass Completions or be blocked by Completions.
- (8) Memory Write and Message Requests can pass Completions traveling in the PCI Express to PCI directions to avoid deadlock.
- (9) If the Relaxed Ordering attribute is not set, then a Read Completion cannot pass a previously enqueued Memory Write or Message Request.
- (10) If the Relaxed Ordering attribute is set, then a Read Completion is permitted to pass a previously enqueued Memory Write or Message Request.
- (11) Read Completion associated with different Read Requests are allowed to be blocked by or to pass each other.
- (12) Read Completions for Request (same Transaction ID) must return in address order.



MSI requests are conveyed in exactly the same manner as PCI Express memory write requests and are indistinguishable from them in terms of flow control, ordering, and data integrity.

This chapter provides information on several additional topics. It includes the following sections:

- ECRC
- Active State Power Management (ASPM)
- Lane Initialization and Reversal
- Instantiating Multiple PCI Express IP Cores

ECRC

ECRC ensures end-to-end data integrity for systems that require high reliability. You can specify this option on the **Capabilities** page of the MegaWizard Plug-In Manager. The ECRC function includes the ability to check and generate ECRC for all PCI Express IP cores. The hard IP implementation can also forward the TLP with ECRC to the receive port of the application layer. The hard IP implementation transmits a TLP with ECRC from the transmit port of the application layer. When using ECRC forwarding mode, the ECRC check and generate are done in the application layer.

You must select **Implement advanced error reporting** on the **Capabilities** page using the parameter editor to enable ECRC forwarding, ECRC checking and ECRC generation. When the application detects an ECRC error, it should send the ERR_NONFATAL message TLP to the PCI Express IP core to report the error.



For more information about error handling, refer to the *Error Signaling and Logging* which is Section 6.2 of the *PCI Express Base Specification, Rev. 2.0*.

ECRC on the RX Path

When the ECRC option is turned on, errors are detected when receiving TLPs with a bad ECRC. If the ECRC option is turned off, no error detection takes place. If the ECRC forwarding option is turned on, the ECRC value is forwarded to the application layer with the TLP. If ECRC forwarding option is turned off, the ECRC value is not forwarded.

Table 9-1 summarizes the RX ECRC functionality for all possible conditions.

Table 9-1. ECRC Operation on RX Path

ECRC Forwarding	ECRC Check Enable (1)	ECRC Status	Error	TLP Forward to Application
No	No	none	No	Forwarded
		good	No	Forwarded without its ECRC
		bad	No	Forwarded without its ECRC
	Yes	none	No	Forwarded
		good	No	Forwarded without its ECRC
		bad	Yes	Not forwarded
Yes	No	none	No	Forwarded
		good	No	Forwarded with its ECRC
		bad	No	Forwarded with its ECRC
	Yes	none	No	Forwarded
		good	No	Forwarded with its ECRC
		bad	Yes	Not forwarded

Notes to Table 9-1:

(1) The **ECRC Check Enable** is in the configuration space advanced error capabilities and control register.

ECRC on the TX Path

You can turn on the **Implement ECRC generation** option on the “[Capabilities Parameters](#)” on page 3-7. When this option is on, TX path generates ECRC. If you turn on **Implement ECRC forwarding**, the ECRC value is forwarded with the transaction layer packet. Table 9-2 summarizes the TX ECRC generation and forwarding. In this table, if TD is 1, the TLP includes an ECRC. TD is the TL digest bit of the TL packet described in [Appendix A, Transaction Layer Packet \(TLP\) Header Formats](#).

Table 9-2. ECRC Generation and Forwarding on TX Path (Note 1)

ECRC Forwarding	ECRC Generation Enable (2)	TLP on Application	TLP on Link	Comments
No	No	TD=0, without ECRC	TD=0, without ECRC	ECRC is generated
		TD=1, without ECRC	TD=0, without ECRC	
	Yes	TD=0, without ECRC	TD=1, with ECRC	
		TD=1, without ECRC	TD=1, with ECRC	
Yes	No	TD=0, without ECRC	TD=0, without ECRC	Core forwards the ECRC
		TD=1, with ECRC	TD=1, with ECRC	
	Yes	TD=0, without ECRC	TD=0, without ECRC	
		TD=1, with ECRC	TD=1, with ECRC	

Notes to Table 9-2:

(1) All unspecified cases are unsupported and the behavior of the IP core is unknown.

(2) The **ECRC Generation Enable** is in the configuration space advanced error capabilities and control register.

Active State Power Management (ASPM)

The PCI Express protocol mandates link power conservation, even if a device has not been placed in a low power state by software. ASPM is initiated by software but is subsequently handled by hardware. The IP core automatically shifts to one of two low power states to conserve power:

- **L0s ASPM**—The PCI Express protocol specifies the automatic transition to L0s. In this state, the IP core transmits electrical idle but can maintain an active reception interface because only one component across a link moves to a lower power state. Main power and reference clocks are maintained.



L0s ASPM can be optionally enabled when using the Arria GX, Cyclone IV GX, HardCopy IV GX, Stratix II GX, Stratix IV GX, or Stratix V GX internal PHY. It is supported for other device families to the extent allowed by the attached external PHY device.

- **L1 ASPM**—Transition to L1 is optional and conserves even more power than L0s. In this state, both sides of a link power down together, so that neither side can send or receive without first transitioning back to L0.



L1 ASPM is not supported when using the Arria GX, Cyclone IV GX, HardCopy IV GX, Stratix II GX, Stratix IV GX, or Stratix V GX internal PHY. It is supported for other device families to the extent allowed by the attached external PHY device.



In the L2 state, only auxiliary power is available; main power is off. Because the auxiliary power supply is insufficient to run an FPGA, Altera FPGAs provide pseudo-support for this state. The `pm_auxpwr` signal, which indicates that auxiliary power has been detected, can be hard-wired high.

An endpoint can exit the L0s or L1 state by asserting the `pm_pme` signal. Doing so, initiates a `power_management_event` message which is sent to the root complex. If the IP core is in the L0s or L1 state, the link exits the low-power state to send this message. The `pm_pme` signal is edge-sensitive. If the link is in the L2 state, a Beacon (or `Wake#`) is generated to reinitialize the link before the core can generate the `power_management_event` message. `Wake#` is hardwired to 0 for root ports.

How quickly a component powers up from a low-power state, and even whether a component has the right to transition to a low power state in the first place, depends on **L1 Exit Latency**, recorded in the **Link Capabilities** register, and **Endpoint L0s acceptable latency**, recorded in the **Device Capabilities** register.

Exit Latency

A component's exit latency is defined as the time it takes for the component to awake from a low-power state to L0, and depends on the SERDES PLL synchronization time and the common clock configuration programmed by software. A SERDES generally has one transmit PLL for all lanes and one receive PLL per lane.

- **Transmit PLL**—When transmitting, the transmit PLL must be locked.

- *Receive PLL*—Receive PLLs train on the reference clock. When a lane exits electrical idle, each receive PLL synchronizes on the receive data (clock data recovery operation). If receive data has been generated on the reference clock of the slot, and if each receive PLL trains on the same reference clock, the synchronization time of the receive PLL is lower than if the reference clock is not the same for all slots.

Each component must report in the configuration space if they use the slot's reference clock. Software then programs the common clock register, depending on the reference clock of each component. Software also retrains the link after changing the common clock register value to update each exit latency. Table 9-3 describes the L0s and L1 exit latency. Each component maintains two values for L0s and L1 exit latencies; one for the common clock configuration and the other for the separate clock configuration.

Table 9-3. L0s and L1 Exit Latency

Power State	Description
L0s	<p>L0s exit latency is calculated by the IP core based on the number of fast training sequences specified on the Power Management page of the MegaWizard Plug-In Manager. It is maintained in a configuration space registry. Main power and the reference clock remain present and the PHY should resynchronize quickly for receive data.</p> <p>Resynchronization is performed through fast training order sets, which are sent by the connected component. A component knows how many sets to send because of the initialization process, at which time the required number of sets is determined through training sequence ordered sets (TS1 and TS2).</p>
L1	<p>L1 exit latency is specified on the Power Management page of the MegaWizard Plug-In Manager. It is maintained in a configuration space registry. Both components across a link must transition to L1 low-power state together. When in L1, a component's PHY is also in P1 low-power state for additional power savings. Main power and the reference clock are still present, but the PHY can shut down all PLLs to save additional power. However, shutting down PLLs causes a longer transition time to L0.</p> <p>L1 exit latency is higher than L0s exit latency. When the transmit PLL is locked, the LTSSM moves to recovery, and back to L0 after both components have correctly negotiated the recovery state. Thus, the exact L1 exit latency depends on the exit latency of each component (the higher value of the two components). All calculations are performed by software; however, each component reports its own L1 exit latency.</p>


Acceptable Latency

The acceptable latency is defined as the maximum latency permitted for a component to transition from a low power state to L0 without compromising system performance. Acceptable latency values depend on a component's internal buffering and are maintained in a configuration space registry. Software compares the link exit latency with the endpoint's acceptable latency to determine whether the component is permitted to use a particular power state.

- For L0s, the connected component and the exit latency of each component between the root port and endpoint is compared with the endpoint's acceptable latency. For example, for an endpoint connected to a root port, if the root port's L0s exit latency is 1 μ s and the endpoint's L0s acceptable latency is 512 ns, software will probably not enable the entry to L0s for the endpoint.

- For L1, software calculates the L1 exit latency of each link between the endpoint and the root port, and compares the maximum value with the endpoint's acceptable latency. For example, for an endpoint connected to a root port, if the root port's L1 exit latency is 1.5 μ s and the endpoint's L1 exit latency is 4 μ s, and the endpoint acceptable latency is 2 μ s, the exact L1 exit latency of the link is 4 μ s and software will probably not enable the entry to L1.

Some time adjustment may be necessary if one or more switches are located between the endpoint and the root port.

 To maximize performance, Altera recommends that you set L0s and L1 acceptable latency values to their minimum values.

Lane Initialization and Reversal

Connected PCI Express components need not support the same number of lanes. The $\times 4$ and $\times 8$ IP core in both soft and hard variations support initialization and operation with components that have 1, 2, or 4 lanes. The $\times 8$ IP core in both soft and hard variations supports initialization and operation with components that have 1, 2, 4, or 8 lanes.

The hard IP implementation includes lane reversal, which permits the logical reversal of lane numbers for the $\times 1$, $\times 2$, $\times 4$, and $\times 8$ configurations. The Soft IP implementation does not support lane reversal but interoperates with other PCI Express endpoints or root ports that have implemented lane reversal. Lane reversal allows more flexibility in board layout, reducing the number of signals that must cross over each other when routing the PCB.

Table 9-4 summarizes the lane assignments for normal configuration.

Table 9-4. Lane Assignments without Reversal

Lane Number	7	6	5	4	3	2	1	0
$\times 8$ IP core	7	6	5	4	3	2	1	0
$\times 4$ IP core	—	—	—	—	3	2	1	0
$\times 1$ IP core	—	—	—	—	—	—	—	0


Table 9-5 summarizes the lane assignments with lane reversal.

Table 9-5. Lane Assignments with Reversal

Core Config	8				4				1			
	8	4	2	1	8	4	2	1	8	4	2	1
Lane assignments	7:0,6:1,5:2,4:3,3:4,2:5,1:6,0:7	3:4,2:5,1:6,0:7	1:6,0:7	0:7	7:0,6:1,5:2,4:3	3:0,2:1,1:2,0:3	3:0,2:1	3:0	7:0	3:0	1:0	0:0

Figure 9-1 illustrates a PCI Express card with two, ×4 IP cores, a root port and an endpoint on the top side of the PCB. Connecting the lanes without lane reversal creates routing problems. Using lane reversal, solves the problem.

Figure 9-1. Using Lane Reversal to Solve PCB Routing Problems



Instantiating Multiple PCI Express IP Cores

If you want to instantiate multiple PCI Express IP cores, a few additional steps are required. The following sections outline these steps.

Clock and Signal Requirements for Devices with Transceivers

When your design contains multiple IP cores that use the Arria GX or Stratix II GX transceiver (ALTGX or ALT2GXB) megafunction or the Arria II GX, Cyclone IV GX, or Stratix IV GX transceiver (ALTGX) megafunction, you must ensure that the `cal_blk_clk` input and `gxb_powerdown` signals are connected properly.

Whether you use the MegaWizard Plug-In Manager or the SOPC Builder design flow, you must ensure that the `cal_blk_clk` input to each PCI Express IP core (or any other megafunction or user logic that uses the ALTGX or ALT2GXB megafunction) is driven by the same calibration clock source.

When you use SOPC Builder to create a system with multiple PCI Express IP core variations, you must filter the signals in the **System Contents** tab to display the clock connections, as described in steps 2 and 3 on page 16-7. After you display the clock connections, ensure that `cal_blk_clk` and any other IP core variations in the system that use transceivers are connected to the `cal_blk_clk` port on the PCI Express IP core variation.

In either the MegaWizard Plug-In Manager or SOPC Builder flow, when you merge multiple PCI Express IP cores in a single transceiver block, the same signal must drive `gxb_powerdown` to each of the PCI Express IP core variations and other IP cores, and user logic that use the ALTGX or ALT2GXB IP cores.

To successfully combine multiple high-speed transceiver channels in the same quad, they must have the same dynamic reconfiguration setting. To use the dynamic reconfiguration capability for one transceiver instantiation but not another, in Arria II GX, Stratix II GX, and Stratix IV GX devices, you must set `reconfig_clk` to 0 and `reconfig_togxb` to 3'b010 (in Stratix II GX devices) or 4'b0010 (in Arria II GX or Stratix IV GX devices) for all transceiver channels that do not use the dynamic reconfiguration capability.

If both IP cores implement dynamic reconfiguration, for Stratix II GX devices, the `ALT2GXB_RECONFIG` megafunction instances must be identical.

To support the dynamic reconfiguration block, turn on **Analog controls** on the **Reconfig** tab in the ALTGX or ALT2GXB MegaWizard Plug-In Manager.

Arria GX devices do not support dynamic reconfiguration. However, the `reconfig_clk` and `reconfig_togxb` ports appear in variations targeted to Arria GX devices, so you must set `reconfig_clk` to 0 and `reconfig_togxb` to 3'b010.

Source Multiple Tcl Scripts

If you use Altera-provided Tcl scripts to specify constraints for IP cores, you must run the Tcl script associated with each generated PCI Express IP core. For example, if a system has `pcie1` and `pcie2` IP core variations, and uses the `pci_express_compiler.tcl` constraints file, then you must source the constraints for both IP cores sequentially from the Tcl console after generation.



After you compile the design once, you can run the your `pci_constraints.tcl` command with the `-no_compile` option to suppress analysis and synthesis, and decrease turnaround time during development.




In the MegaWizard Plug-In Manager flow, the script contains virtual pins for most I/O ports on the PCI Express IP core to ensure that the I/O pin count for a device is not exceeded. These virtual pin assignments must reflect the names used to connect to each PCI Express instantiation.

This chapter covers interrupts for endpoints and root ports.

PCI Express Interrupts for Endpoints

The PCI Express Compiler provides support for PCI Express legacy interrupts, MSI and MSI-X interrupts when configured in endpoint mode. MSI-X interrupts are only available in the hard IP implementation endpoint variations. The MSI, MSI-X, and legacy interrupts are *mutually exclusive*. After power up, the IP core starts in INTX mode, after which time software decides whether to switch to MSI mode by programming the `msi_enable` bit of the MSI message control register (bit[16:] of 0x050) to 1 or to MSI-X mode if you turn on **Implement MSI-X** on the **Capabilities** page using the parameter editor. If you turn on the **Implement MSI-X** option, you should implement the MSI-X table structures at the memory space pointed to by the BARs.

 Refer to section 6.1 of *PCI Express 2.0 Base Specification* for a general description of PCI Express interrupt support for endpoints.

MSI Interrupts

MSI interrupts are signaled on the PCI Express link using a single dword memory write TLPs generated internally by the PCI Express IP core. The `app_msi_req` input port controls MSI interrupt generation. When the input port asserts `app_msi_req`, it causes a MSI posted write TLP to be generated based on the MSI configuration register values and the `app_msi_tc` and `app_msi_num` input ports.

Figure 10–1 illustrates the architecture of the MSI handler block.

Figure 10–1. MSI Handler Block





Figure 10-2 illustrates a possible implementation of the MSI handler block with a per vector enable bit. A global application interrupt enable can also be implemented instead of this per vector MSI.

Figure 10-2. Example Implementation of the MSI Handler Block



There are 32 possible MSI messages. The number of messages requested by a particular component does not necessarily correspond to the number of messages allocated. For example, in Figure 10-3, the endpoint requests eight MSIs but is only allocated two. In this case, you must design the application layer to use only two allocated messages.

Figure 10-3. MSI Request Example





Figure 10-4 illustrates the interactions among MSI interrupt signals for the root port in Figure 10-3. The minimum latency possible between `app_msi_req` and `app_msi_ack` is one clock cycle.

Figure 10-4. MSI Interrupt Signals Waveform



Notes to Figure 10-4:

- (1) For variants using the Avalon-ST interface, `app_msi_req` can extend beyond `app_msi_ack` before deasserting. For descriptor/data variants, `app_msi_req` must deassert on the cycle following `app_msi_ack`

MSI-X

You can enable MSI-X interrupts by turning on **Implement MSI-X** on the **Capabilities** page using the parameter editor. If you turn on the **Implement MSI-X** option, you should implement the MSI-X table structures at the memory space pointed to by the BARs as part of your application.

MSI-X TLPs are generated by the application and sent through the transmit interface. They are single dword memory writes so that `Last DW Byte Enable` in the TLP header must be set to `4b'0000`. MSI-X TLPs should be sent only when enabled by the MSI-X enable and the function mask bits in the message control for MSI-X configuration register. In the hard IP implementation, these bits are available on the `tl_cfg_ctl` output bus.

 For more information about implementing the MSI-X capability structure, refer Section 6.8.2. of the *PCI Local Bus Specification, Revision 3.0*.

Legacy Interrupts

Legacy interrupts are signaled on the PCI Express link using message TLPs that are generated internally by the PCI Express IP core. The `app_int_sts` input port controls interrupt generation. When the input port asserts `app_int_sts`, it causes an `Assert_INTA` message TLP to be generated and sent upstream. Deassertion of the `app_int_sts` input port causes a `Deassert_INTA` message TLP to be generated and sent upstream. Refer to Figure 10-5 and Figure 10-6.

Figure 10-5 illustrates interrupt timing for the legacy interface. In this figure the assertion of `app_int_ack` indicates that the `Assert_INTA` message TLP has been sent.

Figure 10-5. Legacy Interrupt Assertion




Figure 10-6 illustrates the timing for deassertion of legacy interrupts. The assertion of `app_int_ack` indicates that the Deassert_INTA message TLP has been sent.

Figure 10-6. Legacy Interrupt Deassertion




Table 10-1 describes 3 example implementations; 1 in which all 32 MSI messages are allocated and 2 in which only 4 are allocated.

Table 10-1. MSI Messages Requested, Allocated, and Mapped

MSI	Allocated		
	32	4	4
System error	31	3	3
Hot plug and power management event	30	2	3
Application	29:0	1:0	2:0

MSI interrupts generated for hot plug, power management events, and system errors always use TC0. MSI interrupts generated by the application layer can use any traffic class. For example, a DMA that generates an MSI at the end of a transmission can use the same traffic control as was used to transfer data.

PCI Express Interrupts for Root Ports

In root port mode, the PCI Express IP core receives interrupts through two different mechanisms:

- **MSI**—Root ports receive MSI interrupts through the Avalon-ST RX TLP of type `MWR`. This is a memory mapped mechanism.
- **Legacy**—Legacy interrupts are translated into TLPs of type Message Interrupt which is sent to the application layer using the `int_status[3:0]` pins.

Normally, the root port services rather than sends interrupts; however, in two circumstances the root port can send an interrupt to itself to record error conditions:

- When the AER option is enabled, the `aer_msi_num[4:0]` signal indicates which MSI is being sent to the root complex when an error is logged in the AER capability structure. This mechanism is an alternative to using the `serr_out` signal. The `aer_msi_num[4:0]` is only used for root ports and you must set it to a constant value. It cannot toggle during operation.
- If the root port detects a power management event. The `pex_msi_num[4:0]` signal is used by power management or hot plug to determine the offset between the base message interrupt number and the message interrupt number to send through MSI. The user must set `pex_msi_num[4:0]` to a fixed value.

The Root Error Status register reports the status of error messages. The root error status register is part of the PCI Express AER extended capability structure. It is located at offset 0x830 of the configuration space registers.

Throughput analysis requires that you understand the Flow Control Loop, shown in “Flow Control Update Loop” on page 11–2. This section discusses the Flow Control Loop and strategies to improve throughput. It covers the following topics:

- Throughput of Posted Writes
- Throughput of Non-Posted Reads

Throughput of Posted Writes

The throughput of posted writes is limited primarily by the Flow Control Update loop shown in Figure 11–1. If the requester of the writes sources the data as quickly as possible, and the completer of the writes consumes the data as quickly as possible, then the Flow Control Update loop may be the biggest determining factor in write throughput, after the actual bandwidth of the link.

Figure 11–1 shows the main components of the Flow Control Update loop with two communicating PCI Express ports:


- Write Requester
- Write Completer

As the PCI Express specification describes, each transmitter, the write requester in this case, maintains a `credit limit register` and a `credits consumed register`. The `credit limit register` is the sum of all credits issued by the receiver, the write completer in this case. The `credit limit register` is initialized during the flow control initialization phase of link initialization and then updated during operation by Flow Control (FC) Update DLLPs. The `credits consumed register` is the sum of all credits consumed by packets transmitted. Separate `credit limit` and `credits consumed` registers exist for each of the six types of Flow Control:

- Posted Headers
- Posted Data
- Non-Posted Headers
- Non-Posted Data
- Completion Headers
- Completion Data

Each receiver also maintains a credit allocated counter which is initialized to the total available space in the RX buffer (for the specific Flow Control class) and then incremented as packets are pulled out of the RX buffer by the application layer. The value of this register is sent as the FC Update DLLP value.

Figure 11–1. Flow Control Update Loop



The following numbered steps describe each step in the Flow Control Update loop. The corresponding numbers on [Figure 11–1](#) show the general area to which they correspond.

1. When the application layer has a packet to transmit, the number of credits required is calculated. If the current value of the credit limit minus credits consumed is greater than or equal to the required credits, then the packet can be transmitted immediately. However, if the credit limit minus credits consumed is less than the required credits, then the packet must be held until the credit limit is increased to a sufficient value by an FC Update DLLP. This check is performed separately for the header and data credits; a single packet consumes only a single header credit.
2. After the packet is selected for transmission the credits consumed register is incremented by the number of credits consumed by this packet. This increment happens for both the header and data credit consumed registers.
3. The packet is received at the other end of the link and placed in the RX buffer.
4. At some point the packet is read out of the RX buffer by the application layer. After the entire packet is read out of the RX buffer, the credit allocated register can be incremented by the number of credits the packet has used. There are separate credit allocated registers for the header and data credits.
5. The value in the credit allocated register is used to create an FC Update DLLP.

6. After an FC Update DLLP is created, it arbitrates for access to the PCI Express link. The FC Update DLLPs are typically scheduled with a low priority; consequently, a continuous stream of application layer TLPs or other DLLPs (such as ACKs) can delay the FC Update DLLP for a long time. To prevent starving the attached transmitter, FC Update DLLPs are raised to a high priority under the following three circumstances:
 - a. When the last sent credit allocated counter minus the amount of received data is less than MAX_PAYLOAD and the current credit allocated counter is greater than the last sent credit counter. Essentially, this means the data sink knows the data source has less than a full MAX_PAYLOAD worth of credits, and therefore is starving.
 - b. When an internal timer expires from the time the last FC Update DLLP was sent, which is configured to 30 μ s to meet the *PCI Express Base Specification* for resending FC Update DLLPs.
 - c. When the credit allocated counter minus the last sent credit allocated counter is greater than or equal to 25% of the total credits available in the RX buffer, then the FC Update DLLP request is raised to high priority.

After arbitrating, the FC Update DLLP that won the arbitration to be the next item is transmitted. In the worst case, the FC Update DLLP may need to wait for a maximum sized TLP that is currently being transmitted to complete before it can be sent.

7. The FC Update DLLP is received back at the original write requester and the credit limit value is updated. If packets are stalled waiting for credits, they can now be transmitted.

To allow the write requester to transmit packets continuously, the credit allocated and the credit limit counters must be initialized with sufficient credits to allow multiple TLPs to be transmitted while waiting for the FC Update DLLP that corresponds to the freeing of credits from the very first TLP transmitted.

Table 11-1 shows the delay components for the FC Update Loop when the PCI Express IP core is implemented in a Stratix II GX device. The delay components are independent of the packet length. The total delays in the loop increase with packet length.

Table 11-1. FC Update Loop Delay in Nanoseconds Components For Stratix II GX (Part 1 of 2) (Note 1), (Note 2)

Delay Path	×8 Function		×4 Function		×1 Function	
	Min	Max	Min	Max	Min	Max
From decrement transmit credit consumed counter to PCI Express Link.	60	68	104	120	272	288
From PCI Express Link until packet is available at Application Layer interface.	124	168	200	248	488	536
From Application Layer draining packet to generation and transmission of Flow Control (FC) Update DLLP on PCI Express Link (assuming no arbitration delay).	60	68	120	136	216	232

Table 11-1. FC Update Loop Delay in Nanoseconds Components For Stratix II GX (Part 2 of 2) (Note 1), (Note 2)

Delay Path	×8 Function		×4 Function		×1 Function	
	Min	Max	Min	Max	Min	Max
From receipt of FC Update DLLP on the PCI Express Link to updating of transmitter's Credit Limit register.	116	160	184	232	424	472

Note to Table 11-1:

- (1) The numbers for other Gen1 PHYs are similar.
 (2) Gen2 numbers are to be determined.

Based on the above FC Update Loop delays and additional arbitration and packet length delays, Table 11-2 shows the number of flow control credits that must be advertised to cover the delay. The RX buffer size must support this number of credits to maintain full bandwidth.

Table 11-2. Data Credits Required By Packet Size

Max Packet Size	×8 Function		×4 Function		×1 Function	
	Min	Max	Min	Max	Min	Max
128	64	96	56	80	40	48
256	80	112	80	96	64	64
512	128	160	128	128	96	96
1024	192	256	192	192	192	192
2048	384	384	384	384	384	384

These numbers take into account the device delays at both ends of the PCI Express link. Different devices at the other end of the link could have smaller or larger delays, which affects the minimum number of credits required. In addition, if the application layer cannot drain received packets immediately in all cases, it may be necessary to offer additional credits to cover this delay.

Setting the **Desired performance for received requests** to **High** on the **Buffer Setup** page on the **Parameter Settings** tab using the parameter editor configures the RX buffer with enough space to meet the above required credits. You can adjust the **Desired performance for received request** up or down from the **High** setting to tailor the RX buffer size to your delays and required performance.

Throughput of Non-Posted Reads

To support a high throughput for read data, you must analyze the overall delay from the time the application layer issues the read request until all of the completion data is returned. The application must be able to issue enough read requests, and the read completer must be capable of processing these read requests quickly enough (or at least offering enough non-posted header credits) to cover this delay.

However, much of the delay encountered in this loop is well outside the PCI Express IP core and is very difficult to estimate. PCI Express switches can be inserted in this loop, which makes determining a bound on the delay more difficult.

Nevertheless, maintaining maximum throughput of completion data packets is important. PCI Express endpoints must offer an infinite number of completion credits. The PCI Express IP core must buffer this data in the RX buffer until the application can process it. Because the PCI Express IP core is no longer managing the RX buffer through the flow control mechanism, the application must manage the RX buffer by the rate at which it issues read requests.

To determine the appropriate settings for the amount of space to reserve for completions in the RX buffer, you must make an assumption about the length of time until read completions are returned. This assumption can be estimated in terms of an additional delay, beyond the FC Update Loop Delay, as discussed in the section [“Throughput of Posted Writes” on page 11-1](#). The paths for the read requests and the completions are not exactly the same as those for the posted writes and FC Updates in the PCI Express logic. However, the delay differences are probably small compared with the inaccuracy in the estimate of the external read to completion delays.

Assuming there is a PCI Express switch in the path between the read requester and the read completer and assuming typical read completion times for root ports, [Table 11-3](#) shows the estimated completion space required to cover the read transaction’s round trip delay.

Table 11-3. Completion Data Space (in Credit units) to Cover Read Round Trip Delay

Max Packet Size	×8 Function Typical	×4 Function Typical	×1 Function Typical
128	120	96	56
256	144	112	80
512	192	160	128
1024	256	256	192
2048	384	384	384
4096	768	768	768



Note also that the completions can be broken up into multiple completions of smaller packet size.

With multiple completions, the number of available credits for completion headers must be larger than the completion data space divided by the maximum packet size. Instead, the credit space for headers must be the completion data space (in bytes) divided by 64, because this is the smallest possible read completion boundary. Setting the **Desired performance for received completions** to **High** on the **Buffer Setup** page when specifying parameter settings in your IP core configures the RX buffer with enough space to meet the above requirements. You can adjust the **Desired performance for received completions** up or down from the **High** setting to tailor the RX buffer size to your delays and required performance.

You can also control the maximum amount of outstanding read request data. This amount is limited by the number of header tag values that can be issued by the application and by the maximum read request size that can be issued. The number of header tag values that can be in use is also limited by the PCI Express IP core. For the $\times 8$ function, you can specify 32 tags. For the $\times 1$ and $\times 4$ functions, you can specify up to 256 tags, though configuration software can restrict the application to use only 32 tags. In commercial PC systems, 32 tags are typically sufficient to maintain optimal read throughput.

Each PCI Express compliant device must implement a basic level of error management and can optionally implement advanced error management. The Altera PCI Express IP core implements both basic and advanced error reporting. Given its position and role within the fabric, error handling for a root port is more complex than that of an endpoint.

The PCI Express specifications defines three types of errors, outlined in [Table 12-1](#).

Table 12-1. Error Classification

Type	Responsible Agent	Description
Correctable	Hardware	While correctable errors may affect system performance, data integrity is maintained.
Uncorrectable, non-fatal	Device software	Uncorrectable, non-fatal errors are defined as errors in which data is lost, but system integrity is maintained. For example, the fabric may lose a particular TLP, but it still works without problems.
Uncorrectable, fatal	System software	Errors generated by a loss of data and system failure are considered uncorrectable and fatal. Software must determine how to handle such errors: whether to reset the link or implement other means to minimize the problem.

The following sections describe the errors detected by the three layers of the PCI Express protocol and describes error logging. It includes the following sections:

- [Physical Layer Errors](#)
- [Data Link Layer Errors](#)
- [Transaction Layer Errors](#)
- [Error Reporting and Data Poisoning](#)

Physical Layer Errors

Table 12-2 describes errors detected by the physical layer.

Table 12-2. Errors Detected by the Physical Layer (Note 1)

Error	Type	Description
Receive port error	Correctable	<p>This error has the following 3 potential causes:</p> <ul style="list-style-type: none"> ■ Physical coding sublayer error when a lane is in L0 state. These errors are reported to the core via the per lane PIPE interface input receive status signals, <code>rxstatus<lane_number>_ext[2:0]</code> using the following encodings: <ul style="list-style-type: none"> 100: 8B10B Decode Error 101: Elastic Buffer Overflow 110: Elastic Buffer Underflow 111: Disparity Error ■ Deskew error caused by overflow of the multilane deskew FIFO. ■ Control symbol received in wrong lane.

Note to Table 12-2:

(1) Considered optional by the PCI Express specification.

Data Link Layer Errors

Table 12-3 describes errors detected by the data link layer.

Table 12-3. Errors Detected by the Data Link Layer

Error	Type	Description
Bad TLP	Correctable	This error occurs when a LCRC verification fails or when a sequence number error occurs.
Bad DLLP	Correctable	This error occurs when a CRC verification fails.
Replay timer	Correctable	This error occurs when the replay timer times out.
Replay num rollover	Correctable	This error occurs when the replay number rolls over.
Data link layer protocol	Uncorrectable (fatal)	This error occurs when a sequence number specified by the <code>AckNak_Seq_Num</code> does not correspond to an unacknowledged TLP.

Transaction Layer Errors

Table 12-4 describes errors detected by the transaction layer. Poisoned TLPs are detected

Table 12-4. Errors Detected by the Transaction Layer (Part 1 of 3)

Error	Type	Description
Poisoned TLP received	Uncorrectable (non-fatal)	<p>This error occurs if a received transaction layer packet has the EP poison bit set.</p> <p>The received TLP is passed to the application and the application layer logic must take appropriate action in response to the poisoned TLP. In PCI Express 1.1, this error is treated as an advisory error. Refer to “2.7.2.2 Rules for Use of Data Poisoning” in the <i>PCI Express Base Specification 2.0</i> for more information about poisoned TLPs.</p>
ECRC check failed (1)	Uncorrectable (non-fatal)	<p>This error is caused by an ECRC check failing despite the fact that the transaction layer packet is not malformed and the LCRC check is valid.</p> <p>The IP core handles this transaction layer packet automatically. If the TLP is a non-posted request, the IP core generates a completion with completer abort status. In all cases the TLP is deleted in the IP core and not presented to the application layer.</p>
Unsupported request for endpoints	Uncorrectable (non-fatal)	<p>This error occurs whenever a component receives any of the following unsupported requests:</p> <ul style="list-style-type: none"> ■ Type 0 configuration requests for a non-existing function. ■ Completion transaction for which the requester ID does not match the bus/device. ■ Unsupported message. ■ A type 1 configuration request transaction layer packet for the TLP from the PCIe link. ■ A locked memory read (MEMRDLK) on native endpoint. ■ A locked completion transaction. ■ A 64-bit memory transaction in which the 32 MSBs of an address are set to 0. ■ A memory or I/O transaction for which there is no BAR match. ■ A poisoned configuration write request (CfgWr0) <p>If the TLP is a non-posted request, the IP core generates a completion with unsupported request status. In all cases the TLP is deleted in the IP core and not presented to the application layer.</p>
Unsupported requests for root port	Uncorrectable fatal	<p>This error occurs whenever a component receives an unsupported request including:</p> <ul style="list-style-type: none"> ■ Unsupported message ■ A type 0 configuration request TLP ■ A 64-bit memory transaction which the 32 MSBs of an address are set to 0. ■ A memory transaction that does not match a Windows address

Table 12-4. Errors Detected by the Transaction Layer (Part 2 of 3)

Error	Type	Description
Completion timeout	Uncorrectable (non-fatal)	This error occurs when a request originating from the application layer does not generate a corresponding completion transaction layer packet within the established time. It is the responsibility of the application layer logic to provide the completion timeout mechanism. The completion timeout should be reported from the transaction layer using the <code>cpl_err[0]</code> signal.
Completer abort (1)	Uncorrectable (non-fatal)	The application layer reports this error using the <code>cpl_err[2]</code> signal when it aborts receipt of a transaction layer packet.
Unexpected completion	Uncorrectable (non-fatal)	<p>This error is caused by an unexpected completion transaction. The IP core handles the following conditions:</p> <ul style="list-style-type: none"> ■ The requester ID in the completion packet does not match the configured ID of the endpoint. ■ The completion packet has an invalid tag number. (Typically, the tag used in the completion packet exceeds the number of tags specified.) ■ The completion packet has a tag that does not match an outstanding request. ■ The completion packet for a request that was to I/O or configuration space has a length greater than 1 dword. ■ The completion status is Configuration Retry Status (CRS) in response to a request that was not to configuration space. <p>In all of the above cases, the TLP is not presented to the application layer; the IP core deletes it.</p> <p>Other unexpected completion conditions can be detected by the application layer and reported through the use of the <code>cpl_err[2]</code> signal. For example, the application layer can report cases where the total length of the received successful completions do not match the original read request length.</p>
Receiver overflow (1)	Uncorrectable (fatal)	This error occurs when a component receives a transaction layer packet that violates the FC credits allocated for this type of transaction layer packet. In all cases the IP core deletes the TLP and it is not presented to the application layer.
Flow control protocol error (FCPE) (1)	Uncorrectable (fatal)	<p>A receiver must never cumulatively issue more than 2047 outstanding unused data credits or 127 header credits to the transmitter.</p> <p>If Infinite credits are advertised for a particular TLP type (posted, non-posted, completions) during initialization, update FC DLLPs must continue to transmit infinite credits for that TLP type.</p>

Table 12-4. Errors Detected by the Transaction Layer (Part 3 of 3)

Error	Type	Description
Malformed TLP	Uncorrectable (fatal)	<p>This error is caused by any of the following conditions:</p> <ul style="list-style-type: none"> ■ The data payload of a received transaction layer packet exceeds the maximum payload size. ■ The TD field is asserted but no transaction layer packet digest exists, or a transaction layer packet digest exists but the TD bit of the PCI Express request header packet is not asserted. ■ A transaction layer packet violates a byte enable rule. The IP core checks for this violation, which is considered optional by the PCI Express specifications. ■ A transaction layer packet in which the type and length fields do not correspond with the total length of the transaction layer packet. ■ A transaction layer packet in which the combination of format and type is not specified by the PCI Express specification.
Malformed TLP (continued)	Uncorrectable (fatal)	<ul style="list-style-type: none"> ■ A request specifies an address/length combination that causes a memory space access to exceed a 4 KByte boundary. The IP core checks for this violation, which is considered optional by the PCI Express specification. ■ Messages, such as <code>Assert_INTX</code>, power management, error signaling, unlock, and <code>Set_Slot_power_limit</code>, must be transmitted across the default traffic class. ■ A transaction layer packet that uses an uninitialized virtual channel. <p>The IP core deletes the malformed TLP; it is not presented to the application layer.</p>

Note to Table 12-4:

(1) Considered optional by the *PCI Express Base Specification Revision 1.0a, 1.1 or 2.0*.

Error Reporting and Data Poisoning

How the endpoint handles a particular error depends on the configuration registers of the device.



Refer to the *PCI Express Base Specification 1.0a, 1.1 or 2.0* for a description of the device signaling and logging for an endpoint.

The IP core implements data poisoning, a mechanism for indicating that the data associated with a transaction is corrupted. Poisoned transaction layer packets have the error/poisoned bit of the header set to 1 and observe the following rules:

- Received poisoned transaction layer packets are sent to the application layer and status bits are automatically updated in the configuration space. In PCI Express 1.1, this is treated as an advisory error.
- Received poisoned configuration write transaction layer packets are not written in the configuration space.
- The configuration space never generates a poisoned transaction layer packet; the error/poisoned bit of the header is always set to 0.

Poisoned transaction layer packets can also set the parity error bits in the PCI configuration space status register. Table 12-5 lists the conditions that cause parity errors.

Table 12-5. Parity Error Conditions

Status Bit	Conditions
Detected parity error (status register bit 15)	Set when any received transaction layer packet is poisoned.
Master data parity error (status register bit 8)	This bit is set when the command register parity enable bit is set and one of the following conditions is true: <ul style="list-style-type: none"> <li data-bbox="667 520 1422 583">■ The poisoned bit is set during the transmission of a write request transaction layer packet. <li data-bbox="667 590 1422 627">■ The poisoned bit is set on a received completion transaction layer packet.

Poisoned packets received by the IP core are passed to the application layer. Poisoned transmit transaction layer packets are similarly sent to the link.

This chapter describes features of the PCI Express IP core that you can use to reconfigure the core after power-up. It includes the following sections:

- [Dynamic Reconfiguration](#)
- [Transceiver Offset Cancellation](#)

Dynamic Reconfiguration

The PCI Express IP core reconfiguration block allows you to dynamically change the value of configuration registers that are *read-only* at run time. The PCI Express reconfiguration block is only available in the hard IP implementation for the Arria II GX, Cyclone IV GX, HardCopy IV GX and Stratix IV GX devices. Access to the PCI Express reconfiguration block is available when you select **Enable** for the **PCIe Reconfig** option on the **System Settings** page using the parameter editor. You access this block using its Avalon-MM slave interface. For a complete description of the signals in this interface, refer to “[PCI Express Reconfiguration Block Signals—Hard IP Implementation](#)” on page 5–41.

The PCI Express reconfiguration block provides access to *read-only* configuration registers, including configuration space, link configuration, MSI and MSI-X capabilities, power management, and advanced error reporting.

The procedure to dynamically reprogram these registers includes the following three steps:

1. Bring down the PCI Express link by asserting the `pcie_reconfig_rstn` reset signal, if the link is already up. (Reconfiguration can occur before the link has been established.)
2. Reprogram configuration registers using the Avalon-MM slave PCIe Reconfig interface.
3. Release the `npwr` reset signal.



You can use the LMI interface to change the values of configuration registers that are *read/write* at run time. For more information about the LMI interface, refer to “[LMI Signals—Hard IP Implementation](#)” on page 5–40.

Table 13-1 lists all of the registers that you can update using the PCI Express reconfiguration block interface.

Table 13-1. Dynamically Reconfigurable Registers in the Hard IP Implementation (Part 1 of 7)

Address	Bits	Description	Default Value	Additional Information
0x00	0	When 0, PCIe reconfig mode is enabled. When 1, PCIe reconfig mode is disabled and the original read only register values set in the programming file used to configure the device are restored.	b'1	—
0x01-0x88		Reserved.	—	
0x89	15:0	Vendor ID.	0x1172	Table 6-2 on page 6-2, Table 6-3 on page 6-3
0x8A	15:0	Device ID.	0x0001	Table 6-2 on page 6-2, Table 6-3 on page 6-3
0x8B	7:0	Revision ID.	0x01	Table 6-2 on page 6-2, Table 6-3 on page 6-3
	15:8	Class code[7:0].	—	Table 6-2 on page 6-2, Table 6-3 on page 6-3
0x8C	15:0	Class code[23:8].	—	Table 6-2 on page 6-2
0x8D	15:0	Subsystem vendor ID.	0x1172	Table 6-2 on page 6-2
0x8E	15:0	Subsystem device ID.	0x0001	Table 6-2 on page 6-2
0x8F		Reserved.	—	
0x90	0	Advanced Error Reporting.	b'0	Table 6-9 on page 6-5 Port VC Cap 1
	3:1	Low Priority VC (LPVC).	b'000	
	7:4	VC arbitration capabilities.	b'00001	
	15:8	Reject Snoop Transaction.d	b'00000000	Table 6-9 on page 6-5 VC Resource Capability register
	2:0	Max payload size supported. The following are the defined encodings: 000: 128 bytes max payload size. 001: 256 bytes max payload size. 010: 512 bytes max payload size. 011: 1024 bytes max payload size. 100: 2048 bytes max payload size. 101: 4096 bytes max payload size. 110: Reserved. 111: Reserved.	b'010	Table 6-8 on page 6-5, Device Capability register

Table 13–1. Dynamically Reconfigurable Registers in the Hard IP Implementation (Part 2 of 7)

Address	Bits	Description	Default Value	Additional Information
	3	<p>Surprise Down error reporting capabilities. (Available in <i>PCI Express Base Specification Revision 1.1</i> compliant Cores, only.)</p> <p>Downstream Port. This bit must be set to 1 if the component supports the optional capability of detecting and reporting a Surprise Down error condition.</p> <p>Upstream Port. For upstream ports and components that do not support this optional capability, this bit must be hardwired to 0.</p>	b'0	Table 6–8 on page 6–5, Link Capability register
	4	<p>Data Link Layer active reporting capabilities. (Available in <i>PCI Express Base Specification Revision 1.1</i> compliant Cores, only.)</p> <p>Downstream Port: This bit must be set to 1 if the component supports the optional capability of reporting the DL_Active state of the Data Link Control and Management state machine.</p> <p>Upstream Port: For upstream ports and components that do not support this optional capability, this bit must be hardwired to 0.</p>	b'0	Table 6–8 on page 6–5, Link Capability register
	5	Extended TAG field supported.	b'0	Table 6–8 on page 6–5, Device Capability register
	8:6	<p>Endpoint L0s acceptable latency. The following encodings are defined:</p> <p>b'000 – Maximum of 64 ns. b'001 – Maximum of 128 ns. b'010 – Maximum of 256 ns. b'011 – Maximum of 512 ns. b'100 – Maximum of 1 μs. b'101 – Maximum of 2 μs. b'110 – Maximum of 4 μs. b'111 – No limit.</p>	b'000	Table 6–8 on page 6–5, Device Capability register
	11:9	<p>Endpoint L1 acceptable latency. The following encodings are defined:</p> <p>b'000 – Maximum of 1 μs. b'001 – Maximum of 2 μs. b'010 – Maximum of 4 μs. b'011 – Maximum of 8 μs. b'100 – Maximum of 16 μs. b'101 – Maximum of 32 μs. b'110 – Maximum of 64 μs. b'111 – No limit.</p>	b'000	Table 6–8 on page 6–5, Device Capability register
	14:12	<p>These bits record the presence or absence of the attention and power indicators.</p> <p>[0]: Attention button present on the device. [1]: Attention indicator present for an endpoint. [2]: Power indicator present for an endpoint.</p>	b'000	Table 6–8 on page 6–5, Slot Capability register

Table 13-1. Dynamically Reconfigurable Registers in the Hard IP Implementation (Part 3 of 7)

Address	Bits	Description	Default Value	Additional Information
0x91	15	Role-Based error reporting. (Available in <i>PCI Express Base Specification Revision 1.1</i> compliant Cores only.) In 1.1 compliant cores, this bit should be set to 1.	b'1	Table 6-10 on page 6-6, Correctable Error Mask register
	1:0	Slot Power Limit Scale.	b'00	Table 6-8 on page 6-5, Slot Capability register
0x92	7:2	Max Link width.	b'000100	Table 6-8 on page 6-5, Link Capability register
	9:8	L0s Active State power management support. L1 Active State power management support.	b'01	Table 6-8 on page 6-5, Link Capability register
	15:10	L1 exit latency common clock. L1 exit latency separated clock. The following encodings are defined: b'000 – Less than 1 μ s. b'001 – 1 μ s to less than 2 μ s. b'010 – 2 μ s to less than 4 μ s. b'011 – 4 μ s to less than 8 μ s. b'100 – 8 μ s to less than 16 μ s. b'101 – 16 μ s to less than 32 μ s. b'110 – 32 μ s to 64 μ s. b'111 – More than 64 μ s.	b'000000	Table 6-8 on page 6-5, Link Capability register
0x93		[0]: Attention button implemented on the chassis.	b'0000000	Table 6-8 on page 6-5, Slot Capability register
		[1]: Power controller present.		
		[2]: Manually Operated Retention Latch (MRL) sensor present.		
		[3]: Attention indicator present for a root port, switch, or bridge.		
		[4]: Power indicator present for a root port, switch, or bridge.		
		[5]: Hot-plug surprise: When this bit set to 1, a device can be removed from this slot without prior notification.		
	6:0	[6]: Hot-plug capable.		
	9:7	Reserved.	b'000	
	15:10	Slot Power Limit Value.	b'00000000	
0x94	1:0	Reserved.	—	Table 6-8 on page 6-5, Slot Capability register
	2	Electromechanical Interlock present (Available in <i>PCI Express Base Specification Revision 1.1</i> compliant IP cores only.)	b'0	
	15:3	Physical Slot Number (if slot implemented). This signal indicates the physical slot number associated with this port. It must be unique within the fabric.	b'0	
0x95	7:0	NFTS_SEPCLK. The number of fast training sequences for the separate clock.	b'10000000	—
	15:8	NFTS_COMCLK. The number of fast training sequences for the common clock.	b'10000000	

Table 13–1. Dynamically Reconfigurable Registers in the Hard IP Implementation (Part 4 of 7)

Address	Bits	Description	Default Value	Additional Information
	3:0	Completion timeout ranges. The following encodings are defined: b'0001: range A. b'0010: range B. b'0011: range A&B. b'0110: range B&C. b'0111: range A,B&C. b'1110: range B,C&D. b'1111: range A,B,C&D. All other values are reserved.	b'0000	Table 6–8 on page 6–5, Device Capability register 2
	4	Completion Timeout supported 0: completion timeout disable not supported 1: completion timeout disable supported	b'0	Table 6–8 on page 6–5, Device Capability register 2
	7:5	Reserved.	b'0	—
	8	ECRC generate.	b'0	Table 6–10 on page 6–6, Advanced Error Capability and Control register
	9	ECRC check.	b'0	Table 6–10 on page 6–6, Advanced Error Capability and Control register
0x96	10	No command completed support. (available only in <i>PCI Express Base Specification Revision 1.1</i> compliant Cores)	b'0	Table 6–8 on page 6–5, Slot Capability register
	13:11	Number of functions MSI capable. b'000: 1 MSI capable. b'001: 2 MSI capable. b'010: 4 MSI capable. b'011: 8 MSI capable. b'100: 16 MSI capable. b'101: 32 MSI capable.	b'010	Table 6–4 on page 6–3, Message Control register
	14	MSI 32/64-bit addressing mode. b'0: 32 bits only. b'1: 32 or 64 bits	b'1	
	15	MSI per-bit vector masking (read-only field).	b'0	
	0	Function supports MSI.	b'1	Table 6–4 on page 6–3, Message Control register for MSI
	3:1	Interrupt pin.	b'001	—
	5:4	Reserved.	b'00	
	6	Function supports MSI-X.	b'0	Table 6–4 on page 6–3, Message Control register for MSI

Table 13–1. Dynamically Reconfigurable Registers in the Hard IP Implementation (Part 5 of 7)

Address	Bits	Description	Default Value	Additional Information
0x97	15:7	MSI-X table size	b'0	Table 6–5 on page 6–4, MSI-X Capability Structure
0x98	1:0	Reserved.	—	
	4:2	MSI-X Table BIR.	b'0	
	15:5	MIS-X Table Offset.	b'0	Table 6–5 on page 6–4, MSI-X Capability Structure
0x99	15:10	MSI-X PBA Offset.	b'0	—
0x9A	15:0	Reserved.	b'0	
0x9B	15:0	Reserved.	b'0	
0x9C	15:0	Reserved.	b'0	
0x9D	15:0	Reserved.	b'0	
0x9E	3:0	Reserved.		
	7:4	Number of EIE symbols before NFTS.	b'0100	
	15:8	Number of NFTS for separate clock in Gen2 rate.	b'11111111	
0x9F	7:0	Number of NFTS for common clock in Gen2 rate.	b'11111111	Table 6–8 on page 6–5, Link Control register 2
	8	Selectable de-emphasis.	b'0	
	12:9	PCIe Capability Version. b'0000: Core is compliant to PCIe Specification 1.0a or 1.1. b'0001: Core is compliant to PCIe Specification 1.0a or 1.1. b'0010: Core is compliant to PCIe Specification 2.0.	b'0010	Table 6–8 on page 6–5, PCI Express capability register
	15:13	L0s exit latency for common clock. Gen1: $(N_FTS \text{ (of separate clock)} + 1 \text{ (for the SKIPOS)}) * 4 * 10 * UI$ ($UI = 0.4 \text{ ns}$). Gen2: $[(N_FTS2 \text{ (of separate clock)} + 1 \text{ (for the SKIPOS)}) * 4 + 8 \text{ (max number of received E/E)}] * 10 * UI$ ($UI = 0.2 \text{ ns}$).	b'110	Table 6–8 on page 6–5, Link Capability register
0xA0	2:0	L0s exit latency for separate clock. Gen1: $(N_FTS \text{ (of separate clock)} + 1 \text{ (for the SKIPOS)}) * 4 * 10 * UI$ ($UI = 0.4 \text{ ns}$). Gen2: $[(N_FTS2 \text{ (of separate clock)} + 1 \text{ (for the SKIPOS)}) * 4 + 8 \text{ (max number of received E/E)}] * 10 * UI$ ($UI = 0.2 \text{ ns}$). b'000 – Less than 64 ns. b'001 – 64 ns to less than 128 ns. b'010 – 128 ns to less than 256 ns. b'011 – 256 ns to less than 512 ns. b'100 – 512 ns to less than 1 μs . b'101 – 1 μs to less than 2 μs . b'110 – 2 μs to 4 μs . b'111 – More than 4 μs .	b'110	Table 6–8 on page 6–5, Link Capability register
	15:3	Reserved.	0x0000	

Table 13–1. Dynamically Reconfigurable Registers in the Hard IP Implementation (Part 6 of 7)

Address	Bits	Description	Default Value	Additional Information
0xA1		BAR0[31:0].		Table 6–2 on page 6–2, Table 6–3 on page 6–3,
	0	BAR0[0]: I/O Space.	b'0	
	2:1	BAR0[2:1]: Memory Space. 10: 64-bit address. 00: 32-bit address.	b'10	
	3	BAR0[3]: Prefetchable.	b'1	
		BAR0[31:4]: Bar size mask.	0xFFFFFFFF	
	15:4	BAR0[15:4].	b'0	
0xA2	15:0	BAR0[31:16].	b'0	
0xA3		BAR1[63:32].	b'0	
	0	BAR1[32]: I/O Space.	b'0	
	2:1	BAR1[34:33]: Memory Space (see bit settings for BAR0).	b'0	
	3	BAR1[35]: Prefetchable.	b'0	
		BAR1[63:36]: Bar size mask.	b'0	
	15:4	BAR1[47:36].	b'0	
0xA4	15:0	BAR1[63:48].	b'0	
0xA5		BAR2[95:64].	b'0	
	0	BAR2[64]: I/O Space.	b'0	
	2:1	BAR2[66:65]: Memory Space (see bit settings for BAR0).	b'0	
	3	BAR2[67]: Prefetchable.	b'0	
		BAR2[95:68]: Bar size mask.	b'0	
	15:4	BAR2[79:68].	b'0	
0xA6	15:0	BAR2[95:80].	b'0	
0xA7		BAR3[127:96].	b'0	Table 6–2 on page 6–2
	0	BAR3[96]: I/O Space.	b'0	
	2:1	BAR3[98:97]: Memory Space (see bit settings for BAR0).	b'0	
	3	BAR3[99]: Prefetchable.	b'0	
		BAR3[127:100]: Bar size mask.	b'0	
	15:4	BAR3[111:100].	b'0	
0xA8	15:0	BAR3[127:112].	b'0	
0xA9		BAR4[159:128].	b'0	
	0	BAR4[128]: I/O Space.	b'0	
	2:1	BAR4[130:129]: Memory Space (see bit settings for BAR0).	b'0	
	3	BAR4[131]: Prefetchable.	b'0	
		BAR4[159:132]: Bar size mask.	b'0	
	15:4	BAR4[143:132].	b'0	

Table 13–1. Dynamically Reconfigurable Registers in the Hard IP Implementation (Part 7 of 7)


Address	Bits	Description	Default Value	Additional Information
0xAA	15:0	BAR4[159:144].	b'0	
0xAB		BAR5[191:160].	b'0	
	0	BAR5[160]: I/O Space.	b'0	
	2:1	BAR5[162:161]: Memory Space (see bit settings for BAR0).	b'0	
	3	BAR5[163]: Prefetchable.	b'0	
		BAR5[191:164]: Bar size mask.	b'0	
	15:4	BAR5[175:164].	b'0	
0xAC	15:0	BAR5[191:176].	b'0	
0xAD	15:0	Expansion BAR[223:192]: Bar size mask.	b'0	
		Expansion BAR[207:192].	b'0	
0xAE	15:0	Expansion BAR[223:208].	b'0	
0xAF	1:0	IO. 00: no IO windows. 01: IO 16 bit. 11: IO 32-bit.	b'0	Table 6–3 on page 6–3
	3:2	Prefetchable. 00: not implemented. 01: prefetchable 32. 11: prefetchable 64.	b'0	
	15:4	Reserved.	—	
B0	5:0	Reserved	—	—
	6	Selectable de-emphasis, operates as specified in the <i>PCI Express Base Specification</i> when operating at the 5.0GT/s rate: 1: 3.5 dB 0: -6 dB. This setting has no effect when operating at the 2.5GT/s rate.		
	9:7	Transmit Margin. Directly drives the transceiver tx_pipemargin bits. Refer to the transceiver documentation for the appropriate device handbook to determine what V _{OD} settings are available as follows: <i>Arria II Device Data Sheet and Addendum</i> in volume 3 of the <i>Arria II Device Handbook</i> , <i>Cyclone IV Device Datasheet</i> in volume 3 of the <i>Cyclone IV Device Handbook</i> , or <i>Stratix IV Dynamic Reconfiguration</i> in volume 3 of the <i>Stratix IV Handbook</i> .		
0xB1-FF		Reserved.		


Transceiver Offset Cancellation

As silicon progresses towards smaller process nodes, circuit performance is affected more by variations due to process, voltage, and temperature (PVT). These process variations result in analog voltages that can be offset from required ranges. When you implement the PCI Express IP core in a Arria II GX, HardCopy IV GX, Cyclone IV GX, Stratix IV GX, device using the internal PHY, you must compensate for this variation by including the ALTGX_RECONFIG megafunction in your design. When you generate your ALTGX_RECONFIG module the **Offset cancellation for receiver channels** option is **On** by default. This feature is all that is required to ensure that the transceivers operate within the required ranges, but you can choose to enable other features such as the **Analog controls** option if your system requires this. You must connect, the `reconfig_fromgxb` and `reconfig_togxb` busses and the necessary clocks between the ALTGX instance and the ALTGX_RECONFIG instance, as [Figure 13-1](#) illustrates.

The offset cancellation circuitry requires the following two clocks.


- `fixedclk`—This is a free running clock whose frequency must be 125 MHz. It cannot be generated from `refclk`.
- `reconfig_clk`— The correct frequency for this clock is device dependent

 Refer to the appropriate device handbook to determine the frequency range for your device as follows: *Transceiver Architecture* in Volume II of the *Arria II Device Handbook*, *Transceivers* in Volume 2 of the *Cyclone IV Device Handbook*, *Transceiver Architecture* in Volume 2 of the *Stratix IV Device Handbook*, or *Altera PHY IP User Guide* for Stratix V devices.

 The `<variant>_plus` hard IP PCI Express endpoint automatically includes the circuitry for offset cancellation, you do not have to add this circuitry manually.

The chaining DMA design example instantiates the offset cancellation circuitry in the file `<variation name_example_pipen1b>.<v or .vhd>`. Figure 13-1 shows the connections between the ALTGX_RECONFIG instance and the ALTGX instance. The names of the Verilog HDL files in this figure match the names in the chaining DMA design example described in Chapter 15, *Testbench and Design Example*.

Figure 13-1. ALTGX_RECONFIG Connectivity (Note 1)



Note to Figure 13-1:

- (1) The size of `reconfig_togxb` and `reconfig_fromgxb` buses varies with the number of lanes. Refer to "Transceiver Control Signals" on page 5-53 for details.

For more information about the ALTGX_RECONFIG megafunction refer to *AN 558: Implementing Dynamic Reconfiguration in Arria II GX Devices*. For more information about the ALTGX megafunction refer to volume 2 of the *Arria II GX Device Handbook* or volume 2 of the *Stratix IV Device Handbook*.

External PHY Support

This chapter discusses external PHY support, which includes the external PHYs and interface modes shown in [Table 14–1](#). The external PHY is not applicable to the hard IP implementation.

Table 14–1. External PHY Interface Modes


PHY Interface Mode	Clock Frequency	Notes
16-bit SDR	125 MHz	In this the generic 16-bit PIPE interface, both the TX and RX data are clocked by the <code>refclk</code> input which is the <code>pclk</code> from the PHY.
16-bit SDR mode (with source synchronous transmit clock)	125 MHz	This enhancement to the generic PIPE interface adds a <code>TXClk</code> to clock the <code>TXData</code> source synchronously to the external PHY. The TIXIO1100 PHY uses this mode.
8-bit DDR	125 MHz	This double data rate version saves I/O pins without increasing the clock frequency. It uses a single <code>refclk</code> input (which is the <code>pclk</code> from the PHY) for clocking data in both directions.
8-bit DDR mode (with 8-bit DDR source synchronous transmit clock)	125 MHz	This double data rate version saves I/O pins without increasing the clock frequency. A <code>TXClk</code> clocks the data source synchronously in the transmit direction.
8-bit DDR/SDR mode (with 8-bit DDR source synchronous transmit clock)	125 MHz	This is the same mode as 8-bit DDR mode except the control signals <code>rxlecidle</code> , <code>rxstatus</code> , <code>phystatus</code> , and <code>rxvalid</code> are latched using the SDR I/O register rather than the DDR I/O register. The TIXIO1100 PHY uses this mode.
8-bit SDR	250 MHz	This is the generic 8-bit PIPE interface. Both the TX and RX data are clocked by the <code>refclk</code> input which is the <code>pclk</code> from the PHY. The NXP PX1011A PHY uses this mode.
8-bit SDR mode (with Source Synchronous Transmit Clock)	250 MHz	This enhancement to the generic PIPE interface adds a <code>TXClk</code> to clock the <code>TXData</code> source synchronously to the external PHY.

When an external PHY is selected, additional logic required to connect directly to the external PHY is included in the `<variation name>` module or entity.

The user logic must instantiate this module or entity in the design. The implementation details for each of these modes are discussed in the following sections.


16-bit SDR Mode

The implementation of this 16-bit SDR mode PHY support is shown in [Figure 14–1](#) and is included in the file `<variation name>.v` or `<variation name>.vhd` and includes a PLL. The PLL `inclk` is driven by `refclk` and has the following outputs:

 The `refclk` is the same as `pclk`, the parallel clock provided by the external PHY. This document uses the terms `refclk` and `pclk` interchangeably.

- `clk125_out` is a 125 MHz output that has the same phase-offset as `refclk`. The `clk125_out` must drive the `clk125_in` input in the user logic as shown in the [Figure 14-1](#). The `clk125_in` is used to capture the incoming receive data and also is used to drive the `clk125_in` input of the IP core.
- `clk125_early` is a 125 MHz output that is phase shifted. This phase-shifted output clocks the output registers of the transmit data. Based on your board delays, you may need to adjust the phase-shift of this output. To alter the phase shift, copy the PLL source file referenced in your variation file from the `<path>/ip/PCI Express Compiler/lib` directory, where `<path>` is the directory in which you installed the PCI Express Compiler, to your project directory. Then use the MegaWizard Plug In Manager in the Quartus II software to edit the PLL source file to set the required phase shift. Then add the modified PLL source file to your Quartus II project.
- `t1p_clk62p5` is a 62.5 MHz output that drives the `t1p_clk` input of the IP core when the MegaCore internal clock frequency is 62.5 MHz.

Figure 14-1. 16-bit SDR Mode - 125 MHz without Transmit Clock



16-bit SDR Mode with a Source Synchronous TXClk


The implementation of the 16-bit SDR mode with a source synchronous TXClk is shown in [Figure 14-2](#) and is included in the file `<variation name>.v` or `<variation name>.vhd`. In this mode the following clocking scheme is used:

- `refclk` is used as the `clk125_in` for the core
- `refclk` clocks a single data rate register for the incoming receive data

- `refclk` clocks the transmit data register (`txdata`) directly
- `refclk` also clocks a DDR register that is used to create a center aligned `TXClk`

This is the only external PHY mode that does not require a PLL. However, if the slow `tlp_clk` feature is used with this PIPE interface mode, then a PLL is required to create the slow `tlp_clk`. In the case of the slow `tlp_clk`, the circuit is similar to the one shown previously in Figure 14-1, the 16-bit SDR, but with `TXClk` output added.

Figure 14-2. 16-bit SDR Mode with a 125 MHz Source Synchronous Transmit Clock



8-bit DDR Mode

The implementation of the 8-bit DDR mode shown in Figure 14-3 is included in the file `<variation name>.v` or `<variation name>.vhd` and includes a PLL. The PLL inlock is driven by `refclk (pclk)` from the external PHY) and has the following outputs:


- A zero delay copy of the 125 MHz `refclk`. The zero delay PLL output is used as the `clk125_in` for the core and clocks a double data rate register for the incoming receive data.
- A 250 MHz early output. This is multiplied from the 125 MHz `refclk` is early in relation to the `refclk`. Use the 250 MHz early clock PLL output to clock an 8-bit SDR transmit data output register. A 250 MHz single data rate register is used for the 125 MHz DDR output because this allows the use of the SDR output registers in the Cyclone II I/O block. The early clock is required to meet the required clock to out times for the common `refclk` for the PHY. You may need to adjust the phase shift for your specific PHY and board delays. To alter the phase shift, copy the PLL

source file referenced in your variation file from the `<path>/ip/PCI Express Compiler/lib` directory, where `<path>` is the directory in which you installed the PCI Express Compiler, to your project directory. Then use the MegaWizard Plug In Manager to edit the PLL source file to set the required phase shift. Then add the modified PLL source file to your Quartus II project.

- An optional 62.5 MHz TLP Slow clock is provided for $\times 1$ implementations.

An edge detect circuit detects the relationships between the 125 MHz clock and the 250 MHz rising edge to properly sequence the 16-bit data into the 8-bit output register.

Figure 14-3. 8-Bit DDR Mode without Transmit Clock




8-bit DDR with a Source Synchronous TXClk

Figure 14-4 shows the implementation of the 8-bit DDR mode with a source synchronous transmit clock (TXClk). It is included in the file `<variation name>.v` or `<variation name>.vhd` and includes a PLL. `refclk (pclk)` from the external PHY) drives the PLL inlock. The PLL inlock has the following outputs:

- A zero delay copy of the 125 MHz `refclk` used as the `clk125_in` for the IP core and also to clock DDR input registers for the RX data and status signals.
- A 250 MHz early clock. This PLL output clocks an 8-bit SDR transmit data output register. It is multiplied from the 125 MHz `refclk` and is early in relation to the `refclk`. A 250 MHz single data rate register for the 125 MHz DDR output allows you to use the SDR output registers in the Cyclone II I/O block.
- An optional 62.5 MHz TLP Slow clock is provided for $\times 1$ implementations.

An edge detect circuit detects the relationships between the 125 MHz clock and the 250 MHz rising edge to properly sequence the 16-bit data into the 8-bit output register.

Figure 14-4. 8-bit DDR Mode with a Source Synchronous Transmit Clock



8-bit SDR Mode


Figure 14-5 illustrates the implementation of the 8-bit SDR mode. This mode is included in the file `<variation name>.v` or `<variation name>.vhdl` and includes a PLL. `refclk` (`pclk` from the external PHY) drives the PLL inlock. The PLL has the following outputs:

- A 125 MHz output derived from the 250 MHz `refclk` used as the `clk125_in` for the core and also to transition the incoming 8-bit data into a 16-bit register for the rest of the logic.
- A 250 MHz early output that is skewed early in relation to the `refclk` that is used to clock an 8-bit SDR transmit data output register. The early clock PLL output clocks the transmit data output register. The early clock is required to meet the specified clock-to-out times for the common clock. You may need to adjust the phase shift for your specific PHY and board delays. To alter the phase shift, copy the PLL source file referenced in your variation file from the `<path>/ip/PCI Express Compiler/lib` directory, where `<path>` is the directory in which you installed the PCI Express Compiler, to your project directory. Then use the MegaWizard Plug-In Manager in the Quartus II software to edit the PLL source file to set the required phase shift. Then add the modified PLL source file to your Quartus II project.

- An optional 62.5 MHz TLP Slow clock is provided for ×1 implementations.

An edge detect circuit detects the relationships between the 125 MHz clock and the 250 MHz rising edge to properly sequence the 16-bit data into the 8-bit output register.

Figure 14-5. 8-bit SDR Mode - 250 MHz




8-bit SDR with a Source Synchronous TXClk

Figure 14-6 illustrates the implementation of the 16-bit SDR mode with a source synchronous TXClk. It is included in the file `<variation name>.v` or `<variation name>.vhd` and includes a PLL. `refclk (pclk)` from the external PHY drives the PLL inlock. The PLL has the following outputs:

- A 125 MHz output derived from the 250 MHz `refclk`. This 125 MHz PLL output is used as the `clk125_in` for the IP core.
- A 250 MHz early output that is skewed early in relation to the `refclk` the 250 MHz early clock PLL output clocks an 8-bit SDR transmit data output register.
- An optional 62.5 MHz TLP Slow clock is provided for ×1 implementations.

An edge detect circuit detects the relationships between the 125 MHz clock and the 250 MHz rising edge to properly sequence the 16-bit data into the 8-bit output register.

Figure 14-6. 8-bit SDR Mode with 250 MHz Source Synchronous Transmit Clock



16-bit PHY Interface Signals

Table 14-2 summarizes the external I/O signals for the 16-bit PIPE interface modes. Depending on the number of lanes selected and whether the PHY mode has a TXClk, some of the signals may not be available as noted.

Table 14-2. 16-bit PHY Interface Signals (Part 1 of 3)

Signal Name	Direction	Description	Availability
pcie_rstn	I	PCI Express reset signal, active low.	Always
phystatus_ext	I	PIPE interface phystatus signal. Signals the completion of the requested operation	Always
powerdown_ext[1:0]	O	PIPE interface powerdown signal. Used to request that the PHY enter the specified power state.	Always
refclk	I	Input clock connected to the PIPE interface pclk signal from the PHY. 125 MHz clock that clocks all of the status and data signals.	Always

Table 14-2. 16-bit PHY Interface Signals (Part 2 of 3)

Signal Name	Direction	Description	Availability
pipe_txclk	0	Source synchronous transmit clock signal for clocking TX Data and Control signals going to the PHY.	Only in modes that have the TXClk
rxdata0_ext[15:0]	I	Pipe interface lane 0 RX data signals, carries the parallel received data.	Always
rxdatak0_ext[1:0]	I	Pipe interface lane 0 RX data K-character flags.	Always
rxlecidle0_ext	I	Pipe interface lane 0 RX electrical idle indication.	Always
rxpolarity0_ext	0	Pipe interface lane 0 RX polarity inversion control.	Always
rxstatus0_ext[1:0]	I	Pipe interface lane 0 RX status flags.	Always
rxvalid0_ext	I	Pipe interface lane 0 RX valid indication.	Always
txcompl0_ext	0	Pipe interface lane 0 TX compliance control.	Always
txdata0_ext[15:0]	0	Pipe interface lane 0 TX data signals, carries the parallel transmit data.	Always
txdatak0_ext[1:0]	0	Pipe interface lane 0 TX data K-character flags.	Always
txlecidle0_ext	0	Pipe interface lane 0 TX electrical Idle Control.	Always
rxdata1_ext[15:0]	I	Pipe interface lane 1 RX data signals, carries the parallel received data.	Only in x4
rxdatak1_ext[1:0]	I	Pipe interface lane 1 RX data K-character flags.	Only in x4
rxlecidle1_ext	I	Pipe interface lane 1 RX electrical idle indication.	Only in x4
rxpolarity1_ext	0	Pipe interface lane 1 RX polarity inversion control.	Only in x4
rxstatus1_ext[1:0]	I	Pipe interface lane 1 RX status flags.	Only in x4
rxvalid1_ext	I	Pipe interface lane 1 RX valid indication.	Only in x4
txcompl1_ext	0	Pipe interface lane 1 TX compliance control.	Only in x4
txdata1_ext[15:0]	0	Pipe interface lane 1 TX data signals, carries the parallel transmit data.	Only in x4
txdatak1_ext[1:0]	0	Pipe interface lane 1 TX data K-character flags.	Only in x4
txlecidle1_ext	0	Pipe interface lane 1 TX electrical idle control.	Only in x4
rxdata2_ext[15:0]	I	Pipe interface lane 2 RX data signals, carries the parallel received data.	Only in x4
rxdatak2_ext[1:0]	I	Pipe interface lane 2 RX data K-character flags.	Only in x4
rxlecidle2_ext	I	Pipe interface lane 2 RX electrical idle indication.	Only in x4
rxpolarity2_ext	0	Pipe interface lane 2 RX polarity inversion control.	Only in x4
rxstatus2_ext[1:0]	I	Pipe interface lane 2 RX status flags.	Only in x4
rxvalid2_ext	I	Pipe interface lane 2 RX valid indication.	Only in x4
txcompl2_ext	0	Pipe interface lane 2 TX compliance control.	Only in x4
txdata2_ext[15:0]	0	Pipe interface lane 2 TX data signals, carries the parallel transmit data.	Only in x4
txdatak2_ext[1:0]	0	Pipe interface lane 2 TX data K-character flags.	Only in x4
txlecidle2_ext	0	Pipe interface lane 2 TX electrical idle control.	Only in x4
rxdata3_ext[15:0]	I	Pipe interface lane 3 RX data signals, carries the parallel received data.	Only in x4
rxdatak3_ext[1:0]	I	Pipe interface lane 3 RX data K-character flags.	Only in x4

Table 14-2. 16-bit PHY Interface Signals (Part 3 of 3)

Signal Name	Direction	Description	Availability
rxelecidle3_ext	I	Pipe interface lane 3 RX electrical idle indication.	Only in x4
rxpolarity3_ext	O	Pipe interface lane 3 RX polarity inversion control.	Only in x4
rxstatus3_ext[1:0]	I	Pipe interface lane 3 RX status flags.	Only in x4
rxvalid3_ext	I	Pipe interface lane 3 RX valid indication.	Only in x4
txcompl3_ext	O	Pipe interface lane 3 TX compliance control.	Only in x4
txdata3_ext[15:0]	O	Pipe interface lane 3 TX data signals, carries the parallel transmit data.	Only in x4
txdatak3_ext[1:0]	O	Pipe interface lane 3 TX data K-character flags.	Only in x4
txelecidle3_ext	O	Pipe interface lane 3 TX electrical Idle Control.	Only in x4

8-bit PHY Interface Signals

Table 14-3 summarizes the external I/O signals for the 8-bit PIPE interface modes. Depending on the number of lanes selected and whether the PHY mode has a TXCLK, some of the signals may not be available as noted.

Table 14-3. 8-bit PHY Interface Signals (Part 1 of 2)

Signal Name	Direction	Description	Availability
pcie_rstn	I	PCI Express reset signal, active low.	Always
phystatus_ext	I	PIPE interface phystatus signal. Signals the completion of the requested operation.	Always
powerdown_ext[1:0]	O	PIPE interface powerdown signal, Used to request that the PHY enter the specified power state.	Always
refclk	I	Input clock connected to the PIPE interface pclk signal from the PHY. Clocks all of the status and data signals. Depending on whether this is an SDR or DDR interface this clock will be either 250 MHz or 125 MHz.	Always
pipe_txclk	O	Source synchronous transmit clock signal for clocking TX data and control signals going to the PHY.	Only in modes that have the TXCLK
rxdata0_ext[7:0]	I	Pipe interface lane 0 RX data signals, carries the parallel received data.	Always
rxdatak0_ext	I	Pipe interface lane 0 RX data K-character flag.	Always
rxelecidle0_ext	I	Pipe interface lane 0 RX electrical idle indication.	Always
rxpolarity0_ext	O	Pipe interface lane 0 RX polarity inversion control.	Always
rxstatus0_ext[1:0]	I	Pipe interface lane 0 RX status flags.	Always
rxvalid0_ext	I	Pipe interface lane 0 RX valid indication.	Always
txcompl0_ext	O	Pipe interface lane 0 TX compliance control.	Always
txdata0_ext[7:0]	O	Pipe interface lane 0 TX data signals, carries the parallel transmit data.	Always
txdatak0_ext	O	Pipe interface lane 0 TX data K-character flag.	Always
txelecidle0_ext	O	Pipe interface lane 0 TX electrical idle control.	Always
rxdata1_ext[7:0]	I	Pipe interface lane 1 RX data signals, carries the parallel received data.	Only in x4

Table 14-3. 8-bit PHY Interface Signals (Part 2 of 2)

Signal Name	Direction	Description	Availability
rxdatak1_ext	I	Pipe interface lane 1 RX data K-character flag.	Only in x4
rxelecidle1_ext	I	Pipe interface lane 1 RX electrical idle indication.	Only in x4
rxpolarity1_ext	0	Pipe interface lane 1 RX polarity inversion control.	Only in x4
rxstatus1_ext[1:0]	I	Pipe interface lane 1 RX status flags.	Only in x4
rxvalid1_ext	I	Pipe interface lane 1 RX valid indication.	Only in x4
txcompl1_ext	0	Pipe interface lane 1 TX compliance control.	Only in x4
txdata1_ext[7:0]	0	Pipe interface lane 1 TX data signals, carries the parallel transmit data.	Only in x4
txdatak1_ext	0	Pipe interface lane 1 TX data K-character flag.	Only in x4
txelecidle1_ext	0	Pipe interface lane 1 TX electrical idle control.	Only in x4
rxdata2_ext[7:0]	I	Pipe interface lane 2 RX data signals, carries the parallel received data.	Only in x4
rxdatak2_ext	I	Pipe interface lane 2 RX data K-character flag.	Only in x4
rxelecidle2_ext	I	Pipe interface lane 2 RX electrical idle indication.	Only in x4
rxpolarity2_ext	0	Pipe interface lane 2 RX polarity inversion control.	Only in x4
rxstatus2_ext[1:0]	I	Pipe interface lane 2 RX status flags.	Only in x4
rxvalid2_ext	I	Pipe interface lane 2 RX valid indication.	Only in x4
txcompl2_ext	0	Pipe interface lane 2 TX compliance control.	Only in x4
txdata2_ext[7:0]	0	Pipe interface lane 2 TX data signals, carries the parallel transmit data.	Only in x4
txdatak2_ext	0	Pipe interface lane 2 TX data K-character flag.	Only in x4
txelecidle2_ext	0	Pipe interface lane 2 TX electrical idle control.	Only in x4
rxdata3_ext[7:0]	I	Pipe interface lane 3 RX data signals, carries the parallel received data.	Only in x4
rxdatak3_ext	I	Pipe interface lane 3 RX data K-character flag.	Only in x4
rxelecidle3_ext	I	Pipe interface lane 3 RX electrical idle indication.	Only in x4
rxpolarity3_ext	0	Pipe interface lane 3 RX polarity inversion control.	Only in x4
rxstatus3_ext[1:0]	I	Pipe interface lane 3 RX status flags.	Only in x4
rxvalid3_ext	I	Pipe interface lane 3 RX valid indication.	Only in x4
txcompl3_ext	0	Pipe interface lane 3 TX compliance control.	Only in x4
txdata3_ext[7:0]	0	Pipe interface lane 3 TX data signals, carries the parallel transmit data.	Only in x4
txdatak3_ext	0	Pipe interface lane 3 TX data K-character flag.	Only in x4
txelecidle3_ext	0	Pipe interface lane 3 TX electrical idle control.	Only in x4

Selecting an External PHY

You can select an external PHY and set the appropriate options in the MegaWizard Plug-In Manager flow or in the SOPC Builder flow, but the available options may differ. The following description uses the MegaWizard Plug-In Manager flow.

You can select one of the following PHY options on the MegaWizard interface System Settings page:

- Select the specific PHY.
- Select the type of interface to the PHY by selecting **Custom** in the **PHY type** list. Several PHYs have multiple interface modes.

Table 14-4 summarizes the PHY support matrix. For every supported PHY type and interface, the table lists the allowed lane widths.

Table 14-4. External PHY Support Matrix

PHY Type	Allowed Interfaces and Lanes							
	16-bit SDR (pclk only)	16-bit SDR (w/TXClk)	8-bit DDR (pclk only)	8-bit DDR (w/TXClk)	8-bit DDR/SDR (w/TXClk)	8-bit SDR (pclk only)	8-bit SDR (w/TXClk)	Serial Interface
Arria GX	-	-	-	-	-	-	-	×1, ×4
Stratix II GX	-	-	-	-	-	-	-	×1, ×4, ×8
Stratix IV GX	-	-	-	-	-	-	-	×1, ×4, ×8
TI XIO1100	-	×1	-	-	×1	-	-	-
NXP PX1011A	-	-	-	-	-	-	×1	-
Custom	×1, ×4	×1, ×4	×1, ×4	×1, ×4	-	×1, ×4	×1, ×4	-

The TI XIO1100 device has some additional control signals that need to be driven by your design. These can be statically pulled high or low in the board design, unless additional flexibility is needed by your design and you want to drive them from the Altera device. These signals are shown in the following list:


- P1_SLEEP must be pulled low. The PCI Express IP core requires the refclk (RX_CLK from the XIO1100) to remain active while in the P1 powerdown state.
- DDR_EN must be pulled high if your variation of the PCI Express IP core uses the 8-bit DDR (w/TXClk) mode. It must be pulled low if the 16-bit SDR (w/TXClk) mode is used.
- CLK_SEL must be set correctly based on the reference clock provided to the XIO1100. Consult the XIO1100 data sheet for specific recommendations.


External PHY Constraint Support

The PCI Express Compiler supports various location and timing constraints. When you parameterize and generate your IP core, the Quartus II software creates a Tcl file that runs when you compile your design. The Tcl file incorporates the following constraints that you specify when you parameterize and generate during parameterization.

- refclk (pclk from the PHY) frequency constraint (125 MHz or 250 MHz)
- Setup and hold constraints for the input signals
- Clock-to-out constraints for the output signals
- I/O interface standard

Altera also provides an SDC file with the same constraints. The TimeQuest timing analyzer uses the SDC file.

 You may need to modify the timing constraints to take into account the specific constraints of your external PHY and your board design.

 To meet timing for the external PHY in the Cyclone III family, you must avoid using dual-purpose V_{REF} pins.

If you are using an external PHY with a design that does not target a Cyclone II device, you might need to modify the PLL instance required by some external PHYs to function correctly.

To modify the PLL instance, follow these steps:

1. Copy the PLL source file referenced in your variation file from the `<path>/ip/PCI Express Compiler/lib` directory, where `<path>` is the directory in which you installed the PCI Express Compiler, to your project directory.
2. Use the MegaWizard Plug In Manager to edit the PLL to specify the device that the PLL uses.
3. Add the modified PLL source file to your Quartus II project.

This chapter introduces the root port or endpoint design example including a testbench, BFM, and a test driver module. When you create a PCI Express function variation using the MegaWizard Plug-In Manager flow as described in [Chapter 2, Getting Started](#), the PCI Express compiler generates a design example and testbench customized to your variation. This design example is not generated when using the SOPC Builder flow.

When configured as an endpoint variation, the testbench instantiates a design example and a root port BFM, which provides the following functions:

- A configuration routine that sets up all the basic configuration registers in the endpoint. This configuration allows the endpoint application to be the target and initiator of PCI Express transactions.
- A VHDL/Verilog HDL procedure interface to initiate PCI Express transactions to the endpoint.

The testbench uses a test driver module, `altpcieth_bfm_driver_chaining`, to exercise the chaining DMA of the design example. The test driver module displays information from the endpoint configuration space registers, so that you can correlate to the parameters you specified using the parameter editor.

When configured as a root port, the testbench instantiates a root port design example and an endpoint model, which provides the following functions:

- A configuration routine that sets up all the basic configuration registers in the root port and the endpoint BFM. This configuration allows the endpoint application to be the target and initiator of PCI Express transactions.
- A Verilog HDL procedure interface to initiate PCI Express transactions to the endpoint BFM.

The testbench uses a test driver module, `altpcieth_bfm_driver_rp`, to exercise the target memory and DMA channel in the endpoint BFM. The test driver module displays information from the root port configuration space registers, so that you can correlate to the parameters you specified using the parameter editor. The endpoint model consists of an endpoint variation combined with the chaining DMA application described above.

PCI Express link monitoring and error injection capabilities are limited to those provided by the IP core's `test_in` and `test_out` signals. The following sections describe the testbench, the design example, root port and endpoint BFMs in detail.



The Altera testbench and root port or endpoint BFM provide a simple method to do basic testing of the application layer logic that interfaces to the variation. However, the testbench and root port BFM are not intended to be a substitute for a full verification environment. To thoroughly test your application, Altera suggests that you obtain commercially available PCI Express verification IP and tools, or do your own extensive hardware testing or both.

Your application layer design may need to handle at least the following scenarios that are not possible to create with the Altera testbench and the root port BFM:

- It is unable to generate or receive vendor defined messages. Some systems generate vendor defined messages and the application layer must be designed to process them. The IP core passes these messages on to the application layer which in most cases should ignore them, but in all cases using the descriptor/data interface must issue an `rx_ack` to clear the message from the RX buffer.
- It can only handle received read requests that are less than or equal to the currently set **Maximum payload size** option specified on **Buffer Setup** page using the parameter editor. Many systems are capable of handling larger read requests that are then returned in multiple completions.
- It always returns a single completion for every read request. Some systems split completions on every 64-byte address boundary.
- It always returns completions in the same order the read requests were issued. Some systems generate the completions out-of-order.
- It is unable to generate zero-length read requests that some systems generate as flush requests following some write transactions. The application layer must be capable of generating the completions to the zero length read requests.
- It uses fixed credit allocation.

The chaining DMA design example provided with the IP core handles all of the above behaviors, even though the provided testbench cannot test them.



To run the testbench at the Gen1 data rate, you must have the Stratix II GX device family installed. To run the testbench at the Gen2 data rate, you must have the Stratix IV GX device family installed.

Additionally PCI Express link monitoring and error injection capabilities are limited to those provided by the IP core's `test_in` and `test_out` signals. The testbench and root port BFM do not NAK any transactions.


Endpoint Testbench

The testbench is provided in the subdirectory `<variation_name>_examples/chaining_dma/testbench` in your project directory. The testbench top level is named `<variation_name>_chaining_testbench`.

This testbench simulates up to an $\times 8$ PCI Express link using either the PIPE interfaces of the root port and endpoints or the serial PCI Express interface. The testbench design does not allow more than one PCI Express link to be simulated at a time.

Figure 15-1 presents a high level view of the testbench.

Figure 15-1. Testbench Top-Level Module for Endpoint Designs



The top-level of the testbench instantiates four main modules:

- **<variation name>_example_chaining_pipen1b**—This is the example endpoint design that includes your variation of the IP core variation. For more information about this module, refer to “Chaining DMA Design Example” on page 15-6.
- **altpciieb_bfm_rp_top_x8_pipen1b**—This is the root port PCI Express BFM. For detailed information about this module, refer to “Root Port BFM” on page 15-26.
- **altpciieb_pipe_phy**—There are eight instances of this module, one per lane. These modules interconnect the PIPE MAC layer interfaces of the root port and the endpoint. The module mimics the behavior of the PIPE PHY layer to both MAC interfaces.
- **altpciieb_bfm_driver_chaining**—This module drives transactions to the root port BFM. This is the module that you modify to vary the transactions sent to the example endpoint design or your own design. For more information about this module, refer to “Root Port Design Example” on page 15-22.

In addition, the testbench has routines that perform the following tasks:

- Generates the reference clock for the endpoint at the required frequency.
- Provides a PCI Express reset at start up.

The testbench has several VHDL generics/Verilog HDL parameters that control the overall operation of the testbench. These generics are described in [Table 15-1](#).


Table 15-1. Testbench VHDL Generics /Verilog HDL Parameters

Generic/Parameter	Allowed Values	Default Value	Description
PIPE_MODE_SIM	0 or 1	1	Selects the PIPE interface (PIPE_MODE_SIM=1) or the serial interface (PIPE_MODE_SIM= 0) for the simulation. The PIPE interface typically simulates much faster than the serial interface. If the variation name file only implements the PIPE interface, then setting PIPE_MODE_SIM to 0 has no effect and the PIPE interface is always used.
NUM_CONNECTED_LANES	1,2,4,8	8	Controls how many lanes are interconnected by the testbench. Setting this generic value to a lower number simulates the endpoint operating on a narrower PCI Express interface than the maximum. If your variation only implements the ×1 IP core, then this setting has no effect and only one lane is used.
FAST_COUNTERS	0 or 1	1	Setting this parameter to a 1 speeds up simulation by making many of the timing counters in the PCI Express IP core operate faster than specified in the PCI Express specification. This parameter should usually be set to 1, but can be set to 0 if there is a need to simulate the true time-out values.

Root Port Testbench

The root port testbench is provided in the subdirectory `<variation_name>_examples/root_port/testbench` in your project directory. The top-level testbench is named `<variation_name>_rp_testbench`. [Figure 15-2](#) presents a high level view of the testbench.

Figure 15-2. Testbench Top-Level Module for Root Port Designs



This testbench simulates up to an ×8 PCI Express link using either the PIPE interfaces of the root port and endpoints or the serial PCI Express interface. The testbench design does not allow more than one PCI Express link to be simulated at a time. The top-level of the testbench instantiates four main modules:

- `<variation name>_example_rp_pipen1b`—This is the example root port design that includes your variation of the IP core. For more information about this module, refer to [“Root Port Design Example” on page 15-22](#).

- **altpcieth_bfm_ep_example_chaining_pipen1b**—This is the endpoint PCI Express model. The EP BFM consists of a Gen2 ×8 IP core endpoint connected to the chaining DMA design example described in the section “[Chaining DMA Design Example](#)” on page 15-6. [Table 15-2](#) shows the parameterization of the Gen2 ×8 IP core endpoint.

Table 15-2. Gen2 ×8 IP core Endpoint Parameterization

Parameter	Value
Lanes	8
Port Type	Native Endpoint
Max rate	Gen2
BAR Type	BAR1:0—64-bit Prefetchable Memory, 256 MBytes—28 bits Bar 2:—32-Bit Non-Prefetchable, 256 KBytes—18 bits
Device ID	0xABCD
Vendor ID	0x1172
Tags supported	32
MSI messages requested	4
Error Reporting	Implement ECRC check, Implement ECRC generations Implement ECRC generate and forward
Maximum payload size	128 bytes
Number of virtual channels	1

- **altpcieth_pipe_phy**—There are eight instances of this module, one per lane. These modules connect the PIPE MAC layer interfaces of the root port and the endpoint. The module mimics the behavior of the PIPE PHY layer to both MAC interfaces.
- **altpcieth_bfm_driver_rp**—This module drives transactions to the root port BFM. This is the module that you modify to vary the transactions sent to the example endpoint design or your own design. For more information about this module, see “[Test Driver Module](#)” on page 15-18.

The testbench has routines that perform the following tasks:

- Generates the reference clock for the endpoint at the required frequency.
- Provides a PCI Express reset at start up.

The testbench has several Verilog HDL parameters that control the overall operation of the testbench. These parameters are described in [Table 15-3](#).

Table 15-3. Testbench Verilog HDL Parameters for the Root Port Testbench

Parameter	Allowed Values	Default Value	Description
PIPE_MODE_SIM	0 or 1	1	Selects the PIPE interface (<code>PIPE_MODE_SIM=1</code>) or the serial interface (<code>PIPE_MODE_SIM= 0</code>) for the simulation. The PIPE interface typically simulates much faster than the serial interface. If the variation name file only implements the PIPE interface, then setting <code>PIPE_MODE_SIM</code> to 0 has no effect and the PIPE interface is always used.
NUM_CONNECTED_LANES	1,2,4,8	8	Controls how many lanes are interconnected by the testbench. Setting this generic value to a lower number simulates the endpoint operating on a narrower PCI Express interface than the maximum. If your variation only implements the $\times 1$ IP core, then this setting has no effect and only one lane is used.
FAST_COUNTERS	0 or 1	1	Setting this parameter to a 1 speeds up simulation by making many of the timing counters in the PCI Express IP core operate faster than specified in the PCI Express specification. This parameter should usually be set to 1, but can be set to 0 if there is a need to simulate the true time-out values.

Chaining DMA Design Example

This design example shows how to use the MegaWizard Plug-In Manager flow to create a chaining DMA native endpoint which supports simultaneous DMA read and write transactions. The write DMA module implements write operations from the endpoint memory to the root complex (RC) memory. The read DMA implements read operations from the RC memory to the endpoint memory.

When operating on a hardware platform, the DMA is typically controlled by a software application running on the root complex processor. In simulation, the testbench generated by the PCI Express Compiler, along with this design example, provides a BFM driver module in Verilog HDL or VHDL that controls the DMA operations. Because the example relies on no other hardware interface than the PCI Express link, you can use the design example for the initial hardware validation of your system.

The design example includes the following two main components:

- The IP core variation
- An application layer design example

When using the MegaWizard Plug-In manager flow, both components are automatically generated along with a testbench. All of the components are generated in the language (Verilog HDL or VHDL) that you selected for the variation file.



The chaining DMA design example requires setting BAR 2 or BAR 3 to a minimum of 256 bytes. To run the DMA tests using MSI, you must set the **MSI messages requested** parameter on the **Capabilities** page to at least 2.


The chaining DMA design example uses an architecture capable of transferring a large amount of fragmented memory without accessing the DMA registers for every memory block. For each block of memory to be transferred, the chaining DMA design example uses a descriptor table containing the following information:

- Length of the transfer
- Address of the source
- Address of the destination
- Control bits to set the handshaking behavior between the software application or BFM driver and the chaining DMA module.

The BFM driver writes the descriptor tables into BFM shared memory, from which the chaining DMA design engine continuously collects the descriptor tables for DMA read, DMA write, or both. At the beginning of the transfer, the BFM programs the endpoint chaining DMA control register. The chaining DMA control register indicates the total number of descriptor tables and the BFM shared memory address of the first descriptor table. After programming the chaining DMA control register, the chaining DMA engine continuously fetches descriptors from the BFM shared memory for both DMA reads and DMA writes, and then performs the data transfer for each descriptor.

Figure 15-3 shows a block diagram of the design example connected to an external RC CPU.

Figure 15-3. Top-Level Chaining DMA Example for Simulation (Note 1)



Note to Figure 15-3:


(1) For a description of the DMA write and read registers, refer to [Table 15-5 on page 15-14](#).

The block diagram contains the following elements:

- Endpoint DMA write and read requester modules.
- The chaining DMA design example connects to the Avalon-ST interface of the PCI Express IP core when in Avalon-ST mode, or to the ICM when in descriptor/data mode. (Refer to [Appendix C, Incremental Compile Module for Descriptor/Data Examples](#)). The connections consist of the following interfaces:
 - The Avalon-ST RX receives TLP header and data information from the PCI Express IP core
 - The Avalon-ST TX transmits TLP header and data information to the PCI Express IP core
 - The Avalon-ST MSI port requests MSI interrupts from the PCI Express IP core
 - The sideband signal bus carries static information such as configuration information
- The descriptor tables of the DMA read and the DMA write are located in the BFM shared memory.
- A RC CPU and associated PCI Express PHY link to the endpoint design example, using a root port and a north/south bridge.

- The design example exercises the optional ECRC module when targeting the hard IP implementation using a variation with both **Implement advanced error reporting** and **ECRC forwarding** set to **On** in the “**Capabilities Parameters**” on page 3-7.
- The design example exercises the optional PCI Express reconfiguration block when targeting the hard IP implementation created using the MegaWizard Plug-In manager if you selected **PCIe Reconfig** on the **System Settings** page. Figure 15-4 illustrates this test environment.

Figure 15-4. Top-Level Chaining DMA Example for Simulation—Hard IP Implementation with PCIe Reconfig Block



The example endpoint design application layer accomplishes the following objectives:

- Shows you how to interface to the PCI Express IP core in Avalon-ST mode, or in descriptor/data mode through the ICM. Refer to [Appendix C, Incremental Compile Module for Descriptor/Data Examples](#).
- Provides a chaining DMA channel that initiates memory read and write transactions on the PCI Express link.
- If the ECRC forwarding functionality is enabled, provides a CRC Compiler IP core to check the ECRC dword from the Avalon-ST RX path and to generate the ECRC for the Avalon-ST TX path.
- If the PCI Express reconfiguration block functionality is enabled, provides a test that increments the Vendor ID register to demonstrate this functionality.

You can use the example endpoint design in the testbench simulation and compile a complete design for an Altera device. All of the modules necessary to implement the design example with the variation file are contained in one of the following files, based on the language you use:

```
<variation name>_examples/chaining_dma/example_chaining.vhd
or
<variation name>_examples/chaining_dma/example_chaining.v
```

These files are created in the project directory when files are generated.

The following modules are included in the design example and located in the subdirectory `<variation name>_example/chaining_dma`:

- `<variation name>_example_pipen1b`—This module is the top level of the example endpoint design that you use for simulation. This module is contained in the following files produced by the MegaWizard interface:

`<variation name>_example_chaining_top.vhd`, and
`<variation name>_example_chaining_top.v`

This module provides both PIPE and serial interfaces for the simulation environment. This module has two debug ports named `test_out_icm` (which is either the `test_out_icm` signal from the Incremental Compile Module in descriptor/data example designs or the `test_out` signal from the IP core in Avalon-ST example designs) and `test_in`. Refer to “[Test Interface Signals—Hard IP Implementation](#)” on page 5-59 which allow you to monitor and control internal states of the IP core.

For synthesis, the top level module is `<variation name>_example_chaining_top`. This module instantiates the module `<variation name>_example_pipen1b` and propagates only a small sub-set of the test ports to the external I/Os. These test ports can be used in your design.

- `<variation name>.v` or `<variation name>.vhd`—The MegaWizard interface creates this variation name module when it generates files based on the parameters that you set. For simulation purposes, the IP functional simulation model produced by the MegaWizard interface is used. The IP functional simulation model is either the `<variation name>.vho` or `<variation name>.vo` file. The Quartus II software uses the associated `<variation name>.vhd` or `<variation name>.v` file during compilation. For information on producing a functional simulation model, see the [Chapter 2, Getting Started](#).

The chaining DMA design example hierarchy consists of these components:

- A DMA read and a DMA write module
- An on-chip endpoint memory (Avalon-MM slave) which uses two Avalon-MM interfaces for each engine
- The RC slave module is used primarily for downstream transactions which target the endpoint on-chip buffer memory. These target memory transactions bypass the DMA engines. In addition, the RC slave module monitors performance and acknowledges incoming message TLPs.

Each DMA module consists of these components:

- Control register module—The RC programs the control register (four dwords) to start the DMA.
- Descriptor module—The DMA engine fetches four dword descriptors from BFM shared memory which hosts the chaining DMA descriptor table.
- Requester module—For a given descriptor, the DMA engine performs the memory transfer between endpoint memory and the BFM shared memory.

The following modules are provided in both Verilog HDL and VHDL, and reflect each hierarchical level:

- **altpcierrd_example_app_chaining**—This top level module contains the logic related to the Avalon-ST interfaces as well as the logic related to the sideband bus. This module is fully register bounded and can be used as an incremental re-compile partition in the Quartus II compilation flow.
- **altpcierrd_cdma_ast_rx**, **altpcierrd_cdma_ast_rx_64**, **altpcierrd_cdma_ast_rx_128**—These modules implement the Avalon-ST receive port for the chaining DMA. The Avalon-ST receive port converts the Avalon-ST interface of the IP core to the descriptor/data interface used by the chaining DMA submodules. **altpcierrd_cdma_ast_rx** is used with the descriptor/data IP core (through the ICM). **altpcierrd_cdma_ast_rx_64** is used with the 64-bit Avalon-ST IP core. **altpcierrd_cdma_ast_rx_128** is used with the 128-bit Avalon-ST IP core.
- **altpcierrd_cdma_ast_tx**, **altpcierrd_cdma_ast_tx_64**, **altpcierrd_cdma_ast_tx_128**—These modules implement the Avalon-ST transmit port for the chaining DMA. The Avalon-ST transmit port converts the descriptor/data interface of the chaining DMA submodules to the Avalon-ST interface of the IP core. **altpcierrd_cdma_ast_tx** is used with the descriptor/data IP core (through the ICM). **altpcierrd_cdma_ast_tx_64** is used with the 64-bit Avalon-ST IP core. **altpcierrd_cdma_ast_tx_128** is used with the 128-bit Avalon-ST IP core.
- **altpcierrd_cdma_ast_msi**—This module converts MSI requests from the chaining DMA submodules into Avalon-ST streaming data. This module is only used with the descriptor/data IP core (through the ICM).
- **altpcierrd_cdma_app_icm**—This module arbitrates PCI Express packets for the modules **altpcierrd_dma_dt** (read or write) and **altpcierrd_rc_slave**. **altpcierrd_cdma_app_icm** instantiates the endpoint memory used for the DMA read and write transfer.
- **altpcierrd_compliance_test.v**—This module provides the logic to perform CBB via a push button.
- **altpcierrd_rc_slave**—This module provides the completer function for all downstream accesses. It instantiates the **altpcierrd_rxtx_downstream_intf** and **altpcierrd_reg_access** modules. Downstream requests include programming of chaining DMA control registers, reading of DMA status registers, and direct read and write access to the endpoint target memory, bypassing the DMA.
- **altpcierrd_rx_tx_downstream_intf**—This module processes all downstream read and write requests and handles transmission of completions. Requests addressed to BARs 0, 1, 4, and 5 access the chaining DMA target memory space. Requests addressed to BARs 2 and 3 access the chaining DMA control and status register space using the **altpcierrd_reg_access** module.
- **altpcierrd_reg_access**—This module provides access to all of the chaining DMA control and status registers (BAR 2 and 3 address space). It provides address decoding for all requests and multiplexing for completion data. All registers are 32-bits wide. Control and status registers include the control registers in the **altpcierrd_dma_prog_reg** module, status registers in the **altpcierrd_read_dma_requester** and **altpcierrd_write_dma_requester** modules,

as well as other miscellaneous status registers.

- **altpcierr_dma_dt**—This module arbitrates PCI Express packets issued by the submodules **altpcierr_dma_prg_reg**, **altpcierr_read_dma_requester**, **altpcierr_write_dma_requester** and **altpcierr_dma_descriptor**.
- **altpcierr_dma_prg_reg**—This module contains the chaining DMA control registers which get programmed by the software application or BFM driver.
- **altpcierr_dma_descriptor**—This module retrieves the DMA read or write descriptor from the BFM shared memory, and stores it in a descriptor FIFO. This module issues upstream PCI Express TLPs of type Mrd.
- **altpcierr_read_dma_requester**, **altpcierr_read_dma_requester_128**—For each descriptor located in the **altpcierr_descriptor** FIFO, this module transfers data from the BFM shared memory to the endpoint memory by issuing MRd PCI Express transaction layer packets. **altpcierr_read_dma_requester** is used with the 64-bit Avalon-ST IP core. **altpcierr_read_dma_requester_128** is used with the 128-bit Avalon-ST IP core.
- **altpcierr_write_dma_requester**, **altpcierr_write_dma_requester_128**—For each descriptor located in the **altpcierr_descriptor** FIFO, this module transfers data from the endpoint memory to the BFM shared memory by issuing MWr PCI Express transaction layer packets. **altpcierr_write_dma_requester** is used with the 64-bit Avalon-ST IP core. **altpcierr_write_dma_requester_128** is used with the 128-bit Avalon-ST IP core.
- **altpcierr_cpld_rx_buffer**—This module monitors the available space of the RX Buffer; It prevents RX Buffer overflow by arbitrating memory read request issued by the application.
- **altpcierr_cdma_ecrc_check_64**, **altpcierr_cdma_ecrc_check_128**—This module checks for and flags PCI Express ECRC errors on TLPs as they are received on the Avalon-ST interface of the chaining DMA. **altpcierr_cdma_ecrc_check_64** is used with the 64-bit Avalon-ST IP core. **altpcierr_cdma_ecrc_check_128** is used with the 128-bit Avalon-ST IP core.
- **altpcierr_cdma_rx_ecrc_64.v**, **altpcierr_cdma_rx_ecrc_64_altrc.v**, **altpcierr_cdma_rx_ecrc_64.vo**—These modules contain the CRC32 checking Megafunction used in the **altpcierr_ecrc_check_64** module. The **.v** files are used for synthesis. The **.vo** file is used for simulation.
- **altpcierr_cdma_ecrc_gen**—This module generates PCI Express ECRC and appends it to the end of the TLPs transmitted on the Avalon-ST TX interface of the chaining DMA. This module instantiates the **altpcierr_cdma_gen_ctl_64**, **altpcierr_cdma_gen_ctl_128**, and **altpcierr_cdma_gen_datapath** modules.
- **altpcierr_cdma_ecrc_gen_ctl_64**, **altpcierr_cdma_ecrc_gen_ctl_128**—This module controls the data stream going to the **altpcierr_cdma_tx_ecrc** module for ECRC calculation, and generates controls for the main datapath (**altpcierr_cdma_ecrc_gen_datapath**).
- **altpcierr_cdma_ecrc_gen_datapath**—This module routes the Avalon-ST data through a delay pipe before sending it across the Avalon-ST interface to the IP core to ensure the ECRC is available when the end of the TLP is transmitted across the Avalon-ST interface.
- **altpcierr_cdma_ecrc_gen_calc**—This module instantiates the TX ECRC core.

- **altpcierr_cdma_tx_ecrc_64.v, altpcierr_cdma_tx_ecrc_64_altrcr.v, altpcierr_cdma_tx_ecrc_64.vo**—These modules contain the CRC32 generation megafunction used in the **altpcierr_ecrc_gen** module. The **.v** files are used for synthesis. The **.vo** file is used for simulation.
- **altpcierr_tx_ecrc_data_fifo, altpcierr_tx_ecrc_ctl_fifo, altpcierr_tx_ecrc_fifo**—These are FIFOs that are used in the ECRC generator modules in **altpcierr_cdma_ecrc_gen**.
- **altpcierr_pcie_reconfig**—This module is instantiated when the **PCIE reconfig** option on the **System Settings** page is turned on. It consists of a Avalon-MM master which drives the PCIE reconfig Avalon-MM slave of the device under test. The module performs the following sequence using the Avalon-MM interface prior to any PCI Express configuration sequence:
 - a. Turns on PCIE reconfig mode and resets the reconfiguration circuitry in the hard IP implementation by writing 0x2 to PCIE reconfig address 0x0 and asserting the reset signal, **npor**.
 - b. Reads the PCIE vendor ID register at PCIE reconfig address 0x89.
 - c. Increments the vendor ID register by one and writes it back to PCIE reconfig address 0x89.
 - d. Removes the hard IP reconfiguration circuitry and SERDES from the reset state by deasserting **npor**.
- **altpcierr_cplerr_lmi**—This module transfers the **err_desc_func0** from the application to the PCE Express hard IP using the LMI interface. It also retimes the **cpl_err** bits from the application to the hard IP. This module is only used with the hard IP implementation of the IP core.
- **altpcierr_tl_cfg_sample**—This module demultiplexes the configuration space signals from the **tl_cfg_ctl** bus from the hard IP and synchronizes this information, along with the **tl_cfg_sts** bus to the user clock (**p1d_clk**) domain. This module is only used with the hard IP implementation.

Design Example BAR/Address Map

The design example maps received memory transactions to either the target memory block or the control register block based on which BAR the transaction matches. There are multiple BARs that map to each of these blocks to maximize interoperability with different variation files. [Table 15-4](#) shows the mapping.

Table 15-4. Design Example BAR Map

Memory BAR	Mapping
32-bit BAR0 32-bit BAR1 64-bit BAR1:0	Maps to 32 KByte target memory block. Use the rc_slave module to bypass the chaining DMA.
32-bit BAR2 32-bit BAR3 64-bit BAR3:2	Maps to DMA Read and DMA write control and status registers, a minimum of 256 bytes.

Table 15-4. Design Example BAR Map

32-bit BAR4 32-bit BAR5 64-bit BAR5:4	Maps to 32 KByte target memory block. Use the rc_slave module to bypass the chaining DMA.
Expansion ROM BAR	Not implemented by design example; behavior is unpredictable.
I/O Space BAR (any)	Not implemented by design example; behavior is unpredictable.

Chaining DMA Control and Status Registers

The software application programs the chaining DMA control register located in the endpoint application. Table 15-5 describes the control registers which consists of four dwords for the DMA write and four dwords for the DMA read. The DMA control registers are read/write.

Table 15-5. Chaining DMA Control Register Definitions (Note 1)

Addr (2)	Register Name	3124	2316	150
0x0	DMA Wr Cntl DW0	Control Field (refer to Table 15-6)		Number of descriptors in descriptor table
0x4	DMA Wr Cntl DW1	Base Address of the Write Descriptor Table (BDT) in the RC Memory—Upper DWORD		
0x8	DMA Wr Cntl DW2	Base Address of the Write Descriptor Table (BDT) in the RC Memory—Lower DWORD		
0xC	DMA Wr Cntl DW3	Reserved		RCLAST-Idx of last descriptor to process
0x10	DMA Rd Cntl DW0	Control Field (refer to Table 15-6)		Number of descriptors in descriptor table
0x14	DMA Rd Cntl DW1	Base Address of the Read Descriptor Table (BDT) in the RC Memory—Upper DWORD		
0x18	DMA Rd Cntl DW2	Base Address of the Read Descriptor Table (BDT) in the RC Memory—Lower DWORD		
0x1C	DMA Rd Cntl DW3	Reserved		RCLAST-Idx of the last descriptor to process

Note to Table 15-5:

- (1) Refer to Figure 15-3 on page 15-8 for a block diagram of the chaining DMA design example that shows these registers.
- (2) This is the endpoint byte address offset from BAR2 or BAR3.

Table 15-6 describes the control fields of the of the DMA read and DMA write control registers.

Table 15-6. Bit Definitions for the Control Field in the DMA Write Control Register and DMA Read Control Register

Bit	Field	Description
16	Reserved	—
17	MSI_ENA	Enables interrupts of all descriptors. When 1, the endpoint DMA module issues an interrupt using MSI to the RC when each descriptor is completed. Your software application or BFM driver can use this interrupt to monitor the DMA transfer status.
18	EPLAST_ENA	Enables the endpoint DMA module to write the number of each descriptor back to the EPLAST field in the descriptor table. Table 15-10 describes the descriptor table.
[24:20]	MSI Number	When your RC reads the MSI capabilities of the endpoint, these register bits map to the PCI Express back-end MSI signals <code>app_msi_num</code> [4:0]. If there is more than one MSI, the default mapping if all the MSIs are available, is: <ul style="list-style-type: none"> ■ MSI 0 = Read ■ MSI 1 = Write

Table 15-6. Bit Definitions for the Control Field in the DMA Write Control Register and DMA Read Control Register

Bit	Field	Description
[30:28]	MSI Traffic Class	When the RC application software reads the MSI capabilities of the endpoint, this value is assigned by default to MSI traffic class 0. These register bits map to the PCI Express back-end signal <code>app_msi_tc[2:0]</code> .
31	DT RC Last Sync	When 0, the DMA engine stops transfers when the last descriptor has been executed. When 1, the DMA engine loops infinitely restarting with the first descriptor when the last descriptor is completed. To stop the infinite loop, set this bit to 0.

Table 15-7 defines the DMA status registers. These registers are read only.

Table 15-7. Chaining DMA Status Register Definitions

Addr (2)	Register Name	3124	2316	150
0x20	DMA Wr Status Hi	For field definitions refer to Table 15-8		
0x24	DMA Wr Status Lo	Target Mem Address Width	Write DMA Performance Counter. (Clock cycles from time DMA header programmed until last descriptor completes, including time to fetch descriptors.)	
0x28	DMA Rd Status Hi	For field definitions refer to Table 15-9		
0x2C	DMA Rd Status Lo	Max No. of Tags	Read DMA Performance Counter. The number of clocks from the time the DMA header is programmed until the last descriptor completes, including the time to fetch descriptors.	
0x30	Error Status	Reserved		Error Counter. Number of bad ECRCs detected by the application layer. Valid only when ECRC forwarding is enabled.

Note to Table 15-7:

(1) This is the endpoint byte address offset from BAR2 or BAR3.

Table 15-8 describes the fields of the DMA write status register. All of these fields are read only.

Table 15-8. Fields in the DMA Write Status High Register

Bit	Field	Description
[31:28]	CDMA version	Identifies the version of the chaining DMA example design.
[27:26]	Core type	Identifies the core interface. The following encodings are defined: <ul style="list-style-type: none"> ■ 01 Descriptor/Data Interface ■ 10 Avalon-ST soft IP implementation ■ 00 Other
[25:24]	Reserved	—

Table 15-8. Fields in the DMA Write Status High Register

Bit	Field	Description
[23:21]	Max payload size	The following encodings are defined: <ul style="list-style-type: none"> ■ 001 128 bytes ■ 001 256 bytes ■ 010 512 bytes ■ 011 1024 bytes ■ 100 2048 bytes
[20:17]	Reserved	—
16	Write DMA descriptor FIFO empty	Indicates that there are no more descriptors pending in the write DMA.
[15:0]	Write DMA EPLAST	Indicates the number of the last descriptor completed by the write DMA.

Table 15-9 describes the fields in the DMA read status high register. All of these fields are read only.

Table 15-9. Fields in the DMA Read Status High Register

Bit	Field	Description
[31:25]	Board number	Indicates to the software application which board is being used. The following encodings are defined: <ul style="list-style-type: none"> ■ 0 Altera Stratix II GX x1 ■ 1 Altera Stratix II GX x4 ■ 2 Altera Stratix II GX x8 ■ 3 Cyclone II x1 ■ 4 Arria GX x1 ■ 5 Arria GX x4 ■ 6 Custom PHY x1 ■ 7 Custom PHY x4
24	Reserved	—
[23:21]	Max Read Request Size	The following encodings are defined: <ul style="list-style-type: none"> ■ 001 128 bytes ■ 001 256 bytes ■ 010 512 bytes ■ 011 1024 bytes ■ 100 2048 bytes
[20:17]	Negotiated Link Width	The following encodings are defined: <ul style="list-style-type: none"> ■ 0001 x1 ■ 0010 x2 ■ 0100 x4 ■ 1000 x8
16	Read DMA Descriptor FIFO Empty	Indicates that there are no more descriptors pending in the read DMA.
[15:0]	Read DMA EPLAST	Indicates the number of the last descriptor completed by the read DMA.

Chaining DMA Descriptor Tables

Table 15-10 describes the Chaining DMA descriptor table which is stored in the BFM shared memory. It consists of a four-dword descriptor header and a contiguous list of $\langle n \rangle$ four-dword descriptors. The endpoint chaining DMA application accesses the Chaining DMA descriptor table for two reasons:

- To iteratively retrieve four-dword descriptors to start a DMA
- To send update status to the RP, for example to record the number of descriptors completed to the descriptor header

Each subsequent descriptor consists of a minimum of four dwords of data and corresponds to one DMA transfer. (A dword equals 32 bits.)



Note that the chaining DMA descriptor table should not cross a 4 KByte boundary.

Table 15-10. Chaining DMA Descriptor Table

Byte Address Offset to Base Source	Descriptor Type	Description
0x0	Descriptor Header	Reserved
0x4		Reserved
0x8		Reserved
0xC		EPLAST - when enabled by the EPLAST_ENA bit in the control register or descriptor, this location records the number of the last descriptor completed by the chaining DMA module.
0x10	Descriptor 0	Control fields, DMA length
0x14		Endpoint address
0x18		RC address upper dword
0x1C		RC address lower dword
0x20	Descriptor 1	Control fields, DMA length
0x24		Endpoint address
0x28		RC address upper dword
0x2C		RC address lower dword
...		
0x ..0	Descriptor $\langle n \rangle$	Control fields, DMA length
0x ..4		Endpoint address
0x ..8		RC address upper dword
0x ..C		RC address lower dword

Table 15-11 shows the layout of the descriptor fields following the descriptor header.

Table 15-11. Chaining DMA Descriptor Format Map

3122	21 16	150
Reserved	Control Fields (refer to Table 15-12)	DMA Length
Endpoint Address		
RC Address Upper DWORD		
RC Address Lower DWORD		

Table 15-12. Chaining DMA Descriptor Format Map (Control Fields)

2118	17	16
Reserved	EPLAST_ENA	MSI

Each descriptor provides the hardware information on one DMA transfer. Table 15-13 describes each descriptor field.

Table 15-13. Chaining DMA Descriptor Fields

Descriptor Field	Endpoint Access	RC Access	Description
Endpoint Address	R	R/W	A 32-bit field that specifies the base address of the memory transfer on the endpoint site.
RC Address Upper DWORD	R	R/W	Specifies the upper base address of the memory transfer on the RC site.
RC Address Lower DWORD	R	R/W	Specifies the lower base address of the memory transfer on the RC site.
DMA Length	R	R/W	Specifies the number of DMA DWORDs to transfer.
EPLAST_ENA	R	R/W	This bit is OR'd with the EPLAST_ENA bit of the control register. When EPLAST_ENA is set, the endpoint DMA module updates the EPLAST field of the descriptor table with the number of the last completed descriptor, in the form $\langle 0 - n \rangle$. (Refer to Table 15-10.)
MSI_ENA	R	R/W	This bit is OR'd with the MSI bit of the descriptor header. When this bit is set the endpoint DMA module sends an interrupt when the descriptor is completed.

Test Driver Module

The BFM driver module generated by the MegaWizard interface during the generate step is configured to test the chaining DMA example endpoint design. The BFM driver module configures the endpoint configuration space registers and then tests the example endpoint chaining DMA channel.

For an endpoint VHDL version of this file, see:

```
<variation_name>_examples/chaining_dma/testbench/  
altpciwb_bfm_driver_chaining.vhd
```

For an endpoint Verilog HDL file, see:

```
<variation_name>_examples/chaining_dma/testbench/  
altpciwb_bfm_driver_chaining.v
```

For a root port Verilog HDL file, see:

`<variation_name>_examples/rootport/testbench/altpciieb_bfm_driver_rp.v`

The BFM test driver module performs the following steps in sequence:

1. Configures the root port and endpoint configuration spaces, which the BFM test driver module does by calling the procedure `ebfm_cfg_rp_ep`, which is part of **altpciieb_bfm_configure**.
2. Finds a suitable BAR to access the example endpoint design control register space. Either BARs 2 or 3 must be at least a 256-byte memory BAR to perform the DMA channel test. The `find_mem_bar` procedure in the **altpciieb_bfm_driver_chaining** does this.
3. If a suitable BAR is found in the previous step, the driver performs the following tasks:
 - DMA read—The driver programs the chaining DMA to read data from the BFM shared memory into the endpoint memory. The descriptor control fields (Table 15-6) are specified so that the chaining DMA completes the following steps to indicate transfer completion:
 - a. The chaining DMA writes the `EPLast` bit of the “Chaining DMA Descriptor Table” on page 15-17 after finishing the data transfer for the first and last descriptors.
 - b. The chaining DMA issues an MSI when the last descriptor has completed.
 - DMA write—The driver programs the chaining DMA to write the data from its endpoint memory back to the BFM shared memory. The descriptor control fields (Table 15-6) are specified so that the chaining DMA completes the following steps to indicate transfer completion:
 - c. The chaining DMA writes the `EPLast` bit of the “Chaining DMA Descriptor Table” on page 15-17 after completing the data transfer for the first and last descriptors.
 - d. The chaining DMA issues an MSI when the last descriptor has completed.
 - e. The data written back to BFM is checked against the data that was read from the BFM.
 - f. The driver programs the chaining DMA to perform a test that demonstrates downstream access of the chaining DMA endpoint memory.

DMA Write Cycles

The procedure `dma_wr_test` used for DMA writes uses the following steps:

1. Configures the BFM shared memory. Configuration is accomplished with three descriptor tables (Table 15-14, Table 15-15, and Table 15-16).

Table 15-14. Write Descriptor 0

	Offset in BFM Shared Memory	Value	Description
DW0	0x810	82	Transfer length in DWORDS and control bits as described in Table 15-6 on page 15-14
DW1	0x814	3	Endpoint address

Table 15-14. Write Descriptor 0

DW2	0x818	0	BFM shared memory data buffer 0 upper address value
DW3	0x81c	0x1800	BFM shared memory data buffer 1 lower address value
Data Buffer 0	0x1800	Increment by 1 from 0x1515_0001	Data content in the BFM shared memory from address: 0x01800–0x1840

Table 15-15. Write Descriptor 1

	Offset in BFM Shared Memory	Value	Description
DW0	0x820	1,024	Transfer length in DWORDS and control bits as described in on page 15-18
DW1	0x824	0	Endpoint address
DW2	0x828	0	BFM shared memory data buffer 1 upper address value
DW3	0x82c	0x2800	BFM shared memory data buffer 1 lower address value
Data Buffer 1	0x02800	Increment by 1 from 0x2525_0001	Data content in the BFM shared memory from address: 0x02800

Table 15-16. Write Descriptor 2

	Offset in BFM Shared Memory	Value	Description
DW0	0x830	644	Transfer length in DWORDS and control bits as described in Table 15-6 on page 15-14
DW1	0x834	0	Endpoint address
DW2	0x838	0	BFM shared memory data buffer 2 upper address value
DW3	0x83c	0x057A0	BFM shared memory data buffer 2 lower address value
Data Buffer 2	0x057A0	Increment by 1 from 0x3535_0001	Data content in the BFM shared memory from address: 0x057A0

2. Sets up the chaining DMA descriptor header and starts the transfer data from the endpoint memory to the BFM shared memory. The transfer calls the procedure `dma_set_header` which writes four dwords, DW0:DW3 ([Table 15-17](#)), into the DMA write register module.

Table 15-17. DMA Control Register Setup for DMA Write

	Offset in DMA Control Register (BAR2)	Value	Description
DW0	0x0	3	Number of descriptors and control bits as described in Table 15-5 on page 15-14
DW1	0x4	0	BFM shared memory descriptor table upper address value
DW2	0x8	0x800	BFM shared memory descriptor table lower address value
DW3	0xc	2	Last valid descriptor

After writing the last dword, DW3, of the descriptor header, the DMA write starts the three subsequent data transfers.

3. Waits for the DMA write completion by polling the BFM share memory location 0x80c, where the DMA write engine is updating the value of the number of completed descriptor. Calls the procedures `rcmem_poll` and `msi_poll` to determine when the DMA write transfers have completed.

DMA Read Cycles

The procedure `dma_rd_test` used for DMA read uses the following three steps:

1. Configures the BFM shared memory with a call to the procedure `dma_set_rd_desc_data` which sets three descriptor tables (Table 15-18, Table 15-19, and Table 15-20).

Table 15-18. Read Descriptor 0

	Offset in BFM Shared Memory	Value	Description
DW0	0x910	82	Transfer length in DWORDS and control bits as described in on page 15-18
DW1	0x914	3	Endpoint address value
DW2	0x918	0	BFM shared memory data buffer 0 upper address value
DW3	0x91c	0x8DF0	BFM shared memory data buffer 0 lower address value
Data Buffer 0	0x8DF0	Increment by 1 from 0xAAA0_0001	Data content in the BFM shared memory from address: 0x89F0

Table 15-19. Read Descriptor 1

	Offset in BFM Shared Memory	Value	Description
DW0	0x920	1,024	Transfer length in DWORDS and control bits as described in on page 15-18
DW1	0x924	0	Endpoint address value
DW2	0x928	10	BFM shared memory data buffer 1 upper address value
DW3	0x92c	0x10900	BFM shared memory data buffer 1 lower address value
Data Buffer 1	0x10900	Increment by 1 from 0xB BBBB_0001	Data content in the BFM shared memory from address: 0x10900

Table 15-20. Read Descriptor 2

	Offset in BFM Shared Memory	Value	Description
DW0	0x930	644	Transfer length in DWORDS and control bits as described in on page 15-18
DW1	0x934	0	Endpoint address value
DW2	0x938	0	BFM shared memory upper address value
DW3	0x93c	0x20EF0	BFM shared memory lower address value
Data Buffer 2	0x20EF0	Increment by 1 from 0xCCCC_0001	Data content in the BFM shared memory from address: 0x20EF0

2. Sets up the chaining DMA descriptor header and starts the transfer data from the BFM shared memory to the endpoint memory by calling the procedure `dma_set_header` which writes four dwords, DW0:DW3, (Table 15–21) into the DMA read register module.

Table 15–21. DMA Control Register Setup for DMA Read

	Offset in DMA Control Registers (BAR2)	Value	Description
DW0	0x0	3	Number of descriptors and control bits as described in Table 15–5 on page 15–14
DW1	0x14	0	BFM shared memory upper address value
DW2	0x18	0x900	BFM shared memory lower address value
DW3	0x1c	2	Last descriptor written

After writing the last dword of the Descriptor header (DW3), the DMA read starts the three subsequent data transfers.

3. Waits for the DMA read completion by polling the BFM share memory location 0x90c, where the DMA read engine is updating the value of the number of completed descriptors. Calls the procedures `rcmem_poll` and `msi_poll` to determine when the DMA read transfers have completed.


Root Port Design Example

The design example includes the following primary components:

- PCI Express IP core root port variation (`<variation_name>.v`).
- VC0:1 Avalon-ST Interfaces (`altpcieth_bfm_vc_intf_ast`)—handles the transfer of PCI Express requests and completions to and from the PCI Express IP core variation using the Avalon-ST interface.
- Root Port BFM tasks—contains the high-level tasks called by the test driver, low-level tasks that request PCI Express transfers from `altpcieth_bfm_vc_intf_ast`, the root port memory space, and simulation functions such as displaying messages and stopping simulation.

- Test Driver (`altpciemb_bfm_driver_rp.v`)—the chaining DMA endpoint test driver which configures the root port and endpoint for DMA transfer and checks for the successful transfer of data. Refer to the “Test Driver Module” on page 15-18 for a detailed description.

Figure 15-5. Root Port Design Example



You can use the example root port design for Verilog HDL simulation. All of the modules necessary to implement the example design with the variation file are contained in `<variation_name>_example_rp_pipen1b.v`. This file is created in the `<variation_name>_examples/root_port` subdirectory of your project when the PCI Express IP core variant is generated.

The MegaWizard interface creates the variation files in the top-level directory of your project, including the following files:

- `<variation_name>.v`—the top level file of the PCI Express IP core variation. The file instantiates the SERDES and PIPE interfaces, and the parameterized core, `<variation_name>_core.v`.
- `<variation_name>_serdes.v`—contains the SERDES.
- `<variation_name>_core.v`—used in synthesizing `<variation_name>.v`.
- `<variation_name>_core.vo`—used in simulating `<variation_name>.v`.

The following modules are generated for the design example in the subdirectory `<variation_name>_examples/root_port`:

- `<variation_name>_example_rp_pipen1b.v`—the top-level of the root port design example that you use for simulation. This module instantiates the root port PCI Express IP core variation, `<variation_name>.v`, and the root port application `altpcieth_bfm_vc_intf_ast`. This module provides both PIPE and serial interfaces for the simulation environment. This module has two debug ports named `test_out_icm` (which is the `test_out` signal from the IP core) and `test_in` which allows you to monitor and control internal states of the PCI Express IP core variation. (Refer to “Test Signals” on page 5–58.)
- `<variation_name>_example_rp_top.v`—the top level of the root port example design that you use for synthesis. The file instantiates `<variation_name>_example_rp_pipen1b.v`. Note, however, that the synthesized design only contains the PCI Express variant, and not the application layer, `altpcieth_bfm_vc_intf_ast`. Instead, the application is replaced with dummy signals in order to preserve the variant’s application interface. This module is provided so that you can compile the variation in the Quartus II software.
- `altpcieth_bfm_vc_intf_ast.v`—a wrapper module which instantiates either `altpcieth_vc_intf_ast_64` or `altpcieth_vc_intf_ast_128` based on the type of Avalon-ST interface that is generated. It also instantiates the ECRC modules `altpcieth_cdma_ecrc_check` and `altpcieth_cdma_ecrc_gen` which are used when ECRC forwarding is enabled.
- `altpcieth_vc_intf_ast_64.v` and `altpcieth_vc_intf_ast_128.v`—provide the interface between the PCI Express variant and the root port BFM tasks. They provide the same function as the `altpcieth_vc_intf.v` module, transmitting PCI Express requests and handling completions. Refer to the “Root Port BFM” on page 15–26 for a full description of this function. This version uses Avalon-ST signalling with either a 64- or 128-bit data bus to the PCI Express IP core variation. There is one VC interface per virtual channel.
- `altpcieth_bfm_vc_intf_ast_common.v`—contains tasks called by `altpcieth_vc_intf_ast_64.v` and `altpcieth_vc_intf_ast_128.v`
- `altpcieth_cdma_ecrc_check.v`—checks and removes the ECRC from TLPs received on the Avalon-ST interface of the PCI Express IP core variation. Contains the following submodules:
`altpcieth_cdma_ecrc_check_64.v`, `altpcieth_rx_ecrc_64.v`, `altpcieth_rx_ecrc_64.vo`, `altpcieth_rx_ecrc_64_altrc.v`, `altpcieth_rx_ecrc_128.v`, `altpcieth_rx_ecrc_128.vo`, `altpcieth_rx_ecrc_128_altrc.v`. Refer to the “Chaining DMA Design Example” on page 15–6 for a description of these submodules
- `altpcieth_cdma_ecrc_gen.v`—generates and appends ECRC to the TLPs transmitted on the Avalon-ST interface of the PCI Express variant. Contains the following submodules:
`altpcieth_cdma_ecrc_gen_calc.v`, `altpcieth_cdma_ecrc_gen_ctl_64.v`, `altpcieth_cdma_ecrc_gen_ctl_128.v`, `altpcieth_cdma_ecrc_gen_datapath.v`, `altpcieth_tx_ecrc_64.v`, `altpcieth_tx_ecrc_64.vo`, `altpcieth_tx_ecrc_64_altrc.v`, `altpcieth_tx_ecrc_128.v`, `altpcieth_tx_ecrc_128.vo`, `altpcieth_tx_ecrc_128_altrc.v`, `altpcieth_tx_ecrc_ctl_fifo.v`, `altpcieth_tx_ecrc_data_fifo.v`, `altpcieth_tx_ecrc_fifo.v`. Refer to the “Chaining DMA Design Example” on page 15–6 for a description of these submodules.

- **altpcierrd_tl_cfg_sample.v**—accesses configuration space signals from the variant. Refer to the “Chaining DMA Design Example” on page 15-6 for a description of this module.


Files in subdirectory *<variation_name>_example/common/testbench*:

- **altpciieb_bfm_ep_example_chaining_pipen1b.vo**—the simulation model for the chaining DMA endpoint.
- **altpciieb_bfm_shmem.v, altpciieb_bfm_shmem_common.v**—root port memory space. Refer to the “Root Port BFM” on page 15-26 for a full description of this module
- **altpciieb_bfm_rdwr.v**— requests PCI Express read and writes. Refer to the “Root Port BFM” on page 15-26 for a full description of this module.
- **altpciieb_bfm_configure.v**— configures PCI Express configuration space registers in the root port and endpoint. Refer to the “Root Port BFM” on page 15-26 for a full description of this module
- **altpciieb_bfm_log.v, and altpciieb_bfm_log_common.v**—displays and logs simulation messages. Refer to the “Root Port BFM” on page 15-26 for a full description of this module.
- **altpciieb_bfm_req_intf.v, and altpciieb_bfm_req_intf_common.v**—includes tasks used to manage requests from altpciieb_bfm_rdwr to altpciieb_vc_intf_ast. Refer to the “Root Port BFM” on page 15-26 for a full description of this module.
- **altpciieb_bfm_constants.v**—contains global constants used by the root port BFM.
- **altpciieb_ltssm_mon.v**—displays LTSSM state transitions.
- **altpciieb_pipe_phy.v, altpciieb_pipe_xtx2yrx.v, and altpcie_phasefifo.v**—used to simulate the PHY and support circuitry.
- **altpcie_pll_100_125.v, altpcie_pll_100_250.v, altpcie_pll_125_250.v, altpcie_pll_phy0.v, altpcie_pll_phy1_62p5.v, altpcie_pll_phy2.v, altpcie_pll_phy3_62p5.v, altpcie_pll_phy4_62p5.v, altpcie_pll_phy5_62p5.v**—PLLs used for simulation. The type of PHY interface selected for the variant determines which PLL is used.
- **altpcie_4sgx_alt_reconfig.v**—transceiver reconfiguration module used for simulation.
- **altpciieb_rst_clk.v**— generates PCI Express and reference clock.

Root Port BFM

The basic root port BFM provides a VHDL procedure-based or Verilog HDL task-based interface for requesting transactions that are issued to the PCI Express link. The root port BFM also handles requests received from the PCI Express link. [Figure 15-6](#) provides an overview of the root port BFM.

Figure 15-6. Root Port BFM



The functionality of each of the modules included in [Figure 15-6](#) is explained below.

- BFM shared memory (**altpciemb_bfm_shmem** VHDL package or Verilog HDL include file)—The root port BFM is based on the BFM memory that is used for the following purposes:
 - Storing data received with all completions from the PCI Express link.
 - Storing data received with all write transactions received from the PCI Express link.
 - Sourcing data for all completions in response to read transactions received from the PCI Express link.
 - Sourcing data for most write transactions issued to the PCI Express link. The only exception is certain BFM write procedures that have a four-byte field of write data passed in the call.
 - Storing a data structure that contains the sizes of and the values programmed in the BARs of the endpoint.

A set of procedures is provided to read, write, fill, and check the shared memory from the BFM driver. For details on these procedures, see [“BFM Shared Memory Access Procedures”](#) on page 15-40.

- BFM Read/Write Request Procedures/Functions (**altpciemb_bfm_rdwr** VHDL package or Verilog HDL include file)— This package provides the basic BFM procedure calls for PCI Express read and write requests. For details on these procedures, see [“BFM Read and Write Procedures”](#) on page 15-34.

- BFM Configuration Procedures/Functions (**altpcieth_bfm_configure** VHDL package or Verilog HDL include file)—These procedures and functions provide the BFM calls to request configuration of the PCI Express link and the endpoint configuration space registers. For details on these procedures and functions, see “BFM Configuration Procedures” on page 15-39.
- BFM Log Interface (**altpcieth_bfm_log** VHDL package or Verilog HDL include file)—The BFM log interface provides routines for writing commonly formatted messages to the simulator standard output and optionally to a log file. It also provides controls that stop simulation on errors. For details on these procedures, see “BFM Log and Message Procedures” on page 15-43.
- BFM Request Interface (**altpcieth_bfm_req_intf** VHDL package or Verilog HDL include file)—This interface provides the low-level interface between the **altpcieth_bfm_rdwr** and **altpcieth_bfm_configure** procedures or functions and the root port RTL Model. This interface stores a write-protected data structure containing the sizes and the values programmed in the BAR registers of the endpoint, as well as, other critical data used for internal BFM management. You do not need to access these files directly to adapt the testbench to test your endpoint application.
- The root port BFM included with the PCI Express Compiler is designed to test just one PCI Express IP core at a time. When using the SOPC Builder design flow, in order to simulate correctly, you should comment out all but one of the PCI Express Compiler testbench modules, named *<variation_name>_testbench*, in the SOPC Builder generated system file. These modules are instantiated near the end of the system file. You can select which one to use for any given simulation run.
- Root Port RTL Model (**altpcieth_bfm_rp_top_x8_pipen1b** VHDL entity or Verilog HDL Module)—This is the Register Transfer Level (RTL) portion of the model. This model takes the requests from the above modules and handles them at an RTL level to interface to the PCI Express link. You do not need to access this module directly to adapt the testbench to test your endpoint application.
- VC0:3 Interfaces (**altpcieth_bfm_vc_intf**)—These interface modules handle the VC-specific interfaces on the root port interface model. They take requests from the BFM request interface and generate the required PCI Express transactions. They handle completions received from the PCI Express link and notify the BFM request interface when requests are complete. Additionally, they handle any requests received from the PCI Express link, and store or fetch data from the shared memory before generating the required completions.
- Root port interface model(**altpcieth_bfm_rpvar_64b_x8_pipen1b**)—This is an IP functional simulation model of a version of the IP core specially modified to support root port operation. Its application layer interface is very similar to the application layer interface of the IP core used for endpoint mode.

All of the files for the BFM are generated by the MegaWizard interface in the *<variation name>_examples/common/testbench* directory.

BFM Memory Map

The BFM shared memory is configured to be two MBytes. The BFM shared memory is mapped into the first two MBytes of I/O space and also the first two MBytes of memory space. When the endpoint application generates an I/O or memory transaction in this range, the BFM reads or writes the shared memory. For illustrations of the shared memory and I/O address spaces, refer to [Figure 15-7 on page 15-31](#) – [Figure 15-9 on page 15-33](#).

Configuration Space Bus and Device Numbering

The root port interface is assigned to be device number 0 on internal bus number 0. The endpoint can be assigned to be any device number on any bus number (greater than 0) through the call to procedure `ebfm_cfg_rp_ep`. The specified bus number is assigned to be the secondary bus in the root port configuration space.

Configuration of Root Port and Endpoint

Before you issue transactions to the endpoint, you must configure the root port and endpoint configuration space registers. To configure these registers, call the procedure `ebfm_cfg_rp_ep`, which is part of `altpcieth_bfm_configure`.



Configuration procedures and functions are in the VHDL package file `altpcieth_bfm_configure.vhd` or in the Verilog HDL include file `altpcieth_bfm_configure.v` that uses the `altpcieth_bfm_configure_common.v`.

The `ebfm_cfg_rp_ep` executes the following steps to initialize the configuration space:

1. Sets the root port configuration space to enable the root port to send transactions on the PCI Express link.
2. Sets the root port and endpoint PCI Express capability device control registers as follows:
 - a. Disables Error Reporting in both the root port and endpoint. BFM does not have error handling capability.
 - b. Enables Relaxed Ordering in both root port and endpoint.
 - c. Enables Extended Tags for the endpoint, if the endpoint has that capability.
 - d. Disables Phantom Functions, Aux Power PM, and No Snoop in both the root port and endpoint.
 - e. Sets the Max Payload Size to what the endpoint supports because the root port supports the maximum payload size.
 - f. Sets the root port Max Read Request Size to 4 KBytes because the example endpoint design supports breaking the read into as many completions as necessary.
 - g. Sets the endpoint Max Read Request Size equal to the Max Payload Size because the root port does not support breaking the read request into multiple completions.

3. Assigns values to all the endpoint BAR registers. The BAR addresses are assigned by the algorithm outlined below.
 - a. I/O BARs are assigned smallest to largest starting just above the ending address of BFM shared memory in I/O space and continuing as needed throughout a full 32-bit I/O space. Refer to [Figure 15-9 on page 15-33](#) for more information.
 - b. The 32-bit non-prefetchable memory BARs are assigned smallest to largest, starting just above the ending address of BFM shared memory in memory space and continuing as needed throughout a full 32-bit memory space.
 - c. Assignment of the 32-bit prefetchable and 64-bit prefetchable memory BARs are based on the value of the `addr_map_4GB_limit` input to the `ebfm_cfg_rp_ep`. The default value of the `addr_map_4GB_limit` is 0.

If the `addr_map_4GB_limit` input to the `ebfm_cfg_rp_ep` is set to 0, then the 32-bit prefetchable memory BARs are assigned largest to smallest, starting at the top of 32-bit memory space and continuing as needed down to the ending address of the last 32-bit non-prefetchable BAR.

However, if the `addr_map_4GB_limit` input is set to 1, the address map is limited to 4 GByte, the 32-bit and 64-bit prefetchable memory BARs are assigned largest to smallest, starting at the top of the 32-bit memory space and continuing as needed down to the ending address of the last 32-bit non-prefetchable BAR.

- d. If the `addr_map_4GB_limit` input to the `ebfm_cfg_rp_ep` is set to 0, then the 64-bit prefetchable memory BARs are assigned smallest to largest starting at the 4 GByte address assigning memory ascending above the 4 GByte limit throughout the full 64-bit memory space. Refer to [Figure 15-8 on page 15-32](#).

If the `addr_map_4GB_limit` input to the `ebfm_cfg_rp_ep` is set to 1, then the 32-bit and the 64-bit prefetchable memory BARs are assigned largest to smallest starting at the 4 GByte address and assigning memory by descending below the 4 GByte address to addresses memory as needed down to the ending address of the last 32-bit non-prefetchable BAR. Refer to [Figure 15-7 on page 15-31](#).

The above algorithm cannot always assign values to all BARs when there are a few very large (1 GByte or greater) 32-bit BARs. Although assigning addresses to all BARs may be possible, a more complex algorithm would be required to effectively assign these addresses. However, such a configuration is unlikely to be useful in real systems. If the procedure is unable to assign the BARs, it displays an error message and stops the simulation.

4. Based on the above BAR assignments, the root port configuration space address windows are assigned to encompass the valid BAR address ranges.
5. The endpoint PCI control register is set to enable master transactions, memory address decoding, and I/O address decoding.

The `ebfm_cfg_rp_ep` procedure also sets up a `bar_table` data structure in BFM shared memory that lists the sizes and assigned addresses of all endpoint BARs. This area of BFM shared memory is write-protected, which means any user write accesses to this area cause a fatal simulation error. This data structure is then used by subsequent BFM procedure calls to generate the full PCI Express addresses for read and write requests to particular offsets from a BAR. This procedure allows the testbench code that accesses the endpoint application layer to be written to use offsets from a BAR and not have to keep track of the specific addresses assigned to the BAR. Table 15-22 shows how those offsets are used.


Table 15-22. BAR Table Structure

Offset (Bytes)	Description
+0	PCI Express address in BAR0
+4	PCI Express address in BAR1
+8	PCI Express address in BAR2
+12	PCI Express address in BAR3
+16	PCI Express address in BAR4
+20	PCI Express address in BAR5
+24	PCI Express address in Expansion ROM BAR
+28	Reserved
+32	BAR0 read back value after being written with all 1's (used to compute size)
+36	BAR1 read back value after being written with all 1's
+40	BAR2 read back value after being written with all 1's
+44	BAR3 read back value after being written with all 1's
+48	BAR4 read back value after being written with all 1's
+52	BAR5 read back value after being written with all 1's
+56	Expansion ROM BAR read back value after being written with all 1's
+60	Reserved

The configuration routine does not configure any advanced PCI Express capabilities such as the virtual channel capability or advanced error reporting capability.

Besides the `ebfm_cfg_rp_ep` procedure in `altpciieb_bfm_configure`, routines to read and write endpoint configuration space registers directly are available in the `altpciieb_bfm_rdwr` VHDL package or Verilog HDL include file. After the `ebfm_cfg_rp_ep` procedure is run the PCI Express I/O and Memory Spaces have the layout as described in the following three figures. The memory space layout is dependent on the value of the `addr_map_4GB_limit` input parameter. If `addr_map_4GB_limit` is 1 the resulting memory space map is shown in Figure 15-7.

Figure 15-7. Memory Space Layout—4 GByte Limit



If `addr_map_4GB_limit` is 0, the resulting memory space map is shown in Figure 15-8.

Figure 15-8. Memory Space Layout—No Limit





Figure 15-9 shows the I/O address space.

Figure 15-9. I/O Address Space



Issuing Read and Write Transactions to the Application Layer

Read and write transactions are issued to the endpoint application layer by calling one of the `ebfm_bar` procedures in `altpcieth_bfm_rdwr`. The procedures and functions listed below are available in the VHDL package file `altpcieth_bfm_rdwr.vhd` or in the Verilog HDL include file `altpcieth_bfm_rdwr.v`. The complete list of available procedures and functions is as follows:

- `ebfm_barwr`—writes data from BFM shared memory to an offset from a specific endpoint BAR. This procedure returns as soon as the request has been passed to the VC interface module for transmission.
- `ebfm_barwr_imm`—writes a maximum of four bytes of immediate data (passed in a procedure call) to an offset from a specific endpoint BAR. This procedure returns as soon as the request has been passed to the VC interface module for transmission.
- `ebfm_barrd_wait`—reads data from an offset of a specific endpoint BAR and stores it in BFM shared memory. This procedure blocks waiting for the completion data to be returned before returning control to the caller.

- `ebfm_barrd_nowt`—reads data from an offset of a specific endpoint BAR and stores it in the BFM shared memory. This procedure returns as soon as the request has been passed to the VC interface module for transmission, allowing subsequent reads to be issued in the interim.

These routines take as parameters a BAR number to access the memory space and the BFM shared memory address of the `bar_table` data structure that was set up by the `ebfm_cfg_rp_ep` procedure. (Refer to “[Configuration of Root Port and Endpoint](#)” on page 15-28.) Using these parameters simplifies the BFM test driver routines that access an offset from a specific BAR and eliminates calculating the addresses assigned to the specified BAR.

The root port BFM does not support accesses to endpoint I/O space BARs.

For further details on these procedure calls, refer to the section “[BFM Read and Write Procedures](#)” on page 15-34.

BFM Procedures and Functions

This section describes the interface to all of the BFM procedures, functions, and tasks that the BFM driver uses to drive endpoint application testing.



The last subsection describes procedures that are specific to the chaining DMA design example.

This section describes both VHDL procedures and functions and Verilog HDL functions and tasks where applicable. Although most VHDL procedure are implemented as Verilog HDL tasks, some VHDL procedures are implemented as Verilog HDL functions rather than Verilog HDL tasks to allow these functions to be called by other Verilog HDL functions. Unless explicitly specified otherwise, all procedures in the following sections also are implemented as Verilog HDL tasks.



You can see some underlying Verilog HDL procedures and functions that are called by other procedures that normally are hidden in the VHDL package. You should not call these undocumented procedures.

BFM Read and Write Procedures

This section describes the procedures used to read and write data among BFM shared memory, endpoint BARs, and specified configuration registers.

The following procedures and functions are available in the VHDL package `altpcieth_bfm_rdwr.vhd` or in the Verilog HDL include file `altpcieth_bfm_rdwr.v`. These procedures and functions support issuing memory and configuration transactions on the PCI Express link.

All VHDL arguments are subtype `natural` and are input-only unless specified otherwise. All Verilog HDL arguments are type `integer` and are input-only unless specified otherwise.

ebfm_barwr Procedure

The `ebfm_barwr` procedure writes a block of data from BFM shared memory to an offset from the specified endpoint BAR. The length can be longer than the configured `MAXIMUM_PAYLOAD_SIZE`; the procedure breaks the request up into multiple transactions as needed. This routine returns as soon as the last transaction has been accepted by the VC interface module.

Table 15-23. ebfm_barwr Procedure

Location	<code>altpcieth_bfm_rdwr.v</code> or <code>altpcieth_bfm_rdwr.vhd</code>	
Syntax	<code>ebfm_barwr(bar_table, bar_num, pcie_offset, lcladdr, byte_len, tclass)</code>	
Arguments	<code>bar_table</code>	Address of the endpoint <code>bar_table</code> structure in BFM shared memory. The <code>bar_table</code> structure stores the address assigned to each BAR so that the driver code does not need to be aware of the actual assigned addresses only the application specific offsets from the BAR.
	<code>bar_num</code>	Number of the BAR used with <code>pcie_offset</code> to determine PCI Express address.
	<code>pcie_offset</code>	Address offset from the BAR base.
	<code>lcladdr</code>	BFM shared memory address of the data to be written.
	<code>byte_len</code>	Length, in bytes, of the data written. Can be 1 to the minimum of the bytes remaining in the BAR space or BFM shared memory.
	<code>tclass</code>	Traffic class used for the PCI Express transaction.

ebfm_barwr_imm Procedure

The `ebfm_barwr_imm` procedure writes up to four bytes of data to an offset from the specified endpoint BAR.

Table 15-24. ebfm_barwr_imm Procedure

Location	<code>altpcieth_bfm_rdwr.v</code> or <code>altpcieth_bfm_rdwr.vhd</code>	
Syntax	<code>ebfm_barwr_imm(bar_table, bar_num, pcie_offset, imm_data, byte_len, tclass)</code>	
Arguments	<code>bar_table</code>	Address of the endpoint <code>bar_table</code> structure in BFM shared memory. The <code>bar_table</code> structure stores the address assigned to each BAR so that the driver code does not need to be aware of the actual assigned addresses only the application specific offsets from the BAR.
	<code>bar_num</code>	Number of the BAR used with <code>pcie_offset</code> to determine PCI Express address.
	<code>pcie_offset</code>	Address offset from the BAR base.
	<code>imm_data</code>	Data to be written. In VHDL, this argument is a <code>std_logic_vector(31 downto 0)</code> . In Verilog HDL, this argument is <code>reg [31:0]</code> . In both languages, the bits written depend on the length as follows: Length Bits Written 4 31 downto 0 3 23 downto 0 2 15 downto 0 1 7 downto 0
	<code>byte_len</code>	Length of the data to be written in bytes. Maximum length is 4 bytes.
	<code>tclass</code>	Traffic class to be used for the PCI Express transaction.

ebfm_barrd_wait Procedure

The `ebfm_barrd_wait` procedure reads a block of data from the offset of the specified endpoint BAR and stores it in BFM shared memory. The length can be longer than the configured maximum read request size; the procedure breaks the request up into multiple transactions as needed. This procedure waits until all of the completion data is returned and places it in shared memory.

Table 15-25. ebfm_barrd_wait Procedure

Location	<code>altpcieth_bfm_rdwr.v</code> or <code>altpcieth_bfm_rdwr.vhd</code>	
Syntax	<code>ebfm_barrd_wait(bar_table, bar_num, pcie_offset, lcladdr, byte_len, tclass)</code>	
Arguments	<code>bar_table</code>	Address of the endpoint <code>bar_table</code> structure in BFM shared memory. The <code>bar_table</code> structure stores the address assigned to each BAR so that the driver code does not need to be aware of the actual assigned addresses only the application specific offsets from the BAR.
	<code>bar_num</code>	Number of the BAR used with <code>pcie_offset</code> to determine PCI Express address.
	<code>pcie_offset</code>	Address offset from the BAR base.
	<code>lcladdr</code>	BFM shared memory address where the read data is stored.
	<code>byte_len</code>	Length, in bytes, of the data to be read. Can be 1 to the minimum of the bytes remaining in the BAR space or BFM shared memory.
	<code>tclass</code>	Traffic class used for the PCI Express transaction.

ebfm_barrd_nowt Procedure

The `ebfm_barrd_nowt` procedure reads a block of data from the offset of the specified endpoint BAR and stores the data in BFM shared memory. The length can be longer than the configured maximum read request size; the procedure breaks the request up into multiple transactions as needed. This routine returns as soon as the last read transaction has been accepted by the VC interface module, allowing subsequent reads to be issued immediately.

Table 15-26. ebfm_barrd_nowt Procedure

Location	<code>altpcieth_bfm_rdwr.v</code> or <code>altpcieth_bfm_rdwr.vhd</code>	
Syntax	<code>ebfm_barrd_nowt(bar_table, bar_num, pcie_offset, lcladdr, byte_len, tclass)</code>	
Arguments	<code>bar_table</code>	Address of the endpoint <code>bar_table</code> structure in BFM shared memory.
	<code>bar_num</code>	Number of the BAR used with <code>pcie_offset</code> to determine PCI Express address.
	<code>pcie_offset</code>	Address offset from the BAR base.
	<code>lcladdr</code>	BFM shared memory address where the read data is stored.
	<code>byte_len</code>	Length, in bytes, of the data to be read. Can be 1 to the minimum of the bytes remaining in the BAR space or BFM shared memory.
	<code>tclass</code>	Traffic Class to be used for the PCI Express transaction.

ebfm_cfgwr_imm_wait Procedure

The `ebfm_cfgwr_imm_wait` procedure writes up to four bytes of data to the specified configuration register. This procedure waits until the write completion has been returned.

Table 15-27. **ebfm_cfgwr_imm_wait Procedure**

Location	<code>altpcieth_bfm_rdwr.v</code> or <code>altpcieth_bfm_rdwr.vhd</code>											
Syntax	<code>ebfm_cfgwr_imm_wait(bus_num, dev_num, fnc_num, imm_regb_ad, regb_ln, imm_data, compl_status)</code>											
Arguments	<code>bus_num</code>	PCI Express bus number of the target device.										
	<code>dev_num</code>	PCI Express device number of the target device.										
	<code>fnc_num</code>	Function number in the target device to be accessed.										
	<code>regb_ad</code>	Byte-specific address of the register to be written.										
	<code>regb_ln</code>	Length, in bytes, of the data written. Maximum length is four bytes. The <code>regb_ln</code> and the <code>regb_ad</code> arguments cannot cross a DWORD boundary.										
	<code>imm_data</code>	<p>Data to be written.</p> <p>In VHDL, this argument is a <code>std_logic_vector(31 downto 0)</code>.</p> <p>In Verilog HDL, this argument is <code>reg [31:0]</code>.</p> <p>In both languages, the bits written depend on the length:</p> <table border="1" style="margin-left: 40px;"> <thead> <tr> <th>Length</th> <th>Bits Written</th> </tr> </thead> <tbody> <tr> <td>4</td> <td>31 downto 0</td> </tr> <tr> <td>3</td> <td>23 downto 0</td> </tr> <tr> <td>2</td> <td>5 downto 0</td> </tr> <tr> <td>1</td> <td>7 downto 0</td> </tr> </tbody> </table>		Length	Bits Written	4	31 downto 0	3	23 downto 0	2	5 downto 0	1
Length	Bits Written											
4	31 downto 0											
3	23 downto 0											
2	5 downto 0											
1	7 downto 0											
<code>compl_status</code>	<p>In VHDL, this argument is a <code>std_logic_vector(2 downto 0)</code> and is set by the procedure on return.</p> <p>In Verilog HDL, this argument is <code>reg [2:0]</code>.</p> <p>In both languages, this argument is the completion status as specified in the PCI Express specification:</p> <p>Compl_StatusDefinition</p> <p>000SC— Successful completion</p> <p>001UR— Unsupported Request</p> <p>010CRS — Configuration Request Retry Status</p> <p>100CA — Completer Abort</p>											

ebfm_cfgwr_imm_nowt Procedure

The `ebfm_cfgwr_imm_nowt` procedure writes up to four bytes of data to the specified configuration register. This procedure returns as soon as the VC interface module accepts the transaction, allowing other writes to be issued in the interim. Use this procedure only when successful completion status is expected.

Table 15-28. ebfm_cfgwr_imm_nowt Procedure (Part 1 of 2)

Location	<code>altpcieth_bfm_rdwr.v</code> or <code>altpcieth_bfm_rdwr.vhd</code>
Syntax	<code>ebfm_cfgwr_imm_nowt(bus_num, dev_num, fnc_num, imm_regb_adr, regb_len, imm_data)</code>

Table 15–28. ebfm_cfgwr_imm_nowt Procedure (Part 2 of 2)

Arguments	bus_num	PCI Express bus number of the target device.									
	dev_num	PCI Express device number of the target device.									
	fnc_num	Function number in the target device to be accessed.									
	regb_ad	Byte-specific address of the register to be written.									
	regb_ln	Length, in bytes, of the data written. Maximum length is four bytes, The regb_ln the regb_ad arguments cannot cross a DWORD boundary.									
	imm_data	Data to be written In VHDL, this argument is a <code>std_logic_vector(31 downto 0)</code> . In Verilog HDL, this argument is <code>reg [31:0]</code> . In both languages, the bits written depend on the length: <table border="1"> <thead> <tr> <th>Length</th> <th>Bits Written</th> </tr> </thead> <tbody> <tr> <td>4</td> <td>[31:0]</td> </tr> <tr> <td>3</td> <td>[23:0]</td> </tr> <tr> <td>2</td> <td>[15:0]</td> </tr> <tr> <td>1</td> <td>[7:0]</td> </tr> </tbody> </table>	Length	Bits Written	4	[31:0]	3	[23:0]	2	[15:0]	1
Length	Bits Written										
4	[31:0]										
3	[23:0]										
2	[15:0]										
1	[7:0]										

ebfm_cfgrd_wait Procedure

The `ebfm_cfgrd_wait` procedure reads up to four bytes of data from the specified configuration register and stores the data in BFM shared memory. This procedure waits until the read completion has been returned.

Table 15–29. ebfm_cfgrd_wait Procedure

Location	<code>altpciemb_bfm_rdwr.v</code> or <code>altpciemb_bfm_rdwr.vhd</code>	
Syntax	<code>ebfm_cfgrd_wait(bus_num, dev_num, fnc_num, regb_ad, regb_ln, lcladdr, compl_status)</code>	
Arguments	bus_num	PCI Express bus number of the target device.
	dev_num	PCI Express device number of the target device.
	fnc_num	Function number in the target device to be accessed.
	regb_ad	Byte-specific address of the register to be written.
	regb_ln	Length, in bytes, of the data read. Maximum length is four bytes. The regb_ln and the regb_ad arguments cannot cross a DWORD boundary.
	lcladdr	BFM shared memory address of where the read data should be placed.
	compl_status	Completion status for the configuration transaction. In VHDL, this argument is a <code>std_logic_vector(2 downto 0)</code> and is set by the procedure on return. In Verilog HDL, this argument is <code>reg [2:0]</code> . In both languages, this is the completion status as specified in the PCI Express specification: Compl_StatusDefinition 000SC— Successful completion 001UR— Unsupported Request 010CRS — Configuration Request Retry Status 100CA — Completer Abort

ebfm_cfgrd_nowt Procedure

The `ebfm_cfgrd_nowt` procedure reads up to four bytes of data from the specified configuration register and stores the data in the BFM shared memory. This procedure returns as soon as the VC interface module has accepted the transaction, allowing other reads to be issued in the interim. Use this procedure only when successful completion status is expected and a subsequent read or write with a wait can be used to guarantee the completion of this operation.

Table 15-30. ebfm_cfgrd_nowt Procedure

Location	<code>altpcieth_bfm_rdwr.v</code> or <code>altpcieth_bfm_rdwr.vhd</code>	
Syntax	<code>ebfm_cfgrd_nowt(bus_num, dev_num, fnc_num, regb_ad, regb_ln, lcladdr)</code>	
Arguments	<code>bus_num</code>	PCI Express bus number of the target device.
	<code>dev_num</code>	PCI Express device number of the target device.
	<code>fnc_num</code>	Function number in the target device to be accessed.
	<code>regb_ad</code>	Byte-specific address of the register to be written.
	<code>regb_ln</code>	Length, in bytes, of the data written. Maximum length is four bytes. The <code>regb_ln</code> and <code>regb_ad</code> arguments cannot cross a DWORD boundary.
	<code>lcladdr</code>	BFM shared memory address where the read data should be placed.

BFM Configuration Procedures

The following procedures are available in `altpcieth_bfm_configure`. These procedures support configuration of the root port and endpoint configuration space registers.

All VHDL arguments are subtype `natural` and are input-only unless specified otherwise. All Verilog HDL arguments are type `integer` and are input-only unless specified otherwise.

ebfm_cfg_rp_ep Procedure

The `ebfm_cfg_rp_ep` procedure configures the root port and endpoint configuration space registers for operation. Refer to [Table 15-31](#) for a description the arguments for this procedure.

Table 15-31. ebfm_cfg_rp_ep Procedure (Part 1 of 2)

Location	<code>altpcieth_bfm_configure.v</code> or <code>altpcieth_bfm_configure.vhd</code>	
Syntax	<code>ebfm_cfg_rp_ep(bar_table, ep_bus_num, ep_dev_num, rp_max_rd_req_size, display_ep_config, addr_map_4GB_limit)</code>	
Arguments	<code>bar_table</code>	Address of the endpoint <code>bar_table</code> structure in BFM shared memory. This routine populates the <code>bar_table</code> structure. The <code>bar_table</code> structure stores the size of each BAR and the address values assigned to each BAR. The address of the <code>bar_table</code> structure is passed to all subsequent read and write procedure calls that access an offset from a particular BAR.

Table 15-31. ebfm_cfg_rp_ep Procedure (Part 2 of 2)

ep_bus_num	PCI Express bus number of the target device. This number can be any value greater than 0. The root port uses this as its secondary bus number.
ep_dev_num	PCI Express device number of the target device. This number can be any value. The endpoint is automatically assigned this value when it receives its first configuration transaction.
rp_max_rd_req_size	Maximum read request size in bytes for reads issued by the root port. This parameter must be set to the maximum value supported by the endpoint application layer. If the application layer only supports reads of the <code>MAXIMUM_PAYLOAD_SIZE</code> , then this can be set to 0 and the read request size will be set to the maximum payload size. Valid values for this argument are 0, 128, 256, 512, 1,024, 2,048 and 4,096.
display_ep_config	When set to 1 many of the endpoint configuration space registers are displayed after they have been initialized, causing some additional reads of registers that are not normally accessed during the configuration process such as the Device ID and Vendor ID.
addr_map_4GB_limit	When set to 1 the address map of the simulation system will be limited to 4 GBytes. Any 64-bit BARs will be assigned below the 4 GByte limit.

ebfm_cfg_decode_bar Procedure

The `ebfm_cfg_decode_bar` procedure analyzes the information in the BAR table for the specified BAR and returns details about the BAR attributes.

Table 15-32. ebfm_cfg_decode_bar Procedure

Location	<code>altpcieth_bfm_configure.v</code> or <code>altpcieth_bfm_configure.vhd</code>	
Syntax	<code>ebfm_cfg_decode_bar(bar_table, bar_num, log2_size, is_mem, is_pref, is_64b)</code>	
Arguments	<code>bar_table</code>	Address of the endpoint <code>bar_table</code> structure in BFM shared memory.
	<code>bar_num</code>	BAR number to analyze.
	<code>log2_size</code>	This argument is set by the procedure to the log base 2 of the size of the BAR. If the BAR is not enabled, this argument will be set to 0.
	<code>is_mem</code>	The procedure sets this argument to indicate if the BAR is a memory space BAR (1) or I/O Space BAR (0).
	<code>is_pref</code>	The procedure sets this argument to indicate if the BAR is a prefetchable BAR (1) or non-prefetchable BAR (0).
	<code>is_64b</code>	The procedure sets this argument to indicate if the BAR is a 64-bit BAR (1) or 32-bit BAR (0). This is set to 1 only for the lower numbered BAR of the pair.

BFM Shared Memory Access Procedures

The following procedures and functions are available in the VHDL file `altpcieth_bfm_shmem.vhd` or in the Verilog HDL include file `altpcieth_bfm_shmem.v` that uses the module `altpcieth_bfm_shmem_common.v`, instantiated at the top level of the testbench. These procedures and functions support accessing the BFM shared memory.

All VHDL arguments are subtype `natural` and are input-only unless specified otherwise. All Verilog HDL arguments are type `integer` and are input-only unless specified otherwise.

Shared Memory Constants

The following constants are defined in the BFM shared memory package. They select a data pattern in the `shmem_fill` and `shmem_chk_ok` routines. These shared memory constants are all VHDL subtype `natural` or Verilog HDL type `integer`.

Table 15-33. Constants: VHDL Subtype NATURAL or Verilog HDL Type INTEGER

Constant	Description
SHMEM_FILL_ZEROS	Specifies a data pattern of all zeros
SHMEM_FILL_BYTE_INC	Specifies a data pattern of incrementing 8-bit bytes (0x00, 0x01, 0x02, etc.)
SHMEM_FILL_WORD_INC	Specifies a data pattern of incrementing 16-bit words (0x0000, 0x0001, 0x0002, etc.)
SHMEM_FILL_DWORD_INC	Specifies a data pattern of incrementing 32-bit dwords (0x00000000, 0x00000001, 0x00000002, etc.)
SHMEM_FILL_QWORD_INC	Specifies a data pattern of incrementing 64-bit qwords (0x0000000000000000, 0x0000000000000001, 0x0000000000000002, etc.)
SHMEM_FILL_ONE	Specifies a data pattern of all ones

shmem_write

The `shmem_write` procedure writes data to the BFM shared memory.

Table 15-34. shmem_write VHDL Procedure or Verilog HDL Task

Location	<code>altpcieth_bfm_shmem.v</code> or <code>altpcieth_bfm_shmem.vhd</code>	
Syntax	<code>shmem_write(addr, data, leng)</code>	
Arguments	<code>addr</code>	BFM shared memory starting address for writing data
	<code>data</code>	Data to write to BFM shared memory. In VHDL, this argument is an unconstrained <code>std_logic_vector</code> . This vector must be 8 times the <code>leng</code> length. In Verilog, this parameter is implemented as a 64-bit vector. <code>leng</code> is 1–8 bytes. In both languages, bits 7 downto 0 are written to the location specified by <code>addr</code> ; bits 15 downto 8 are written to the <code>addr+1</code> location, etc.
	<code>leng</code>	Length, in bytes, of data written

shmem_read Function

The `shmem_read` function reads data to the BFM shared memory.

Table 15-35. shmem_read Function

Location	<code>altpcieth_bfm_shmem.v</code> or <code>altpcieth_bfm_shmem.vhd</code>	
Syntax	<code>data := shmem_read(addr, leng)</code>	
Arguments	<code>addr</code>	BFM shared memory starting address for reading data
	<code>leng</code>	Length, in bytes, of data read
Return	<code>data</code>	Data read from BFM shared memory. In VHDL, this is an unconstrained <code>std_logic_vector</code> , in which the vector is 8 times the <code>leng</code> length. In Verilog, this parameter is implemented as a 64-bit vector. <code>leng</code> is 1- 8 bytes. If <code>leng</code> is less than 8 bytes, only the corresponding least significant bits of the returned data are valid. In both languages, bits 7 downto 0 are read from the location specified by <code>addr</code> ; bits 15 downto 8 are read from the <code>addr+1</code> location, etc.

shmem_display VHDL Procedure or Verilog HDL Function

The `shmem_display` VHDL procedure or Verilog HDL function displays a block of data from the BFM shared memory.

Table 15-36. shmem_display VHDL Procedure/ or Verilog Function

Location	<code>altpciemb_bfm_shmem.v</code> or <code>altpciemb_bfm_shmem.vhd</code>	
Syntax	VHDL: <code>shmem_display(addr, leng, word_size, flag_addr, msg_type)</code> Verilog HDL: <code>dummy_return:=shmem_display(addr, leng, word_size, flag_addr, msg_type);</code>	
Arguments	<code>addr</code>	BFM shared memory starting address for displaying data.
	<code>leng</code>	Length, in bytes, of data to display.
	<code>word_size</code>	Size of the words to display. Groups individual bytes into words. Valid values are 1, 2, 4, and 8.
	<code>flag_addr</code>	Adds a <code><=<</code> flag to the end of the display line containing this address. Useful for marking specific data. Set to a value greater than $2^{*}21$ (size of BFM shared memory) to suppress the flag.
	<code>msg_type</code>	Specifies the message type to be displayed at the beginning of each line. See “ BFM Log and Message Procedures ” on page 15-43 for more information about message types. Set to one of the constants defined in Table 15-39 on page 15-44.

shmem_fill Procedure

The `shmem_fill` procedure fills a block of BFM shared memory with a specified data pattern.

Table 15-37. shmem_fill Procedure

Location	<code>altpciemb_bfm_shmem.v</code> or <code>altpciemb_bfm_shmem.vhd</code>	
Syntax	<code>shmem_fill(addr, mode, leng, init)</code>	
Arguments	<code>addr</code>	BFM shared memory starting address for filling data.
	<code>mode</code>	Data pattern used for filling the data. Should be one of the constants defined in section “ Shared Memory Constants ” on page 15-41.
	<code>leng</code>	Length, in bytes, of data to fill. If the length is not a multiple of the incrementing data pattern width, then the last data pattern is truncated to fit.
	<code>init</code>	Initial data value used for incrementing data pattern modes In VHDL. This argument is type <code>std_logic_vector(63 downto 0)</code> . In Verilog HDL, this argument is <code>reg [63:0]</code> . In both languages, the necessary least significant bits are used for the data patterns that are smaller than 64 bits.

shmem_chk_ok Function

The `shmem_chk_ok` function checks a block of BFM shared memory against a specified data pattern.

Table 15-38. shmem_chk_ok Function (Part 1 of 2)

Location	<code>altpciemb_bfm_shmem.v</code> or <code>altpciemb_bfm_shmem.vhd</code>
Syntax	<code>result:= shmem_chk_ok(addr, mode, leng, init, display_error)</code>

Table 15-38. shmem_chk_ok Function (Part 2 of 2)

Arguments	addr	BFM shared memory starting address for checking data.
	mode	Data pattern used for checking the data. Should be one of the constants defined in section “Shared Memory Constants” on page 15-41.
	leng	Length, in bytes, of data to check.
	init	In VHDL, this argument is type <code>std_logic_vector(63 downto 0)</code> . In Verilog HDL, this argument is <code>reg [63:0]</code> . In both languages, the necessary least significant bits are used for the data patterns that are smaller than 64-bits.
	display_error	When set to 1, this argument displays the mis-comparing data on the simulator standard output.
Return	Result	Result is VHDL type Boolean. TRUE—Data pattern compared successfully FALSE—Data pattern did not compare successfully Result in Verilog HDL is 1-bit. 1'b1 — Data patterns compared successfully 1'b0 — Data patterns did not compare successfully

BFM Log and Message Procedures

The following procedures and functions are available in the VHDL package file `altpcieth_bfm_log.vhd` or in the Verilog HDL include file `altpcieth_bfm_log.v` that uses the `altpcieth_bfm_log_common.v` module, instantiated at the top level of the testbench.

These procedures provide support for displaying messages in a common format, suppressing informational messages, and stopping simulation on specific message types.

Log Constants

The following constants are defined in the BFM Log package. They define the type of message and their values determine whether a message is displayed or simulation is stopped after a specific message. Each displayed message has a specific prefix, based on the message type in [Table 15-39](#).

You can suppress the display of certain message types. The default values determining whether a message type is displayed are defined in [Table 15-39](#). To change the default message display, modify the display default value with a procedure call to `ebfm_log_set_suppressed_msg_mask`.

Certain message types also stop simulation after the message is displayed. [Table 15-39](#) shows the default value determining whether a message type stops simulation. You can specify whether simulation stops for particular messages with the procedure `ebfm_log_set_stop_on_msg_mask`.

All of these log message constants are VHDL subtype `natural` or type `integer` for Verilog HDL.

Table 15-39. Log Messages Using VHDL Constants - Subtype Natural

Constant (Message Type)	Description	Mask Bit No	Display by Default	Simulation Stops by Default	Message Prefix
EBFM_MSG_DEBUG	Specifies debug messages.	0	No	No	DEBUG :
EBFM_MSG_INFO	Specifies informational messages, such as configuration register values, starting and ending of tests.	1	Yes	No	INFO :
EBFM_MSG_WARNING	Specifies warning messages, such as tests being skipped due to the specific configuration.	2	Yes	No	WARNING :
EBFM_MSG_ERROR_INFO	Specifies additional information for an error. Use this message to display preliminary information before an error message that stops simulation.	3	Yes	No	ERROR :
EBFM_MSG_ERROR_CONTINUE	Specifies a recoverable error that allows simulation to continue. Use this error for data mismatches.	4	Yes	No	ERROR :
EBFM_MSG_ERROR_FATAL	Specifies an error that stops simulation because the error leaves the testbench in a state where further simulation is not possible.	N/A	Yes Cannot suppress	Yes Cannot suppress	FATAL :
EBFM_MSG_ERROR_FATAL_TB_ERR	Used for BFM test driver or root port BFM fatal errors. Specifies an error that stops simulation because the error leaves the testbench in a state where further simulation is not possible. Use this error message for errors that occur due to a problem in the BFM test driver module or the root port BFM, that are not caused by the endpoint application layer being tested.	N/A	Y Cannot suppress	Y Cannot suppress	FATAL :

ebfm_display VHDL Procedure or Verilog HDL Function

The `ebfm_display` procedure or function displays a message of the specified type to the simulation standard output and also the log file if `ebfm_log_open` is called.

A message can be suppressed, simulation can be stopped or both based on the default settings of the message type and the value of the bit mask when each of the procedures listed below is called. You can call one or both of these procedures based on what messages you want displayed and whether or not you want simulation to stop for specific messages.

- When `ebfm_log_set_suppressed_msg_mask` is called, the display of the message might be suppressed based on the value of the bit mask.

- When `ebfm_log_set_stop_on_msg_mask` is called, the simulation can be stopped after the message is displayed, based on the value of the bit mask.

Table 15-40. ebfm_display Procedure

Location	<code>altpciemb_bfm_log.v</code> or <code>altpciemb_bfm_log.vhd</code>	
Syntax	VHDL: <code>ebfm_display(msg_type, message)</code> Verilog HDL: <code>dummy_return:=ebfm_display(msg_type, message);</code>	
Argument	<code>msg_type</code>	Message type for the message. Should be one of the constants defined in Table 15-39 on page 15-44 .
	<code>message</code>	In VHDL, this argument is VHDL type <code>string</code> and contains the message text to be displayed. In Verilog HDL, the message string is limited to a maximum of 100 characters. Also, because Verilog HDL does not allow variable length strings, this routine strips off leading characters of <code>8'h00</code> before displaying the message.
Return	<code>always 0</code>	Applies only to the Verilog HDL routine.

ebfm_log_stop_sim VHDL Procedure or Verilog HDL Function

The `ebfm_log_stop_sim` procedure stops the simulation.

Table 15-41. ebfm_log_stop_sim Procedure

Location	<code>altpciemb_bfm_log.v</code> or <code>altpciemb_bfm_log.vhd</code>	
Syntax	VHDL: <code>ebfm_log_stop_sim(success)</code> Verilog VHDL: <code>return:=ebfm_log_stop_sim(success);</code>	
Argument	<code>success</code>	When set to a 1, this process stops the simulation with a message indicating successful completion. The message is prefixed with <code>SUCCESS:</code> . Otherwise, this process stops the simulation with a message indicating unsuccessful completion. The message is prefixed with <code>FAILURE:</code> .
	Return	Always 0

ebfm_log_set_suppressed_msg_mask Procedure

The `ebfm_log_set_suppressed_msg_mask` procedure controls which message types are suppressed.

Table 15-42. ebfm_log_set_suppressed_msg_mask Procedure

Location	<code>altpciemb_bfm_log.v</code> or <code>altpciemb_bfm_log.vhd</code>	
Syntax	<code>bfm_log_set_suppressed_msg_mask (msg_mask)</code>	
Argument	<code>msg_mask</code>	In VHDL, this argument is a subtype of <code>std_logic_vector</code> , <code>EBFM_MSG_MASK</code> . This vector has a range from <code>EBFM_MSG_ERROR_CONTINUE</code> downto <code>EBFM_MSG_DEBUG</code> . In Verilog HDL, this argument is <code>reg [EBFM_MSG_ERROR_CONTINUE: EBFM_MSG_DEBUG]</code> . In both languages, a 1 in a specific bit position of the <code>msg_mask</code> causes messages of the type corresponding to the bit position to be suppressed.

ebfm_log_set_stop_on_msg_mask Procedure

The `ebfm_log_set_stop_on_msg_mask` procedure controls which message types stop simulation. This procedure alters the default behavior of the simulation when errors occur as described in the [Table 15-39 on page 15-44](#).

Table 15-43. ebfm_log_set_stop_on_msg_mask Procedure

Location	<code>altpciemb_bfm_log.v</code> or <code>altpciemb_bfm_log.vhd</code>	
Syntax	<code>ebfm_log_set_stop_on_msg_mask (msg_mask)</code>	
Argument	<code>msg_mask</code>	<p>In VHDL, this argument is a subtype of <code>std_logic_vector</code>, <code>EBFM_MSG_MASK</code>. This vector has a range from <code>EBFM_MSG_ERROR_CONTINUE</code> downto <code>EBFM_MSG_DEBUG</code>.</p> <p>In Verilog HDL, this argument is <code>reg [EBFM_MSG_ERROR_CONTINUE:EBFM_MSG_DEBUG]</code>.</p> <p>In both languages, a 1 in a specific bit position of the <code>msg_mask</code> causes messages of the type corresponding to the bit position to stop the simulation after the message is displayed.</p>

ebfm_log_open Procedure

The `ebfm_log_open` procedure opens a log file of the specified name. All displayed messages are called by `ebfm_display` and are written to this log file as simulator standard output.

Table 15-44. ebfm_log_open Procedure

Location	<code>altpciemb_bfm_log.v</code> or <code>altpciemb_bfm_log.vhd</code>	
Syntax	<code>ebfm_log_open (fn)</code>	
Argument	<code>fn</code>	This argument is type <code>string</code> and provides the file name of log file to be opened.

ebfm_log_close Procedure

The `ebfm_log_close` procedure closes the log file opened by a previous call to `ebfm_log_open`.

Table 15-45. ebfm_log_close Procedure

Location	<code>altpciemb_bfm_log.v</code> or <code>altpciemb_bfm_log.vhd</code>	
Syntax	<code>ebfm_log_close</code>	
Argument	NONE	

VHDL Formatting Functions

The following procedures and functions are available in the VHDL package file `altpciemb_bfm_log.vhd`. This section outlines formatting functions that are only used by VHDL. They take a numeric value and return a string to display the value.

himage (std_logic_vector) Function

The `himage` function is a utility routine that returns a hexadecimal string representation of the `std_logic_vector` argument. The string is the length of the `std_logic_vector` divided by four (rounded up). You can control the length of the string by padding or truncating the argument as needed.

Table 15-46. `himage (std_logic_vector)` Function

Location	<code>altpcieth_bfm_log.vhd</code>	
Syntax	<code>string:= himage(vec)</code>	
Argument	<code>vec</code>	This argument is a <code>std_logic_vector</code> that is converted to a hexadecimal string.
Return	<code>string</code>	Hexadecimal formatted string representation of the argument

himage (integer) Function

The `himage` function is a utility routine that returns a hexadecimal string representation of the integer argument. The string is the length specified by the `hlen` argument.

Table 15-47. `himage (integer)` Function

Location	<code>altpcieth_bfm_log.vhd</code>	
Syntax	<code>string:= himage(num, hlen)</code>	
Arguments	<code>num</code>	Argument of type <code>integer</code> that is converted to a hexadecimal string.
	<code>hlen</code>	Length of the returned string. The string is truncated or padded with 0s on the right as needed.
Return	<code>string</code>	Hexadecimal formatted string representation of the argument.

Verilog HDL Formatting Functions

The following procedures and functions are available in the Verilog HDL include file `altpcieth_bfm_log.v` that uses the `altpcieth_bfm_log_common.v` module, instantiated at the top level of the testbench. This section outlines formatting functions that are only used by Verilog HDL. All these functions take one argument of a specified length and return a vector of a specified length.

himage1

This function creates a one-digit hexadecimal string representation of the input argument that can be concatenated into a larger message string and passed to `ebfm_display`.

Table 15-48. `himage1`

Location	<code>altpcieth_bfm_log.v</code>	
syntax	<code>string:= himage(vec)</code>	
Argument	<code>vec</code>	Input data type <code>reg</code> with a range of 3:0.
Return range	<code>string</code>	Returns a 1-digit hexadecimal representation of the input argument. Return data is type <code>reg</code> with a range of 8:1

himage2

This function creates a two-digit hexadecimal string representation of the input argument that can be concatenated into a larger message string and passed to `ebfm_display`.

Table 15-49. himage2

Location	altpcieth_bfm_log.v	
syntax	string:= himage(vec)	
Argument range	vec	Input data type <code>reg</code> with a range of 7:0.
Return range	string	Returns a 2-digit hexadecimal presentation of the input argument, padded with leading 0s, if they are needed. Return data is type <code>reg</code> with a range of 16:1

himage4

This function creates a four-digit hexadecimal string representation of the input argument can be concatenated into a larger message string and passed to `ebfm_display`.

Table 15-50. himage4

Location	altpcieth_bfm_log.v	
syntax	string:= himage(vec)	
Argument range	vec	Input data type <code>reg</code> with a range of 15:0.
Return range		Returns a four-digit hexadecimal representation of the input argument, padded with leading 0s, if they are needed. Return data is type <code>reg</code> with a range of 32:1.

himage8

This function creates an 8-digit hexadecimal string representation of the input argument that can be concatenated into a larger message string and passed to `ebfm_display`.

Table 15-51. himage8

Location	altpcieth_bfm_log.v	
syntax	string:= himage(vec)	
Argument range	vec	Input data type <code>reg</code> with a range of 31:0.
Return range	string	Returns an 8-digit hexadecimal representation of the input argument, padded with leading 0s, if they are needed. Return data is type <code>reg</code> with a range of 64:1.

himage16

This function creates a 16-digit hexadecimal string representation of the input argument that can be concatenated into a larger message string and passed to `ebfm_display`.

Table 15-52. himage16

Location	altpcieth_bfm_log.v	
syntax	string:= himage(vec)	

Table 15-52. himage16

Argument range	vec	Input data type <code>reg</code> with a range of 63:0.
Return range	string	Returns a 16-digit hexadecimal representation of the input argument, padded with leading 0s, if they are needed. Return data is type <code>reg</code> with a range of 128:1.

dimage1

This function creates a one-digit decimal string representation of the input argument that can be concatenated into a larger message string and passed to `ebfm_display`.

Table 15-53. dimage1

Location	altpcieth_bfm_log.v	
syntax	<code>string:= dimage(vec)</code>	
Argument range	vec	Input data type <code>reg</code> with a range of 31:0.
Return range	string	Returns a 1-digit decimal representation of the input argument that is padded with leading 0s if necessary. Return data is type <code>reg</code> with a range of 8:1. Returns the letter <i>U</i> if the value cannot be represented.

dimage2

This function creates a two-digit decimal string representation of the input argument that can be concatenated into a larger message string and passed to `ebfm_display`.

Table 15-54. dimage2

Location	altpcieth_bfm_log.v	
syntax	<code>string:= dimage(vec)</code>	
Argument range	vec	Input data type <code>reg</code> with a range of 31:0.
Return range	string	Returns a 2-digit decimal representation of the input argument that is padded with leading 0s if necessary. Return data is type <code>reg</code> with a range of 16:1. Returns the letter <i>U</i> if the value cannot be represented.

dimage3

This function creates a three-digit decimal string representation of the input argument that can be concatenated into a larger message string and passed to `ebfm_display`.

Table 15-55. dimage3

Location	altpcieth_bfm_log.v	
syntax	<code>string:= dimage(vec)</code>	
Argument range	vec	Input data type <code>reg</code> with a range of 31:0.
Return range	string	Returns a 3-digit decimal representation of the input argument that is padded with leading 0s if necessary. Return data is type <code>reg</code> with a range of 24:1. Returns the letter <i>U</i> if the value cannot be represented.

dimage4

This function creates a four-digit decimal string representation of the input argument that can be concatenated into a larger message string and passed to `ebfm_display`.

Table 15-56. dimage4

Location	<code>altpcieth_bfm_log.v</code>	
syntax	<code>string:= dimage(vec)</code>	
Argument range	<code>vec</code>	Input data type <code>reg</code> with a range of 31:0.
Return range	<code>string</code>	Returns a 4-digit decimal representation of the input argument that is padded with leading 0s if necessary. Return data is type <code>reg</code> with a range of 32:1. Returns the letter <i>U</i> if the value cannot be represented.

dimage5

This function creates a five-digit decimal string representation of the input argument that can be concatenated into a larger message string and passed to `ebfm_display`.

Table 15-57. dimage5

Location	<code>altpcieth_bfm_log.v</code>	
syntax	<code>string:= dimage(vec)</code>	
Argument range	<code>vec</code>	Input data type <code>reg</code> with a range of 31:0.
Return range	<code>string</code>	Returns a 5-digit decimal representation of the input argument that is padded with leading 0s if necessary. Return data is type <code>reg</code> with a range of 40:1. Returns the letter <i>U</i> if the value cannot be represented.

dimage6

This function creates a six-digit decimal string representation of the input argument that can be concatenated into a larger message string and passed to `ebfm_display`.

Table 15-58. dimage6

Location	<code>altpcieth_bfm_log.v</code>	
syntax	<code>string:= dimage(vec)</code>	
Argument range	<code>vec</code>	Input data type <code>reg</code> with a range of 31:0.
Return range	<code>string</code>	Returns a 6-digit decimal representation of the input argument that is padded with leading 0s if necessary. Return data is type <code>reg</code> with a range of 48:1. Returns the letter <i>U</i> if the value cannot be represented.

dimage7

This function creates a seven-digit decimal string representation of the input argument that can be concatenated into a larger message string and passed to `ebfm_display`.

Table 15-59. dimage7

Location	<code>altpcieth_bfm_log.v</code>	
syntax	<code>string:= dimage(vec)</code>	

Table 15-59. dimage7

Argument range	vec	Input data type <code>reg</code> with a range of 31:0.
Return range	string	Returns a 7-digit decimal representation of the input argument that is padded with leading 0s if necessary. Return data is type <code>reg</code> with a range of 56:1. Returns the letter <U> if the value cannot be represented.

Procedures and Functions Specific to the Chaining DMA Design Example

This section describes procedures that are specific to the chaining DMA design example. These procedures are located in the VHDL entity file `altpcieth_bfm_driver_chaining.vhd` or the Verilog HDL module file `altpcieth_bfm_driver_chaining.v`.

chained_dma_test Procedure

The `chained_dma_test` procedure is the top-level procedure that runs the chaining DMA read and the chaining DMA write

Table 15-60. chained_dma_test Procedure

Location	<code>altpcieth_bfm_driver_chaining.v</code> or <code>altpcieth_bfm_driver_chaining.vhd</code>	
Syntax	<code>chained_dma_test (bar_table, bar_num, direction, use_msi, use_eplast)</code>	
Arguments	<code>bar_table</code>	Address of the endpoint <code>bar_table</code> structure in BFM shared memory.
	<code>bar_num</code>	BAR number to analyze.
	<code>direction</code>	When 0 the direction is read. When 1 the direction is write.
	<code>Use_msi</code>	When set, the root port uses native PCI Express MSI to detect the DMA completion.
	<code>Use_eplast</code>	When set, the root port uses BFM shared memory polling to detect the DMA completion.

dma_rd_test Procedure

Use the `dma_rd_test` procedure for DMA reads from the endpoint memory to the BFM shared memory.

Table 15-61. dma_rd_test Procedure

Location	<code>altpcieth_bfm_driver_chaining.v</code> or <code>altpcieth_bfm_driver_chaining.vhd</code>	
Syntax	<code>dma_rd_test (bar_table, bar_num, use_msi, use_eplast)</code>	
Arguments	<code>bar_table</code>	Address of the endpoint <code>bar_table</code> structure in BFM shared memory.
	<code>bar_num</code>	BAR number to analyze.
	<code>Use_msi</code>	When set, the root port uses native PCI express MSI to detect the DMA completion.
	<code>Use_eplast</code>	When set, the root port uses BFM shared memory polling to detect the DMA completion.

dma_wr_test Procedure

Use the `dma_wr_test` procedure for DMA writes from the BFM shared memory to the endpoint memory.

Table 15-62. dma_wr_test Procedure

Location	altpcieth_bfm_driver_chaining.v or altpcieth_bfm_driver_chaining.vhd	
Syntax	<code>dma_wr_test (bar_table, bar_num, use_msi, use_eplast)</code>	
Arguments	<code>bar_table</code>	Address of the endpoint <code>bar_table</code> structure in BFM shared memory.
	<code>bar_num</code>	BAR number to analyze.
	<code>Use_msi</code>	When set, the root port uses native PCI Express MSI to detect the DMA completion.
	<code>Use_eplast</code>	When set, the root port uses BFM shared memory polling to detect the DMA completion.

dma_set_rd_desc_data Procedure

Use the `dma_set_rd_desc_data` procedure to configure the BFM shared memory for the DMA read.

Table 15-63. dma_set_rd_desc_data Procedure

Location	altpcieth_bfm_driver_chaining.v or altpcieth_bfm_driver_chaining.vhd	
Syntax	<code>dma_set_rd_desc_data (bar_table, bar_num)</code>	
Arguments	<code>bar_table</code>	Address of the endpoint <code>bar_table</code> structure in BFM shared memory.
	<code>bar_num</code>	BAR number to analyze.

dma_set_wr_desc_data Procedure

Use the `dma_set_wr_desc_data` procedure to configure the BFM shared memory for the DMA write.

Table 15-64. dma_set_wr_desc_data_header Procedure

Location	altpcieth_bfm_driver_chaining.v or altpcieth_bfm_driver_chaining.vhd	
Syntax	<code>dma_set_wr_desc_data_header (bar_table, bar_num)</code>	
Arguments	<code>bar_table</code>	Address of the endpoint <code>bar_table</code> structure in BFM shared memory.
	<code>bar_num</code>	BAR number to analyze.

dma_set_header Procedure

Use the `dma_set_header` procedure to configure the DMA descriptor table for DMA read or DMA write.

Table 15-65. dma_set_header Procedure

Location	altpcieth_bfm_driver_chaining.v or altpcieth_bfm_driver_chaining.vhd	
Syntax	<code>dma_set_header (bar_table, bar_num, Descriptor_size, direction, Use_msi, Use_eplast, Bdt_msb, Bdt_lab, Msi_number, Msi_traffic_class, Multi_message_enable)</code>	

Table 15-65. dma_set_header Procedure

Arguments	bar_table	Address of the endpoint bar_table structure in BFM shared memory.
	bar_num	BAR number to analyze.
	Descriptor_size	Number of descriptor.
	direction	When 0 the direction is read. When 1 the direction is write.
	Use_msi	When set, the root port uses native PCI Express MSI to detect the DMA completion.
	Use_eplast	When set, the root port uses BFM shared memory polling to detect the DMA completion.
	Bdt_msb	BFM shared memory upper address value.
	Bdt_lsb	BFM shared memory lower address value.
	Msi_number	When use_msi is set, specifies the number of the MSI which is set by the dma_set_msi procedure.
	Msi_traffic_class	When use_msi is set, specifies the MSI traffic class which is set by the dma_set_msi procedure.
	Multi_message_enable	When use_msi is set, specifies the MSI traffic class which is set by the dma_set_msi procedure.

rc_mempoll Procedure

Use the rc_mempoll procedure to poll a given DWORD in a given BFM shared memory location.

Table 15-66. rc_mempoll Procedure

Location	altpciieb_bfm_driver_chaining.v or altpciieb_bfm_driver_chaining.vhd	
Syntax	rc_mempoll (rc_addr, rc_data, rc_mask)	
Arguments	rc_addr	Address of the BFM shared memory that is being polled.
	rc_data	Expected data value of the that is being polled.
	rc_mask	Mask that is logically ANDed with the shared memory data before it is compared with rc_data.

msi_poll Procedure

The msi_poll procedure tracks MSI completion from the endpoint.

Table 15-67. msi_poll Procedure

Location	altpciieb_bfm_driver_chaining.v or altpciieb_bfm_driver_chaining.vhd	
Syntax	msi_poll(max_number_of_msi,msi_address,msi_expected_dmawr,msi_expected_dmard,dma_wri te,dma_read)	

Table 15–67. msi_poll Procedure

Arguments	max_number_of_msi	Specifies the number of MSI interrupts to wait for.
	msi_address	The shared memory location to which the MSI messages will be written.
	msi_expected_dmawr	When dma_write is set, this specifies the expected MSI data value for the write DMA interrupts which is set by the dma_set_msi procedure.
	msi_expected_dmard	When the dma_read is set, this specifies the expected MSI data value for the read DMA interrupts which is set by the dma_set_msi procedure.
	Dma_write	When set, poll for MSI from the DMA write module.
	Dma_read	When set, poll for MSI from the DMA read module.

dma_set_msi Procedure

The dma_set_msi procedure sets PCI Express native MSI for the DMA read or the DMA write.

Table 15–68. dma_set_msi Procedure

Location	altpcieth_bfm_driver_chaining.v or altpcieth_bfm_driver_chaining.vhd	
Syntax	dma_set_msi(bar_table, bar_num, bus_num, dev_num, fun_num, direction, msi_address, msi_data, msi_number, msi_traffic_class, multi_message_enable, msi_expected)	
Arguments	bar_table	Address of the endpoint bar_table structure in BFM shared memory.
	bar_num	BAR number to analyze.
	Bus_num	Set configuration bus number.
	dev_num	Set configuration device number.
	Fun_num	Set configuration function number.
	Direction	When 0 the direction is read. When 1 the direction is write.
	msi_address	Specifies the location in shared memory where the MSI message data will be stored.
	msi_data	The 16-bit message data that will be stored when an MSI message is sent. The lower bits of the message data will be modified with the message number as per the PCI specifications.
	Msi_number	Returns the MSI number to be used for these interrupts.
	Msi_traffic_class	Returns the MSI traffic class value.
	Multi_message_enable	Returns the MSI multi message enable status.
	msi_expected	Returns the expected MSI data value, which is msi_data modified by the msi_number chosen.

find_mem_bar Procedure

The find_mem_bar procedure locates a BAR which satisfies a given memory space requirement.

Table 15–69. find_mem_bar Procedure

Location	altpcieth_bfm_driver_chaining.v
Syntax	Find_mem_bar(bar_table, allowedBars, min_log2_size, sel_bar)

Table 15-69. find_mem_bar Procedure

Arguments	bar_table	Address of the endpoint bar_table structure in BFM shared memory
	allowed_bars	One hot 6 bits BAR selection
	min_log2_size	Number of bit required for the specified address space
	sel_bar	BAR number to use

dma_set_rclast Procedure

The dma_set_rclast procedure starts the DMA operation by writing to the endpoint DMA register the value of the last descriptor to process (RCLast).

Table 15-70. dma_set_rclast Procedure

Location	altpcieth_bfm_driver_chaining.v	
Syntax	Dma_set_rclast(bar_table, setup_bar, dt_direction, dt_rclast)	
Arguments	bar_table	Address of the endpoint bar_table structure in BFM shared memory
	setup_bar	BAR number to use
	dt_direction	When 0 read, When 1 write
	dt_rclast	Last descriptor number

ebfm_display_verb Procedure

The ebfm_display_verb procedure calls the procedure ebfm_display when the global variable DISPLAY_ALL is set to 1.

Table 15-71. ebfm_display_verb Procedure

Location	altpcieth_bfm_driver_chaining.v	
Syntax	ebfm_display_verb(msg_type, message)	
Arguments	msg_type	Message type for the message. Should be one of the constants defined in Table 15-39 on page 15-44 .
	message	In VHDL, this argument is VHDL type string and contains the message text to be displayed. In Verilog HDL, the message string is limited to a maximum of 100 characters. Also, because Verilog HDL does not allow variable length strings, this routine strips off leading characters of 8'h00 before displaying the message.

This design example provides detailed step-by-step instructions to generate an SOPC Builder system containing the following components:

- PCI Express ×4 IP core
- On-Chip memory
- DMA controller

In the SOPC Builder design flow you select the PCI Express IP core as a component, which automatically instantiates the PCI Express Compiler’s Avalon-MM bridge module. This component supports PCI Express ×1 or ×4 endpoint applications with bridging logic to convert PCI Express packets to Avalon-MM transactions and vice versa. Figure 16–1 shows a PCI Express system that includes three different endpoints created using the SOPC Builder design flow. It shows both the soft and hard IP implementations with one of the soft IP variants using the embedded transceiver and the other using a PIPE interface to an external PHY. The design example included in this chapter illustrates the use of a single hard IP implementation with the embedded transceiver.

Figure 16–1. SOPC Builder Example System with Multiple PCI Express IP cores





Figure 16-2 shows how SOPC Builder integrates components and the PCI Express IP core using the system interconnect fabric. This design example transfers data between an on-chip memory buffer located on the Avalon-MM side and a PCI Express memory buffer located on the root complex side. The data transfer uses the DMA component which is programmed by the PCI Express software application running on the root complex processor.

Figure 16-2. SOPC Builder Generated Endpoint



This design example uses Verilog HDL. You can substitute VHDL for Verilog HDL.

This design example consists of the following steps:


1. [Create a Quartus II Project](#)
2. [Run SOPC Builder](#)
3. [Parameterize the PCI Express IP core](#)
4. [Add the Remaining Components to the SOPC Builder System](#)
5. [Complete the Connections in SOPC Builder](#)
6. [Generate the SOPC Builder System](#)
7. [Simulate the SOPC Builder System](#)
8. [Compile the Design](#)

Create a Quartus II Project

You must create a new Quartus II project with the New Project Wizard, which helps you specify the working directory for the project, assign the project name, and designate the name of the top-level design entity. To create a new project follow these steps:


1. Choose **Programs > Altera > Quartus II**<version_number> (Windows Start menu) to run the Quartus II software. Alternatively, You can also use the Quartus II Web Edition software.
2. On the Quartus II File menu, click **New Project Wizard**.
3. Click **Next** in the **New Project Wizard: Introduction** (the introduction does not display if you turned it off previously).

4. In the **Directory, Name, Top-Level Entity** page, enter the following information:
 - a. Specify the working directory for your project. This design example uses the directory `\sopc_pcie`.
 - b. Specify the name of the project. This design example uses **pcie_top**. You must specify the same name for both the project and the top-level design entity.

 The Quartus II software specifies a top-level design entity that has the same name as the project automatically. Do not change this name.

 Click **Yes**, if prompted, to create a new directory.

5. Click **Next** to display the **Add Files** page.
6. If you have any non-default libraries, add them by following these steps:
 - a. Click **User Libraries**.
 - b. Type `<path>\ip` in the **Library name** box, where `<path>` is the directory in which you installed the PCI Express Compiler.
 - c. Click **Add** to add the path to the Quartus II project.
 - d. Click **OK** to save the library path in the project.
7. Click **Next** to display the **Family & Device Settings** page.
8. On the **Family & Device Settings** page, choose the following target device family and options:
 - a. In the **Family** list, select **Stratix IV GT, GX, E**.


 This design example creates a design targeting the Stratix IV GX device family. You can also use these procedures for other supported device families.

- b. In the **Target device** box, select **Auto device selected by the Fitter**.
9. Click **Next** to close this page and display the **EDA Tool Settings** page.
10. Click **Next** to display the **Summary** page.
11. Check the **Summary** page to ensure that you have entered all the information correctly.
12. Click **Finish** to complete the Quartus II project.


Run SOPC Builder

To launch the PCI Express parameter editor in SOPC Builder, follow these steps:

1. On the Tools menu, click **SOPC Builder**. SOPC Builder appears.

 Refer to *Volume 4: SOPC Builder* of the *Quartus II Handbook* for more information on how to use SOPC Builder.

2. In the **System Name** box, type `pcie_top`, select **Verilog** under **Target HDL**, and click **OK**.

 This example design requires that you specify the same name for the SOPC Builder system as for the top-level project file. However, this naming is not required for your own design. If you want to choose a different name for the system file, you must create a wrapper HDL file of the same name as the project's top level and instantiate the generated system.

3. To add modules from the **System Contents** tab, under **Interface Protocols** in the **PCI** folder, double-click the **PCI Express Compiler<version_number>** component.

Parameterize the PCI Express IP core

To parameterize the PCI Express IP core in SOPC Builder, follow these steps:

1. On the **System Settings** page, specify the settings in [Table 16-1](#).

Table 16-1. System Settings Parameters

Parameter	Value
PCIe Core Type	PCI Express hard IP
PHY type	Stratix IV GX
Lanes	x4
PCI Express version	1.1
Test out width	9 bits

2. On the **PCI Registers** page, specify the settings in [Table 16-2](#).

Table 16-2. PCI Registers Parameters

PCI Base Address Registers (Type 0 Configuration Space)			
BAR	BAR Type	BAR Size	Avalon Base Address
1:0	64-bit Prefetchable Memory	Auto	Auto
2	32-bit Non-Prefetchable Memory	Auto	Auto
Device ID		0xE001	
Vendor ID		0x1172	

3. Click the **Avalon** page and specify the settings in [Table 16-3](#).

Table 16-3. Avalon Parameters

Parameter	Value
Avalon Clock Domain	Use separate clock
PCIe Peripheral Mode	Requester/Completer
Address Translation Table Size	Dynamic translation table
Address Translation Table Size	
Number of address pages	2
Size of address pages	1 MByte - 20 bits

For an example of a system that uses the PCI Express core clock for the Avalon clock domain see [Figure 7-13 on page 7-15](#).

4. You can retain the default values for all parameters on the **Capabilities, Buffer Setup**, and **Power Management** pages.



Your system is not yet complete, so you can ignore any error messages generated by SOPC Builder at this stage.

Add the Remaining Components to the SOPC Builder System

This section describes adding the DMA controller and on-chip memory to your system.

1. In the **System Contents** tab, double-click **DMA Controller** in the **DMA** subfolder of the **Memories and Memory Controllers** folder. This component contains read and write master ports and a control port slave.
2. In the **DMA Controller** parameter editor, specify the parameters or conditions listed in [Table 16-4](#).

Table 16-4. DMA Controller Parameters

Parameter	Value
Width of the DMA length register	13
Enable burst transfers	Turn this option on
Maximum burst size	Select 1024
Data transfer FIFO depth	Select 32
Construct FIFO from embedded memory blocks	Turn this option on

3. Click **Finish**. The DMA Controller module is added to your SOPC Builder system.
4. In the **System Contents** tab, double-click the **On-Chip Memory (RAM or ROM)** in the **On-Chip** subfolder of the **Memory and Memory Controllers** folder. This component contains a slave port.

Table 16-5. On-Chip Memory Parameters

Parameter	Value
Memory type	Select RAM (Writeable)
Block type	Select Auto
Initialize memory content	Turn this option off
Data width	Select 64-bit
Total memory size	Select 4096 Bytes

5. Retain the default settings for all other options and click **Finish**.
6. The On-chip Memory component is added to your SOPC Builder system.

Complete the Connections in SOPC Builder

In SOPC Builder, hovering the mouse over the **Connections** column displays the potential connection points between components, represented as dots on connecting wires. A filled dot shows that a connection is made; an open dot shows a potential connection point. Clicking a dot toggles the connection status. To complete this design, create the following connections:

1. Connect the pci_express_compiler bar1_0_Prefetchable Avalon master port to the onchip_mem s1 Avalon slave port using the following procedure:
 - a. Click the bar1_0_Prefetchable port then hover in the **Connections** column to display possible connections.
 - b. Click the open dot at the intersection of the onchip_mem s1 port and the pci_express_compiler bar1_0_Prefetchable to create a connection.
2. Repeat step 1 to make the connections listed in [Table 16-6](#).

Table 16-6. SOPC Builder Connections

Make Connection From:	To:
pci_express_compiler bar2_Non_Prefetchable Avalon master port	dma control_port_slave Avalon slave port
pci_express_compiler bar2_Non_Prefetchable Avalon master port	pci_express_compiler Control_Register_access Avalon slave port
dma irq Interrupt sender	pci_express_compiler RxmIrq Interrupt Receiver
dma read_master Avalon master port	onchip_mem s1 Avalon slave port
dma read_master Avalon master port	pci_express_compiler TX_Interface Avalon slave port
dma write_master Avalon master port	onchip_mem s1 Avalon slave port
dma write_master Avalon master port	pci_express_compiler TX_Interface Avalon slave port

Specify Clock and Address Assignments

To complete the system, follow these instructions to specify clock and address assignments:

1. Under **Clock Settings**, double-click in the **MHz** box, type 125, and press Enter.
2. To add a second external clock, cal_clk, for calibration, follow these steps:
 - a. Under **Clock Settings**, click **Add**. A new clock, **clk_1**, appears in the **Name** box.
 - b. Double-click **clk_1** and type **cal_clk**, then press Enter.
 - c. To specify the frequency, double-click the **MHz** box and type the desired frequency. cal_clk can have a frequency range of 10-125 MHz.

By default, clock names are not displayed. To display clock names in the **Module Name** column and the clocks in the **Clock** column in the **System Contents** tab, click **Filters** to display the **Filters** dialog box. In the **Filter** list, select **All**. Then close the **Filters** dialog box.

3. To connect `cal_clk`, complete following these steps:
 - a. Click in the **Clock** column next to the `cal_blk_clk` port. A list of available clock signals appears.
 - b. Click `cal_clk` from the list of available clocks to connect the calibration clock (`cal_blk_clk`) of the `pci_express_compiler`.



All components using transceivers must have their `cal_blk_clk` connected to the same clock source.

4. To specify the interrupt number for DMA interrupt sender, `irq`, type a 0 in the **IRQ** column next to the `irq` port.
5. In the **Base** column, enter the base addresses in Table 16-7 for all the slaves in your system.

Table 16-7. Base Addresses for Slave Ports

Port	Address
<code>pci_express_compiler_0 Control_Register_Access</code>	0x80004000
<code>pci_express_compiler_0 TX_Interface</code>	0x00000000
<code>dma_0 control_port_slave</code>	0x80001000
<code>onchip_memory2_0 s1</code>	0x80000000

SOPC Builder generates informational messages indicating the actual PCI BAR settings.

For this example BAR1:0 is sized to 4 KBytes or 12 bits; PCI Express requests that match this BAR, are able to access the Avalon addresses from 0x80000000–0x80000FFF. BAR2 is sized to 32 KBytes or 15 bits; matching PCI Express requests are able to access Avalon addresses from 0x80000000–0x80007FFF. The DMA `control_port_slave` is accessible at offsets 0x1000 through 0x103F from the programmed BAR2 base address. The `pci_express_compiler_0 Control_Register_Access` slave port is accessible at offsets 0x4000–0x7FFF from the programmed BAR2 base address. Refer to “[PCI Express-to-Avalon-MM Address Translation](#)” on page 4-19 for additional information on this address mapping.

For Avalon-MM accesses directed to the `pci_express_compiler_0 TX_interface` port, Avalon-MM address bits 19-0 are passed through to the PCI Express address unchanged because a 1 MByte or 20-bit address page size was selected. Bit 20 is used to select which one of the 2 address translation table entries is used to provide the upper bits of the PCI Express address. Avalon address bits [31:21] are used to select the `TX_interface` slave port. Refer to section “[Avalon-MM-to-PCI Express Address Translation](#)” on page 4-20 for additional information on this address mapping.

Table 16-6 illustrates the required connections.

Figure 16-3. System Port Connections

Use	Connections	Module Name	Description
<input checked="" type="checkbox"/>		<input type="checkbox"/> clk	Clock Source
		clk	Clock Output
<input checked="" type="checkbox"/>		<input type="checkbox"/> pci_express_compiler	PCI Express Compiler
		avalon_clk	Clock Input
		cal_blk_clk	Clock Input
		bar1_0_Prefetchable	Avalon Memory Mapped Master
		bar2_Non_Prefetchable	Avalon Memory Mapped Master
		Control_Register_Acc...	Avalon Memory Mapped Slave
		Tx_Interface	Avalon Memory Mapped Slave
<input checked="" type="checkbox"/>		<input type="checkbox"/> dma	DMA Controller
		clk	Clock Input
		control_port_slave	Avalon Memory Mapped Slave
		read_master	Avalon Memory Mapped Master
		write_master	Avalon Memory Mapped Master
<input checked="" type="checkbox"/>		<input type="checkbox"/> onchip_mem	On-Chip Memory (RAM or ROM)
		clk1	Clock Input
		s1	Avalon Memory Mapped Slave

Generate the SOPC Builder System

Follow these steps to generate the SOPC Builder system:

1. On the **System Generation** tab, turn on **Simulation**. **Create project simulator files** and click **Generate**.
2. After SOPC Builder reports successful system generation, click **Save**.

You can now simulate the system using any Altera-supported third party simulator, compile the system in the Quartus II software, and configure an Altera device.

Simulate the SOPC Builder System

SOPC Builder automatically sets up the simulation environment for the generated system. SOPC Builder creates the **pcie_top_sim** subdirectory in your project directory and generates the required files and models to simulate your PCI Express system.

This section of the design example uses the following components:


- The system you created using SOPC Builder
- Simulation scripts created by SOPC Builder in the `\sopc_pcie\pcie_top_sim` directory
- The ModelSim-Altera Edition software



You can also use any other supported third-party simulator to simulate your design.

The PCI Express testbench files are located in the `\sopc_pcie\pcie_express_compiler_examples\sopc\testbench` directory.

SOPC Builder creates IP functional simulation models for all the system components. The IP functional simulation models are the `.vo` or `.vho` files generated by SOPC Builder in your project directory.

 For more information about IP functional simulation models, refer to *Simulating Altera Designs* in volume 3 of the *Quartus II Handbook*.

The SOPC Builder-generated top-level file also integrates the simulation modules of the system components and testbenches (if available), including the PCI Express testbench. The Altera-provided PCI Express testbench simulates a single link at a time. You can use this testbench to verify the basic functionality of your PCI Express Compiler system. The default configuration of the PCI Express testbench is predefined to run basic PCI Express configuration transactions to the PCI Express device in your SOPC Builder generated system. You can edit the PCI Express testbench `altpcieth_bfm_driver.v` or `altpcieth_bfm_driver.vhd` file to add other PCI Express transactions, such as memory read (MRd) and memory write (MWr).

For more information about the PCI Express BFM, refer to [Chapter 15, Testbench and Design Example](#).


For this design example, perform the following steps:

1. Before simulating the system, if you are running the Verilog HDL design example, edit the `altpcieth_bfm_driver.v` file in the `c:\sopc_pci\pci_express_compiler_examples\sopc\testbench` directory to enable target and DMA tests. Set the following parameters in the file to one:

- `parameter RUN_TGT_MEM_TST = 1;`
- `parameter RUN_DMA_MEM_TST = 1;`

If you are running the VHDL design example, edit the `altpcieth_bfm_driver.vhd` in the `c:\sopc_pci\pci_express_compiler_examples\sopc\testbench` directory to set the following parameters to one.

- `RUN_TGT_MEM_TST : std_logic := '1';`
- `RUN_DMA_MEM_TST : std_logic := '1';`

 The target memory and DMA memory tests in the `altpcieth_bfm_driver.v` file enabled by these parameters only work with the SOPC Builder system as specified in this chapter. When designing an application, modify these tests to match your system.

2. Choose **Programs > ModelSim-Altera**<ver> **ModelSim** (Windows Start menu) to start the ModelSim-Altera simulator. In the simulator change your working directory to `c:\sopc_pci\pcie_top_sim`.
3. To run the script, type the following command at the simulator command prompt:

```
source setup_sim.do ←
```
4. To compile all the files and load the design, type the following command at the simulator prompt:

```
s ←
```

5. To generate waveform output for the simulation, type the following command at the simulator command prompt:

```
do wave_presets.do ←
```



Some versions of ModelSim SE turn on design optimization by default. Optimization may eliminate design nodes which are referenced in your **wave_presets.do** file. In this case, the `w` alias fails. You can ignore this failure if you want to run an optimized simulation. However, if you want to see the simulation signals, you can disable the optimized compilation by setting `VoptFlow = 0` in your **modelsim.ini** file.

6. To simulate the design, type the following command at the simulator prompt:

```
run -all ←
```


The PCI Express Compiler test driver performs the following transactions with display status of the transactions displayed in the ModelSim simulation message window:

- Various configuration accesses to the PCI Express IP core in your system after the link is initialized
 - Setup of the Address Translation Table for requests that are coming from the DMA component
 - Setup of the DMA controller to read 4 KBytes of data from the Root Port BFM's shared memory
 - Setup of the DMA controller to write the same 4 KBytes of data back to the Root Port BFM's shared memory
 - Data comparison and report of any mismatch
7. Exit the ModelSim tool after it reports successful completion.

Example 16-1 provides a partial transcript from a successful simulation.

Example 16-1. Transcript from Simulation of Requester/Completer PCI Express Hard IP Implementation

```
# INFO: 464 ns Completed initial configuration of Root Port.
# INFO: 3641 ns EP LTSSM State: DETECT.ACTIVE
# INFO: 3657 ns RP LTSSM State: DETECT.ACTIVE
# INFO: 3689 ns EP LTSSM State: POLLING.ACTIVE
# INFO: 6905 ns RP LTSSM State: POLLING.ACTIVE
# INFO: 9033 ns RP LTSSM State: POLLING.CONFIG
# INFO: 9353 ns EP LTSSM State: POLLING.CONFIG
# INFO: 10441 ns EP LTSSM State: CONFIG.LINKWIDTH.START
# INFO: 10633 ns RP LTSSM State: CONFIG.LINKWIDTH.START
# INFO: 11273 ns EP LTSSM State: CONFIG.LINKWIDTH.ACCEPT
# INFO: 11801 ns RP LTSSM State: CONFIG.LINKWIDTH.ACCEPT
# INFO: 12121 ns RP LTSSM State: CONFIG.LANENUM.WAIT
# INFO: 12745 ns EP LTSSM State: CONFIG.LANENUM.WAIT
# INFO: 12937 ns EP LTSSM State: CONFIG.LANENUM.ACCEPT
# INFO: 13081 ns RP LTSSM State: CONFIG.LANENUM.ACCEPT
# INFO: 13401 ns RP LTSSM State: CONFIG.COMPLETE
# INFO: 13849 ns EP LTSSM State: CONFIG.COMPLETE
# INFO: 14937 ns EP LTSSM State: CONFIG.IDLE
# INFO: 15129 ns RP LTSSM State: CONFIG.IDLE
# INFO: 15209 ns RP LTSSM State: L0
# INFO: 15465 ns EP LTSSM State: L0
# INFO: 21880 ns EP PCI Express Link Status Register (1041):
# INFO: 21880 ns     Negotiated Link Width: x4
# INFO: 21880 ns     Slot Clock Config: System Reference Clock Used
# INFO: 22769 ns RP LTSSM State: RECOVERY.RCVRLOCK
# INFO: 23177 ns EP LTSSM State: RECOVERY.RCVRLOCK
# INFO: 23705 ns EP LTSSM State: RECOVERY.RCVRCFG
# INFO: 23873 ns RP LTSSM State: RECOVERY.RCVRCFG
# INFO: 25025 ns RP LTSSM State: RECOVERY.IDLE
# INFO: 25305 ns EP LTSSM State: RECOVERY.IDLE
# INFO: 25385 ns EP LTSSM State: L0
# INFO: 25537 ns RP LTSSM State: L0
# INFO: 26384 ns     Current Link Speed: 2.5GT/s
# INFO: 27224 ns EP PCI Express Link Control Register (0040):
# INFO: 27224 ns     Common Clock Config: System Reference Clock Used
# INFO: 28256 ns EP PCI Express Capabilities Register (0001):
# INFO: 28256 ns     Capability Version: 1
# INFO: 28256 ns     Port Type: Native Endpoint
# INFO: 28256 ns EP PCI Express Link Capabilities Register (0103F441):
# INFO: 28256 ns     Maximum Link Width: x4
# INFO: 28256 ns     Supported Link Speed: 2.5GT/s
# INFO: 28256 ns     L0s Entry: Supported
# INFO: 28256 ns     L1 Entry: Not Supported
# INFO: 33008 ns BAR1:0  4 KBytes 00000001 00000000 Prefetchable
# INFO: 33008 ns BAR2   32 KBytes           00200000 Non-Prefetchable
# INFO: 34104 ns Completed configuration of Endpoint BARs.
# INFO: 35064 ns Starting Target Write/Read Test.
# INFO: 35064 ns Target BAR = 0
# INFO: 35064 ns Length = 004096, Start Offset = 000000
# INFO: 47272 ns Target Write and Read compared okay!
# INFO: 47272 ns Starting DMA Read/Write Test.
# INFO: 47272 ns Setup BAR = 2
# INFO: 47272 ns Length = 004096, Start Offset = 000000
# INFO: 55761 ns Interrupt Monitor: Interrupt INTA Asserted
# INFO: 55761 ns Clear Interrupt INTA
# INFO: 56737 ns Interrupt Monitor: Interrupt INTA Deasserted
# INFO: 66149 ns MSI recieved!
#INFO: 66149 ns DMA Read and Write compared okay!
```

 You can use the same testbench to simulate the **Completer-Only single dword** IP core by changing the settings in the driver file. For the Verilog HDL design example, edit the `altpcieth_bfm_driver.v` file in the `c:\sopc_pci\pci_express_compiler_examples\sopc\testbench` directory to enable target memory tests and specify the completer-only single dword variant. Set the following parameters in the file to one:

- `parameter RUN_TGT_MEM_TST = 1;`
- `parameter RUN_DMA_MEM_TST = 0;`
- `parameter AVALON_MM_LITE = 1;`

If you are running the VHDL design example, edit the `altpcieth_bfm_driver.vhd` in the `c:\sopc_pci\pci_express_compiler_examples\sopc\testbench` directory to set the following parameters to one.

- `RUN_TGT_MEM_TST : std_logic := '1';`
- `RUN_DMA_MEM_TST : std_logic := '0';`
- `AVALON_MM_LITE : std_logic := '1';`

Compile the Design

You can use the Quartus II software to compile the system generated by SOPC Builder.

To compile your design, follow these steps:

1. In the Quartus II software, open the `pcie_top.qpf` project.
2. On the View menu, point to **Utility Windows**, and then click **Tcl Console**.
3. To source the script that sets the required constraints, type the following command in the Tcl Console window:


```
source pci_compiler_0.tcl ←
```

4. On the Processing menu, click **Start Compilation**.
5. After compilation, expand the **TimeQuest Timing Analyzer** folder in the Compilation Report. Note whether the timing constraints are achieved in the Compilation Report.

If your design does not initially meet the timing constraints, you can find the optimal Fitter settings for your design by using the Design Space Explorer. To use the Design Space Explorer, click **Launch Design Space Explorer** on the tools menu.

Program a Device

After you compile your design, you can program your targeted Altera device and verify your design in hardware.

 For more information about IP functional simulation models, see the *Simulating Altera Designs* chapter in volume 3 of the *Quartus II Handbook*.

As you bring up your PCI Express system, you may face a number of issues related to FPGA configuration, link training, BIOS enumeration, data transfer, and so on. This chapter suggests some strategies to resolve the common issues that occur during hardware bring-up.


Hardware Bring-Up Issues

Typically, PCI Express hardware bring-up involves the following steps:

1. System reset
2. Linking training
3. BIOS enumeration

The following sections, describe how to debug the hardware bring-up flow. Altera recommends a systematic approach to diagnosing bring-up issues as illustrated in [Figure 17-1](#).

Figure 17-1. Debugging Link Training Issues



Link Training

The physical layer automatically performs link training and initialization without software intervention. This is a well-defined process to configure and initialize the device's physical layer and link so that PCIe packets can be transmitted. If you encounter link training issues, viewing the actual data in hardware should help you determine the root cause. You can use the following tools to provide hardware visibility:

- SignalTap® II Embedded Logic Analyzer
- Third-party PCIe analyzer


Debugging Link Training Issues Using Quartus II SignalTap II


You can use SignalTap II Embedded Logic Analyzer to diagnose the LTSSM state transitions that are occurring and the PIPE interface.

Check Link Training and Status State Machine (dl_ltssm[4:0])

The PCI Express IP core `dl_ltssm[4:0]` bus encodes the status of LTSSM. The LTSSM state machine reflects the physical layer's progress through the link training process. For a complete description of the states these signals encode, refer to [“Reset and Link Training Signals” on page 5–24](#). When link training completes successfully and the link is up, the LTSSM should remain stable in the L0 state.

When link issues occur, you can monitor `dl_ltssm[4:0]` to determine whether link training fails before reaching the L0 state or the link was initially established (L0), but then lost due to an additional link training issue. If you have link training issues, you can check the actual link status in hardware using the SignalTap II logic analyzer. The LTSSM encodings indicate the LTSSM state of the physical layer as it proceeds through the link training process.

 For more information about link training, refer to the “Link Training and Status State Machine (LTSSM) Descriptions” section of *PCI Express Base Specification 2.0*.

 For more information about SignalTap, refer to the *Design Debugging Using the SignalTap II Embedded Logic Analyzer* chapter in volume 3 of the *Quartus II Handbook*.

Check PIPE Interface


Because the LTSSM signals reflect the behavior of one side of the PCI Express link, you may find it difficult to determine the root cause of the link issue solely by monitoring these signals. Monitoring the PIPE interface signals in addition to the `dl_ltssm` bus provides greater visibility.

The PIPE interface is specified by Intel. This interface defines the MAC/PCS functional partitioning and defines the interface signals for these two sublayers. Using the SignalTap logic analyzer to monitor the PIPE interface signals provides more information about the devices that form the link.

During link training and initialization, different pre-defined physical layer packets (PLPs), known as ordered sets are exchanged between the two devices on all lanes. All of these ordered sets have special symbols (K codes) that carry important information to allow two connected devices to exchange capabilities, such as link width, link data rate, lane reversal, lane-to-lane de-skew, and so on. You can track the ordered sets in the link initialization and training on both sides of the link to help you diagnose link issues. You can use SignalTap logic analyzer to determine the behavior. The following signals are some of the most important for diagnosing bring-up issues:

- `txdata<n>_ext[15:0]/txdatak<n>_ext[1:0]`—these signals show the data and control being transmitted from Altera PCIe IP core to the other device.
- `rxdata<n>_ext[15:0]/rxdatak<n>_ext[1:0]`—these signals show the data and control received by Altera PCIe IP core from the other device.
- `phystatus<n>_ext`—this signal communicates completion of several PHY requests.
- `rxstatus<n>_ext[2:0]`—this signal encodes receive status and error codes for the receive data stream and receiver detection.

If you are using the soft IP implementation of the PCI Express IP core, you can see the PIPE interface at the pins of your device. If you are using the hard IP implementation, you can monitor the PIPE signals through the `test_out` bus.

-  The *PHY Interface for PCI Express Architecture* specification is available on the Intel website (www.intel.com).

Use Third-Party PCIe Analyzer

A third-party PCI Express logic analyzer records the traffic on the physical link and decodes traffic, saving you the trouble of translating the symbols yourself. A third-party PCI Express logic analyzer can show the two-way traffic at different levels for different requirements. For high-level diagnostics, the analyzer shows the LTSSM flows for devices on both side of the link side-by-side. This display can help you see the link training handshake behavior and identify where the traffic gets stuck. A PCIe traffic analyzer can display the contents of packets so that you can verify the contents. For complete details, refer to the third-party documentation.

BIOS Enumeration Issues

Both FPGA programming (configuration) and the PCIe link initialization require time. There is some possibility that Altera FPGA including a PCI Express IP core may not be ready when the OS/BIOS begins enumeration of the device tree. If the FPGA is not fully programmed when the OS/BIOS begins its enumeration, the OS does not include the PCI Express module in its device map. To eliminate this issue, you can do a soft reset of the system to retain the FPGA programming while forcing the OS/BIOS to repeat its enumeration.

Configuration Space Settings

Check the actual configuration space settings in hardware to verify that they are correct. You can do so using one of the following two tools:

- PCITree (in Windows)—PCITree is a third-party tool that allows you to see the actual hardware configuration space in the PCIe device. It is available on the PCI Tree website (www.pcitree.de/index.html).
- lspci (in Linux)—lspci is a Linux command that allows you to see actual hardware configuration space in the PCI devices. Both first, 64 bytes and extended configuration space of the device are listed. Refer to the lspci Linux man page (linux.die.net/man/8/lspci) for more usage options. You can find this command in your `/sbin` directory.

TLP Packet Format without Data Payload

Table A-2 through A-3 show the header format for TLPs without a data payload. When these headers are transferred to and from the IP core as tx_desc and rx_desc, the mapping shown in Table A-1 is used

Table A-1. Header Mapping

Header Byte	tx_desc/rx_desc Bits
Byte 0	127:120
Byte 1	119:112
Byte 2	111:104
Byte 3	103:96
Byte 4	95:88
Byte 5	87:80
Byte 6	79:72
Byte 7	71:64
Byte 8	63:56
Byte 9	55:48
Byte 10	47:40
Byte 11	39:32
Byte 12	31:24
Byte 13	23:16
Byte 14	15:8
Byte 15	7:0

Table A-2. Memory Read Request, 32-Bit Addressing

	+0								+1								+2								+3							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Byte 0	0	0	0	0	0	0	0	0	0	TC	0	0	0	0	0	0	TD	EP	Attr	0	0	Length										
Byte 4	Requester ID								Tag								Last BE				First BE											
Byte 8	Address[31:2]																0 0															
Byte 12	Reserved																															

Table A-3. Memory Read Request, Locked 32-Bit Addressing

	+0								+1								+2								+3							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Byte 0	0	0	0	0	0	0	0	1	0	TC	0	0	0	0	0	0	TD	EP	Attr	0	0	Length										
Byte 4	Requester ID								Tag								Last BE				First BE											

Table A-3. Memory Read Request, Locked 32-Bit Addressing

Byte 8	Address[31:2]	0 0
Byte 12	Reserved	

Table A-4. Memory Read Request, 64-Bit Addressing

	+0								+1								+2								+3							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Byte 0	0	0	1	0	0	0	0	0	0	TC	0	0	0	0	0	0	TD	EP	Att	r	0	0	Length									
Byte 4	Requester ID								Tag								Last BE				First BE											
Byte 8	Address[63:32]																															
Byte 12	Address[31:2]																														0 0	

Table A-5. Memory Read Request, Locked 64-Bit Addressing

	+0								+1								+2								+3							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Byte 0	0	0	1	0	0	0	0	1	0	TC	0	0	0	0	0	0	T	EP	Att	r	0	0	Length									
Byte 4	Requester ID								Tag								Last BE				First BE											
Byte 8	Address[63:32]																															
Byte 12	Address[31:2]																														0 0	

Table A-6. Configuration Read Request Root Port (Type 1)

	+0								+1								+2								+3							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Byte 0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	TD	EP	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Byte 4	Requester ID								Tag								0 0 0 0				First BE											
Byte 8	Bus Number				Device No				Func				0 0 0 0				Ext Reg				Register No				0 0							
Byte 12	Reserved																															

Table A-7. I/O Read Request

	+0								+1								+2								+3							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Byte 0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	TD	EP	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Byte 4	Requester ID								Tag								0 0 0 0				First BE											
Byte 8	Address[31:2]																															
Byte 12	Reserved																															

Table A-8. Message without Data

	+0								+1								+2								+3							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Byte 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table A-12. Memory Write Request, 64-Bit Addressing

Byte 0	0	1	1	0	0	0	0	0	0	0	TC	0	0	0	0	TD	EP	Att r	0	0	Length			
Byte 4	Requester ID										Tag						Last BE	First BE						
Byte 8	Address[63:32]																							
Byte 12	Address[31:2]																			0	0			

Table A-13. Configuration Write Request Root Port (Type 1)

	+0								+1								+2								+3															
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0								
Byte 0	0	1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Byte 4	Requester ID										Tag						0	0	0	0	First BE																			
Byte 8	Bus Number				Device No				0	0	0	0	Ext Reg	Register No				0	0																					
Byte 12	Reserved																																							

Table A-14. I/O Write Request

	+0								+1								+2								+3															
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0								
Byte 0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Byte 4	Requester ID										Tag						0	0	0	0	First BE																			
Byte 8	Address[31:2]																				0	0																		
Byte 12	Reserved																																							

Table A-15. Completion with Data

	+0								+1								+2								+3							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Byte 0	0	1	0	0	1	0	1	0	0	TC	0	0	0	0	0	TD	EP	Att r	0	0	Length											
Byte 4	Completer ID										Status	B	Byte Count																			
Byte 8	Requester ID										Tag						0	Lower Address														
Byte 12	Reserved																															

Table A-16. Completion Locked with Data

	+0								+1								+2								+3							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Byte 0	0	1	0	0	1	0	1	1	0	TC	0	0	0	0	0	TD	EP	Att r	0	0	Length											
Byte 4	Completer ID										Status	B	Byte Count																			
Byte 8	Requester ID										Tag						0	Lower Address														
Byte 12	Reserved																															

Table A-17. Message with Data

	+0								+1								+2								+3							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Byte 0	0	1	1	1	0	r	r	r	0	TC	0	0	0	0	0	0	TD	EP	0	0	0	0	Length									
Byte 4	Requester ID								Tag								Message Code															
Byte 8	Vendor defined or all zeros for Slot Power Limit																															
Byte 12	Vendor defined or all zeros for Slots Power Limit																															

This chapter describes the PCI Express IP core that employs the legacy descriptor/data interface. It includes the following sections:


- [Descriptor/Data Interface](#)
- [Incremental Compile Module for Descriptor/Data Examples](#)

Altera recommends choosing the Avalon-ST or Avalon-MM interface for all new designs for compatibility with the hard IP implementation of the PCI Express IP core.

Descriptor/Data Interface

When you use the MegaWizard Plug-In Manager to generate a PCI Express endpoint with the descriptor/data interface, the MegaWizard interface generates the transaction, data link, and PHY layers. [Figure B-1](#) illustrates this interface.


Figure B-1. PCI Express IP core with Descriptor/Data Interface



RX and TX ports use a data/descriptor style interface, which presents the application with a descriptor bus containing the TLP header and a separate data bus containing the TLP payload. A single-cycle-turnaround handshaking protocol controls the transfer of data.

Figure B-2 shows all the signals for PCI Express IP core using the descriptor/data interface.

Figure B-2. PCI Express IP core with Descriptor Data Interface



Notes to Figure B-2:

- (1) clk125_in replaced with clk250_in for x8 IP core
- (2) clk125_out replaced with clk250_out for x8 IP core
- (3) srst and crst removed for x8 IP core
- (4) test_out[511:0] replaced with test_out[127:0] for x8 IP core
- (5) Available in Stratix II GX, Stratix IV GX, Arria GX, and HardCopy IV GX devices. The reconfig_fromgxb is a single wire for Stratix II GX and Arria GX. For Stratix IV GX, <n> = 16 for x1 and x4 IP cores and <n> = 33 the x8 IP core.
- (6) Available in Stratix II GX, Stratix IV GX, Arria GX, and HardCopy IV GX devices. For Stratix II GX and Arria GX reconfig_togxb, <n> = 2. For Stratix IV GX, <n> = 3.

In [Figure B-2](#), the transmit and receive signals apply to each implemented virtual channel, while configuration and global signals are common to all virtual channels on a link.

[Table B-1](#) lists the interfaces for this MegaCore with links to the sections that describe each interface.

Table B-1. Signal Groups in the PCI Express IP core using the Descriptor/Data Interface

Signal Group	Description
Logical	
Descriptor RX	“Receive Datapath Interface Signals” on page B-3
Descriptor TX	“Transmit Operation Interface Signals” on page B-12
Clock	“Clock Signals—Soft IP Implementation” on page 5-23
Reset	“Reset and Link Training Signals” on page 5-24
Interrupt	“PCI Express Interrupts for Endpoints” on page 5-29
Configuration space	“Configuration Space Signals—Soft IP Implementation” on page 5-39
Power management	“PCI Express Reconfiguration Block Signals—Hard IP Implementation” on page 5-41
Completion	“Completion Interface Signals for Descriptor/Data Interface” on page B-25
Physical	
Transceiver Control	“Transceiver Control” on page 5-53
Serial	“Serial Interface Signals” on page 5-55
Pipe	“PIPE Interface Signals” on page 5-56
Test	
Test	“Test Interface Signals—Soft IP Implementation” on page 5-60

Receive Datapath Interface Signals

The receive interface, like the transmit interface, is based on two independent buses: one for the descriptor phase (`rx_desc[135:0]`) and one for the data phase (`rx_data[63:0]`). Every transaction includes a descriptor. A descriptor is a standard transaction layer packet header as defined by the *PCI Express Base Specification 1.0a, 1.1 or 2.0* with two exceptions. Bits 126 and 127 indicate the transaction layer packet group and bits 135:128 describe BAR and address decoding information (refer to `rx_desc[135:0]` in [Table B-2](#) for details).

Receive datapath signals can be divided into the following two groups:

- Descriptor phase signals
- Data phase signals



In the following tables, transmit interface signal names with a `<n>` suffix are for virtual channel `<n>`. If the IP core implements multiple virtual channels, there are an additional sets of signals for each virtual channel number.

Table B-2 describes the standard RX descriptor phase signals.

Table B-2. RX Descriptor Phase Signals (Part 1 of 2)


Signal	I/O	Description
<code>rx_req<n></code> (1)	0	Receive request. This signal is asserted by the IP core to request a packet transfer to the application interface. It is asserted when the first 2 DWORDS of a transaction layer packet header are valid. This signal is asserted for a minimum of 2 clock cycles; <code>rx_abort</code> , <code>rx_retry</code> , and <code>rx_ack</code> cannot be asserted at the same time as this signal. The complete descriptor is valid on the second clock cycle that this signal is asserted.
<code>rx_desc<n></code> [135:0]	0	<p>Receive descriptor bus. Bits [125:0] have the same meaning as a standard transaction layer packet header as defined by the <i>PCI Express Base Specification Revision 1.0a, 1.1 or 2.0</i>. Byte 0 of the header occupies bits [127:120] of the <code>rx_desc</code> bus, byte 1 of the header occupies bits [119:112], and so on, with byte 15 in bits [7:0]. Refer to Appendix A, Transaction Layer Packet (TLP) Header Formats for the header formats.</p> <p>For bits [135:128] (descriptor and BAR decoding), refer to Table B-3. Completion transactions received by an endpoint do not have any bits asserted and must be routed to the master block in the application layer.</p> <p><code>rx_desc</code>[127:64] begins transmission on the same clock cycle that <code>rx_req</code> is asserted, allowing precoding and arbitration to begin as quickly as possible. The other bits of <code>rx_desc</code> are not valid until the following clock cycle as shown in the following figure.</p>  <p>Bit 126 of the descriptor indicates the type of transaction layer packet in transit:</p> <ul style="list-style-type: none"> ■ <code>rx_desc</code>[126] when set to 0: transaction layer packet without data ■ <code>rx_desc</code>[126] when set to 1: transaction layer packet with data
<code>rx_ack<n></code>	1	Receive acknowledge. This signal is asserted for 1 clock cycle when the application interface acknowledges the descriptor phase and starts the data phase, if any. The <code>rx_req</code> signal is deasserted on the following clock cycle and the <code>rx_desc</code> is ready for the next transmission. <code>rx_ack</code> is independent of <code>rx_dv</code> and <code>rx_data</code> . It cannot be used to backpressure <code>rx_data</code> . You can use <code>rx_ws</code> to insert wait states.
<code>rx_abort<n></code>	1	Receive abort. This signal is asserted by the application interface if the application cannot accept the requested descriptor. In this case, the descriptor is removed from the receive buffer space, flow control credits are updated, and, if necessary, the application layer generates a completion transaction with unsupported request (UR) status on the transmit side.
<code>rx_retry<n></code>	1	Receive retry. The application interface asserts this signal if it is not able to accept a non-posted request. In this case, the application layer must assert <code>rx_mask<n></code> along with <code>rx_retry<n></code> so that only posted and completion transactions are presented on the receive interface for the duration of <code>rx_mask<n></code> .

Table B-2. RX Descriptor Phase Signals (Part 2 of 2)

Signal	I/O	Description
<code>rx_mask<n></code>	I	Receive mask (non-posted requests). This signal is used to mask all non-posted request transactions made to the application interface to present only posted and completion transactions. This signal must be asserted with <code>rx_retry<n></code> and deasserted when the IP core can once again accept non-posted requests.

Note to Table B-2:

- (1) For all signals, `<n>` is the virtual channel number which can be 0 or 1.

The IP core generates the eight MSBs of this signal with BAR decoding information. Refer to [Table B-3](#).

Table B-3. rx_desc[135:128]: Descriptor and BAR Decoding (Note 1)

Bit	Type 0 Component
128	= 1: BAR 0 decoded
129	= 1: BAR 1 decoded
130	= 1: BAR 2 decoded
131	= 1: BAR 3 decoded
132	= 1: BAR 4 decoded
133	= 1: BAR 5 decoded
134	= 1: Expansion ROM decoded
135	Reserved

Note to Table B-3:



- (1) Only one bit of [135:128] is asserted at a time.

[Table B-4](#) describes the data phase signals.

Table B-4. RX Data Phase Signals (Part 1 of 2)

Signal	I/O	Description
<code>rx_dfr<n></code> (1)	0	Receive data phase framing. This signal is asserted on the same or subsequent clock cycle as <code>rx_req</code> to request a data phase (assuming a data phase is needed). It is deasserted on the clock cycle preceding the last data phase to signal to the application layer the end of the data phase. The application layer does not need to implement a data phase counter.
<code>rx_dv<n></code> (1)	0	Receive data valid. This signal is asserted by the IP core to signify that <code>rx_data[63:0]</code> contains data.

Table B-4. RX Data Phase Signals (Part 2 of 2)

Signal	I/O	Description
$rx_data<n>[63:0]$ (1)	0	<p>Receive data bus. This bus transfers data from the link to the application layer. It is 2 DWORDS wide and is naturally aligned with the address in one of two ways, depending on bit 2 of rx_desc.</p> <ul style="list-style-type: none"> ■ $rx_desc[2]$ (64-bit address) when 0: The first DWORD is located on $rx_data[31:0]$. ■ $rx_desc[34]$ (32-bit address) when 0: The first DWORD is located on bits $rx_data[31:0]$. ■ $rx_desc[2]$ (64-bit address) when 1: The first DWORD is located on bits $rx_data[63:32]$. ■ $rx_desc[34]$ (32-bit address) when 1: The first DWORD is located on bits $rx_data[63:32]$. <p>This natural alignment allows you to connect $rx_data[63:0]$ directly to a 64-bit datapath aligned on a QW address (in the little endian convention).</p> <p>Bit 2 is set to 1 (5 DWORD transaction)</p> <p>Figure B-3.</p>  <p>Bit 2 is set to 0 (5 DWORD transaction)</p> <p>Figure B-4.</p> 
$rx_be<n>[7:0]$	0	<p>Receive byte enable. These signals qualify data on $rx_data[63:0]$. Each bit of the signal indicates whether the corresponding byte of data on $rx_data[63:0]$ is valid. These signals are not available in the x8 IP core.</p>
$rx_ws<n>$	1	<p>Receive wait states. With this signal, the application layer can insert wait states to throttle data transfer.</p>

Note to Table B-4:

(1) For all signals, $<n>$ is the virtual channel number which can be 0 or 1.

Transaction Examples Using Receive Signals

This section provides the following additional examples that illustrate how transaction signals interact:

- Transaction without Data Payload
- Retried Transaction and Masked Non-Posted Transactions
- Transaction Aborted
- Transaction with Data Payload
- Transaction with Data Payload and Wait States
- Dependencies Between Receive Signals

Transaction without Data Payload


In Figure B-5, the IP core receives three consecutive transactions, none of which have data payloads:

- Memory read request (64-bit addressing mode)
- Memory read request (32-bit addressing mode)
- I/O read request

In clock cycles 4, 7, and 12, the IP core updates flow control credits after each transaction layer packet has either been acknowledged or aborted. When necessary, the IP core generates flow control DLLPs to advertise flow control credit levels.

The I/O read request initiated at clock cycle 8 is not acknowledged until clock cycle 11 with assertion of `rx_ack`. The relatively late acknowledgment could be due to possible congestion.

Figure B-5. RX Three Transactions without Data Payloads Waveform



Retried Transaction and Masked Non-Posted Transactions

When the application layer can no longer accept non-posted requests, one of two things happen: either the application layer requests the packet be resent or it asserts `rx_mask`. For the duration of `rx_mask`, the IP core masks all non-posted transactions and reprioritizes waiting transactions in favor of posted and completion transactions. When the application layer can once again accept non-posted transactions, `rx_mask` is deasserted and priority is given to all non-posted transactions that have accumulated in the receive buffer.

Each virtual channel has a dedicated datapath and associated buffers and no ordering relationships exist between virtual channels. While one virtual channel may be temporarily blocked, data flow continues across other virtual channels without impact. Within a virtual channel, reordering is mandatory only for non-posted transactions to prevent deadlock. Reordering is not implemented in the following cases:


- Between traffic classes mapped in the same virtual channel
- Between posted and completion transactions
- Between transactions of the same type regardless of the relaxed-ordering bit of the transaction layer packet

In [Figure B-6](#), the IP core receives a memory read request transaction of 4 DWORDS that it cannot immediately accept. A second transaction (memory write transaction of one DWORD) is waiting in the receive buffer. Bit 2 of `rx_data[63:0]` for the memory write request is set to 1.

In clock cycle three, transmission of non-posted transactions is not permitted for as long as `rx_mask` is asserted.

Flow control credits are updated only after a transaction layer packet has been extracted from the receive buffer and both the descriptor phase and data phase (if any) have ended. This update happens in clock cycles 8 and 12 in [Figure B-6](#).

Figure B-6. RX Retried Transaction and Masked Non-Posted Transaction Waveform




Transaction Aborted

In [Figure B-7](#), a memory read of 16 DWORDS is sent to the application layer. Having determined it will never be able to accept the transaction layer packet, the application layer discards it by asserting `rx_abort`. An alternative design might implement logic whereby all transaction layer packets are accepted and, after verification, potentially rejected by the application layer. An advantage of asserting `rx_abort` is that transaction layer packets with data payloads can be discarded in one clock cycle.

Having aborted the first transaction layer packet, the IP core can transmit the second, a three DWORD completion in this case. The IP core does not treat the aborted transaction layer packet as an error and updates flow control credits as if the transaction were acknowledged. In this case, the application layer is responsible for generating and transmitting a completion with completer abort status and to signal a completer abort event to the IP core configuration space through assertion of `cpl_err`.

In clock cycle 6, `rx_abort` is asserted and transmission of the next transaction begins on clock cycle number.

Figure B-7. RX Aborted Transaction Waveform




Transaction with Data Payload

In [Figure B-8](#), the IP core receives a completion transaction of eight DWORDS and a second memory write request of three DWORDS. Bit 2 of `rx_data[63:0]` is set to 0 for the completion transaction and to 1 for the memory write request transaction.

Normally, `rx_dfr` is asserted on the same or following clock cycle as `rx_req`; however, in this case the signal is already asserted until clock cycle 7 to signal the end of transmission of the first transaction. It is immediately reasserted on clock cycle eight to request a data phase for the second transaction.

Figure B-8. RX Transaction with a Data Payload Waveform



Transaction with Data Payload and Wait States


The application layer can assert `rx_ws` without restrictions. In [Figure B-9](#), the IP core receives a completion transaction of four DWORDS. Bit 2 of `rx_data[63:0]` is set to 1. Both the application layer and the IP core insert wait states. Normally `rx_data[63:0]` would contain data in clock cycle 4, but the IP core has inserted a wait state by deasserting `rx_dv`.

In clock cycle 11, data transmission does not resume until both of the following conditions are met:

- The IP core asserts `rx_dv` at clock cycle 10, thereby ending a IP core-induced wait state.

- The application layer deasserts `rx_ws` at clock cycle 11, thereby ending an application interface-induced wait state.

Figure B-9. RX Transaction with a Data Payload and Wait States Waveform



Dependencies Between Receive Signals

Table B-5 describes the minimum and maximum latency values in clock cycles between various receive signals.

Table B-5. RX Minimum and Maximum Latency Values in Clock Cycles Between Receive Signals

Signal 1	Signal 2	Min	Typical	Max	Notes
<code>rx_req</code>	<code>rx_ack</code>	1	1	N	—
<code>rx_req</code>	<code>rx_dfr</code>	0	0	0	Always asserted on the same clock cycle if a data payload is present, except when a previous data transfer is still in progress. Refer to Figure B-8 on page B-10 .
<code>rx_req</code>	<code>rx_dv</code>	1	1-2	N	Assuming data is sent.
<code>rx_retry</code>	<code>rx_req</code>	1	2	N	<code>rx_req</code> refers to the next transaction request.

Transmit Operation Interface Signals

The transmit interface is established per initialized virtual channel and is based on two independent buses, one for the descriptor phase (`tx_desc[127:0]`) and one for the data phase (`tx_data[63:0]`). Every transaction includes a descriptor. A descriptor is a standard transaction layer packet header as defined by the *PCI Express Base Specification 1.0a, 1.1 or 2.0* with the exception of bits 126 and 127, which indicate the transaction layer packet group as described in the following section. Only transaction layer packets with a normal data payload include one or more data phases.

Transmit Datapath Interface Signals

The IP core assumes that transaction layer packets sent by the application layer are well-formed; the IP core does not detect malformed transaction layer packets sent by the application layer.

Transmit datapath signals can be divided into the following two groups:

- Descriptor phase signals
- Data phase signals



In the following tables, transmit interface signal names suffixed with `<n>` are for virtual channel `<n>`. If the IP core implements additional virtual channels, there are an additional set of signals suffixed with the virtual channel number.

Table B-6 describes the standard TX descriptor phase signals.

Table B-6. Standard TX Descriptor Phase Signals (Part 1 of 2)

Signal	I/O	Description
<code>tx_req<n></code> (1)	I	Transmit request. This signal must be asserted for each request. It is always asserted with the <code>tx_desc[127:0]</code> and must remain asserted until <code>tx_ack</code> is asserted. This signal does not need to be deasserted between back-to-back descriptor packets.
<code>tx_desc<n>[127:0]</code>	I	<p>Transmit descriptor bus. The transmit descriptor bus, bits [127:0] of a transaction, can include a 3 or 4 DWORDS PCI Express transaction header. Bits have the same meaning as a standard transaction layer packet header as defined by the <i>PCI Express Base Specification Revision 1.0a, 1.1 or 2.0</i>. Byte 0 of the header occupies bits [127:120] of the <code>tx_desc</code> bus, byte 1 of the header occupies bits [119:112], and so on, with byte 15 in bits [7:0]. Refer to Appendix A, Transaction Layer Packet (TLP) Header Formats for the header formats.</p> <p>The following bits have special significance:</p> <ul style="list-style-type: none"> ■ <code>tx_desc[2]</code> or <code>tx_desc[34]</code> indicate the alignment of data on <code>tx_data</code>. ■ <code>tx_desc[2]</code> (64-bit address) when 0: The first DWORD is located on <code>tx_data[31:0]</code>. ■ <code>tx_desc[34]</code> (32-bit address) when 0: The first DWORD is located on bits <code>tx_data[31:0]</code>. ■ <code>tx_desc[2]</code> (64-bit address) when 1: The first DWORD is located on bits <code>tx_data[63:32]</code>. ■ <code>tx_desc[34]</code> (32-bit address) when 1: The first DWORD is located on bits <code>tx_data[63:32]</code>.

Table B-6. Standard TX Descriptor Phase Signals (Part 2 of 2)

Signal	I/O	Description
tx_desc<n>[127:0] (cont.)	I	<p>Bit 126 of the descriptor indicates the type of transaction layer packet in transit:</p> <ul style="list-style-type: none"> ■ tx_desc[126] when 0: transaction layer packet without data ■ tx_desc[126] when 1: transaction layer packet with data <p>The following list provides a few examples of bit fields on this bus:</p> <ul style="list-style-type: none"> ■ tx_desc[105:96]: length[9:0] ■ tx_desc[126:125]: fmt[1:0] ■ tx_desc[126:120]: type[4:0]
tx_ack<n>	O	<p>Transmit acknowledge. This signal is asserted for one clock cycle when the IP core acknowledges the descriptor phase requested by the application through the tx_req signal. On the following clock cycle, a new descriptor can be requested for transmission through the tx_req signal (kept asserted) and the tx_desc.</p>

Note to Table B-6:



(1) For all signals, <n> is the virtual channel number which can be 0 or 1.

Table B-7 describes the standard TX data phase signals.

Table B-7. Standard TX Data Phase Signals (Part 1 of 2)

Signal	I/O	Description
tx_dfr<n> (1)	I	<p>Transmit data phase framing. This signal is asserted on the same clock cycle as tx_req to request a data phase (assuming a data phase is needed). This signal must be kept asserted until the clock cycle preceding the last data phase.</p>
tx_dv<n>	I	<p>Transmit data valid. This signal is asserted by the user application interface to signify that the tx_data[63:0] signal is valid. This signal must be asserted on the clock cycle following assertion of tx_dfr until the last data phase of transmission. The IP core accepts data only when this signal is asserted and as long as tx_ws is not asserted.</p> <p>The application interface can rely on the fact that the first data phase never occurs before a descriptor phase is acknowledged (through assertion of tx_ack). However, the first data phase can coincide with assertion of tx_ack if the transaction layer packet header is only 3 DWORDS.</p>
tx_ws<n>	O	<p>Transmit wait states. The IP core uses this signal to insert wait states that prevent data loss. This signal might be used in the following circumstances:</p> <ul style="list-style-type: none"> ■ To give a DLLP transmission priority. ■ To give a high-priority virtual channel or the retry buffer transmission priority when the link is initialized with fewer lanes than are permitted by the link. <p>If the IP core is not ready to acknowledge a descriptor phase (through assertion of tx_ack on the following cycle), it will automatically assert tx_ws to throttle transmission. When tx_dv is not asserted, tx_ws should be ignored.</p>

Table B-7. Standard TX Data Phase Signals (Part 2 of 2)

Signal	I/O	Description
$tx_data\langle n \rangle[63:0]$	I	<p>Transmit data bus. This signal transfers data from the application interface to the link. It is 2 DWORDS wide and is naturally aligned with the address in one of two ways, depending on bit 2 of the transaction layer packet address, which is located on bit 2 or 34 of the tx_desc (depending on the 3 or 4 DWORDS transaction layer packet header bit 125 of the tx_desc signal).</p> <ul style="list-style-type: none"> ■ $tx_desc[2]$ (64-bit address) when 0: The first DWORD is located on $tx_data[31:0]$. ■ $tx_desc[34]$ (32-bit address) when 0: The first DWORD is located on bits $tx_data[31:0]$. ■ $tx_desc[2]$ (64-bit address) when 1: The first DWORD is located on bits $tx_data[63:32]$. ■ $tx_desc[34]$ (32-bit address) when 1: The first DWORD is located on bits $tx_data[63:32]$. <p>This natural alignment allows you to connect the $tx_data[63:0]$ directly to a 64-bit datapath aligned on a QWORD address (in the little endian convention).</p> <p>Figure B-10. Bit 2 is set to 1 (5 DWORDS transaction)</p>  <p>Figure B-11. Bit 2 is set to 0 (5 DWORDS transaction)</p>  <p>The application layer must provide a properly formatted TLP on the TX Data interface. The number of data cycles must be correct for the length and address fields in the header. Issuing a packet with an incorrect number data cycles will result in the TX interface hanging and unable to accept further requests.</p>

Note to Table B-7:

(1) For all signals, $\langle n \rangle$ is the virtual channel number which can be 0 or 1.

Table B-8 describes the advanced data phase signals.

Table B-8. Advanced TX Data Phase Signals

Signal	I/O	Description
tx_cred<n>[65:0] (1)	0	<p>Transmit credit. This signal controls the transmission of transaction layer packets of a particular type by the application layer based on the number of flow control credits available. This signal is optional because the IP core always checks for sufficient credits before acknowledging a request. However, by checking available credits with this signal, the application can improve system performance by dividing a large transaction layer packet into smaller transaction layer packets based on available credits or arbitrating among different types of transaction layer packets by sending a particular transaction layer packet across a virtual channel that advertises available credits. Each data credit is 4 dwords or 16 bytes as per the <i>PCI Express Base Specification</i>. Refer to Table B-9 for the bit details. Once a transaction layer packet is acknowledged by the IP core, the corresponding flow control credits are consumed and this signal is updated 1 clock cycle after assertion of tx_ack.</p> <p>For a component that has received infinite credits at initialization, each field of this signal is set to its highest potential value.</p> <p>For the x1 and x4 IP cores this signal is 22 bits wide with some encoding of the available credits to facilitate the application layer check of available credits. Refer to Table B-9 for details.</p> <p>In the x8 IP core this signal is 66 bits wide and provides the exact number of available credits for each flow control type. Refer to Table B-10 for details.</p> <p>Refer to Table B-9 for the layout of fields in this signal.</p>
tx_err<n>	1	<p>Transmit error. This signal is used to discard or nullify a transaction layer packet, and is asserted for one clock cycle during a data phase. The IP core automatically commits the event to memory and waits for the end of the data phase.</p> <p>Upon assertion of tx_err, the application interface should stop transaction layer packet transmission by deasserting tx_dfr and tx_dv.</p> <p>This signal only applies to transaction layer packets sent to the link (as opposed to transaction layer packets sent to the configuration space). If unused, this signal can be tied to zero. This signal is not available in the x8 IP core.</p>

Note to Table B-8:

(1) For all signals, <n> is the virtual channel number which can be 0 or 1.

Table B-9 shows the bit information for tx_cred<n>[21:0] for the x1 and x4 IP cores.

Table B-9. tx_cred0[21:0] Bits for the x1 and x4 IP cores (Part 1 of 2)

Bits	Value	Description
[0]	<ul style="list-style-type: none"> ■ 0: No credits available ■ 1: Sufficient credit available for at least 1 transaction layer packet 	Posted header.
[9:1]	<ul style="list-style-type: none"> ■ 0: No credits available ■ 1-256: number of credits available ■ 257-511: reserved 	Posted data: 9 bits permit advertisement of 256 credits, which corresponds to 4 KBytes, the maximum payload size.
[10]	<ul style="list-style-type: none"> ■ 0: No credits available ■ 1: Sufficient credit available for at least 1 transaction layer packet 	Non-Posted header.

Table B-9. tx_cred0[21:0] Bits for the x1 and x4 IP cores (Part 2 of 2)

Bits	Value	Description
[11]	<ul style="list-style-type: none"> ■ 0: No credits available ■ 1: Sufficient credit available for at least 1 transaction layer packet 	Non-Posted data.
[12]	<ul style="list-style-type: none"> ■ 0: No credits available ■ 1: Sufficient credit available for at least 1 transaction layer packet 	Completion header.
[21:13]	9 bits permit advertisement of 256 credits, which corresponds to 4 KBytes, the maximum payload size.	Completion data, posted data.

Table B-10 shows the bit information for tx_cred<n>[65:0] for the x8 IP cores.

Table B-10. tx_cred[65:0] Bits for x8 IP core

Bits	Value	Description
tx_cred[7:0]	<ul style="list-style-type: none"> ■ 0-127: Number of credits available ■ >127: No credits available 	Posted header. Ignore this field if the value of posted header credits, tx_cred[60], is set to 1.
tx_cred[19:8]	<ul style="list-style-type: none"> ■ 0-2047: Number of credits available ■ >2047: No credits available 	Posted data. Ignore this field if the value of posted data credits, tx_cred[61], is set to 1.
tx_cred[27:20]	<ul style="list-style-type: none"> ■ 0-127: Number of credits available ■ >127: No credits available 	Non-posted header. Ignore this field if value of non-posted header credits, tx_cred[62], is set to 1.
tx_cred[39:28]	<ul style="list-style-type: none"> ■ 0-2047: Number of credits available ■ >2047: No credits available 	Non-posted data. Ignore this field if value of non-posted data credits, tx_cred[63], is set to 1.
tx_cred[47:40]	<ul style="list-style-type: none"> ■ 0-127: Number of credits available ■ >127: No credits available 	Completion header. Ignore this field if value of CPL header credits, tx_cred[64], is set to 1.
tx_cred[59:48]	<ul style="list-style-type: none"> ■ 0-2047: Number of credits available ■ >2047: No credits available 	Completion data. Ignore this field if value of CPL data credits, tx_cred[65], is set to 1.
tx_cred[60]	<ul style="list-style-type: none"> ■ 0: Posted header credits are not infinite ■ 1: Posted header credits are infinite 	Posted header credits are infinite when set to 1.
tx_cred[61]	<ul style="list-style-type: none"> ■ 0: Posted data credits are not infinite ■ 1: Posted data credits are infinite 	Posted data credits are infinite when set to 1.
tx_cred[62]	<ul style="list-style-type: none"> ■ 0: Non-Posted header credits are not infinite ■ 1: Non-Posted header credits are infinite 	Non-posted header credits are infinite when set to 1.
tx_cred[63]	<ul style="list-style-type: none"> ■ 0: Non-posted data credits are not infinite ■ 1: Non-posted data credits are infinite 	Non-posted data credits are infinite when set to 1.
tx_cred[64]	<ul style="list-style-type: none"> ■ 0: Completion credits are not infinite ■ 1: Completion credits are infinite 	Completion header credits are infinite when set to 1.
tx_cred[65]	<ul style="list-style-type: none"> ■ 0: Completion data credits are not infinite ■ 1: Completion data credits are infinite 	Completion data credits are infinite when set to 1.

Transaction Examples Using Transmit Signals

This section provides the following examples that illustrate how transaction signals interact:

- Ideal Case Transmission
- Transaction Layer Not Ready to Accept Packet
- Possible Wait State Insertion
- Transmit Request Can Remain Asserted Between Transaction Layer Packets
- Priority Given Elsewhere
- Transmit Request Can Remain Asserted Between Transaction Layer Packets
- Multiple Wait States Throttle Data Transmission
- Error Asserted and Transmission Is Nullified

Ideal Case Transmission

In the ideal case, the descriptor and data transfer are independent of each other, and can even happen simultaneously. Refer to [Figure B-12](#). The IP core transmits a completion transaction of eight dwords. Address bit 2 is set to 0.

In clock cycle 4, the first data phase is acknowledged at the same time as transfer of the descriptor.

Figure B-12. TX 64-Bit Completion with Data Transaction of Eight DWORD Waveform





Figure B-13 shows the IP core transmitting a memory write of one DWORD.

Figure B-13. TX Transfer for A Single DWORD Write



Transaction Layer Not Ready to Accept Packet

In this example, the application transmits a 64-bit memory read transaction of six DWORDs. Address bit 2 is set to 0. Refer to Figure B-14.

Data transmission cannot begin if the IP core's transaction layer state machine is still busy transmitting the previous packet, as is the case in this example.

Figure B-14. TX State Machine Is Busy with the Preceding Transaction Layer Packet Waveform





Figure B-15 shows that the application layer must wait to receive an acknowledge before write data can be transferred. Prior to the start of a transaction (for example, `tx_req` being asserted), note that the `tx_ws` signal is set low for the $\times 1$ and $\times 4$ configurations and is set high for the $\times 8$ configuration.

Figure B-15. TX Transaction Layer Not Ready to Accept Packet



Possible Wait State Insertion

If the IP core is not initialized with the maximum potential lanes, data transfer is necessarily hindered. Refer to Figure B-17. The application transmits a 32-bit memory write transaction of 8 dwords. Address bit 2 is set to 0.

In clock cycle three, data transfer can begin immediately as long as the transfer buffer is not full.

In clock cycle five, once the buffer is full and the IP core implements wait states to throttle transmission; four clock cycles are required per transfer instead of one because the IP core is not configured with the maximum possible number of lanes implemented.

Figure B-16 shows how the transaction layer extends the a data phase by asserting the wait state signal.

Figure B-16. TX Transfer with Wait State Inserted for a Single DWORD Write





Figure B-17. TX Signal Activity When IP core Has Fewer than Maximum Potential Lanes Waveform




Transaction Layer Inserts Wait States because of Four Dword Header

In this example, the application transmits a 64-bit memory write transaction. Address bit 2 is set to 1. Refer to Figure B-18. No wait states are inserted during the first two data phases because the IP core implements a small buffer to give maximum performance during transmission of back-to-back transaction layer packets.

In clock cycle 3, the IP core inserts a wait state because the memory write 64-bit transaction layer packet request has a 4-DWORD header. In this case, `tx_dv` could have been sent one clock cycle later.

Figure B-18. TX Inserting Wait States because of 4-DWORD Header Waveform




Priority Given Elsewhere

In this example, the application transmits a 64-bit memory write transaction of 8 DWORDS. Address bit 2 is set to 0. The transmit path has a 3-deep, 64-bit buffer to handle back-to-back transaction layer packets as fast as possible, and it accepts the `tx_desc` and first `tx_data` without delay. Refer to [Figure B-19](#).

In clock cycle five, the IP core asserts `tx_ws` a second time to throttle the flow of data because priority was not given immediately to this virtual channel. Priority was given to either a pending data link layer packet, a configuration completion, or another virtual channel. The `tx_err` is not available in the $\times 8$ IP core.

Figure B-19. TX 64-Bit Memory Write Request Waveform




Transmit Request Can Remain Asserted Between Transaction Layer Packets

In this example, the application transmits a 64-bit memory read transaction followed by a 64-bit memory write transaction. Address bit 2 is set to 0. Refer to [Figure B-20](#).

In clock cycle four, `tx_req` is not deasserted between transaction layer packets.

In clock cycle five, the second transaction layer packet is not immediately acknowledged because of additional overhead associated with a 64-bit address, such as a separate number and an LCRC. This situation leads to an extra clock cycle between two consecutive transaction layer packets.

Figure B-20. TX 64-Bit Memory Read Request Waveform




Multiple Wait States Throttle Data Transmission

In this example, the application transmits a 32-bit memory write transaction. Address bit 2 is set to 0. Refer to [Figure B-21](#). No wait states are inserted during the first two data phases because the IP core implements a small buffer to give maximum performance during transmission of back-to-back transaction layer packets.

In clock cycles 5, 7, 9, and 11, the IP core inserts wait states to throttle the flow of transmission.

Figure B-21. TX Multiple Wait States that Throttle Data Transmission Waveform




Error Asserted and Transmission Is Nullified

In this example, the application transmits a 64-bit memory write transaction of 14 DWORDS. Address bit 2 is set to 0. Refer to [Figure B-22](#).

In clock cycle 12, tx_err is asserted which nullifies transmission of the transaction layer packet on the link. Nullified packets have the LCRC inverted from the calculated value and use the end bad packet (EDB) control character instead of the normal END control character.

Figure B-22. TX Error Assertion Waveform



Completion Interface Signals for Descriptor/Data Interface

Table B-11 describes the signals that comprise the completion interface for the descriptor/data interface.

Table B-11. Completion Interface Signals

Signal	I/O	Description
cpl_err[2:0]	I	<p>Completion error. This signal reports completion errors to the configuration space by pulsing for one cycle. The three types of errors that the application layer must report are:</p> <ul style="list-style-type: none"> ■ cpl_err[0]: Completion timeout error. This signal must be asserted when a master-like interface has performed a non-posted request that never receives a corresponding completion transaction after the 50 ms time-out period. The IP core automatically generates an error message that is sent to the root complex. ■ cpl_err[1]: Completer abort error. This signal must be asserted when a target block cannot process a non-posted request. In this case, the target block generates and sends a completion packet with completer abort (CA) status to the requestor and then asserts this error signal to the IP core. The block automatically generates the error message and sends it to the root complex. ■ cpl_err[2]: Unexpected completion error. This signal must be asserted when a master block detects an unexpected completion transaction, for example, if no completion resource is waiting for a specific packet. <p>For $\times 1$ and $\times 4$ the wrapper output is a 7-bit signal with the following format: {3'h0, cpl_err[2:0], 1'b0}</p>
cpl_pending	I	<p>Completion pending. The application layer must assert this signal when a master block is waiting for completion, for example, when a transaction is pending. If this signal is asserted and low power mode is requested, the IP core waits for the deassertion of this signal before transitioning into low-power state.</p>

Table B-11. Completion Interface Signals

Signal	I/O	Description
ko_cpl_spc_vc<n>[19:0] (1)	0	<p>This static signal reflects the amount of RX buffer space reserved for completion headers and data. It provides the same information as is shown in the RX buffer space allocation table of the MegaWizard interface Buffer Setup page (refer to “Buffer Setup” on page 3-10). The bit field assignments for this signal are:</p> <ul style="list-style-type: none"> ■ ko_cpl_spc_vc<n>[7:0]: Number of completion headers that can be stored in the RX buffer. ■ ko_cpl_spc_vc<n>[19:8]: Number of 16-byte completion data segments that can be stored in the RX buffer. <p>The application layer logic is responsible for making sure that the completion buffer space does not overflow. It needs to limit the number and size of non-posted requests outstanding to ensure this. (2)</p>

Notes to Table B-11:

- (1) where <n> is 0 - 3 for the x1 and x4 cores, and 0 - 1 for the x8 core
- (2) Receive Buffer size consideration: The receive buffer size is variable for the PCIe soft IP variations and fixed to 16 KByte per VC for the hard IP variation. The RX Buffer size is set to accommodate optimum throughput of the PCIe link. The receive buffer collects all incoming TLPs from the PCIe link which consists of posted or non-posted TLPs. When configured as an endpoint, the PCI Express credit advertising mechanism prevents the RX Buffer from overflowing for all TLP packets except incoming completion TLP packets because the endpoint variation advertises infinite credits for completion, per the *PCI Express Base Specification Revision 1.1 or 2.0*.

Therefore for endpoint variations, there could be some rare TLP completion sequences which could lead to a RX Buffer overflow. For example, a sequence of 3 dword completion TLP using a qword aligned address would require 6 dwords of elapsed time to be written in the RX buffer: 3 dwords for the TLP header, 1 dword for the TLP data, plus 2 dwords of PHY MAC and data link layer overhead. When using the Avalon-ST 128-bit interface, reading this TLP from the RX Buffer requires 8 dwords of elapsed time. Therefore, theoretically, if such completion TLPs are sent back-to-back, without any gap introduced by DLLP, update FC or a skip character, the RX Buffer will overflow because the read frequency does not offset the write frequency. This is certainly an extreme case and in practicalities such a sequence has a very low probability of occurring. However, to ensure that the RX buffer never overflows with completion TLPs, Altera recommended building a circuit in the application layer which arbitrates the upstream memory read request TLP based on the available space in the completion buffer.

Incremental Compile Module for Descriptor/Data Examples

When the descriptor/data PCI Express IP core is generated, the example designs are generated with an Incremental Compile Module. This module facilitates timing closure using Quartus II incremental compilation and is provided for backward compatibility only. The ICM facilitates incremental compilation by providing a fully registered interface between the user application and the PCI Express transaction layer. (Refer to [Figure B-23](#)) With the ICM, you can lock down the placement and routing of the PCI Express IP core to preserve timing while changes are made to your application. Altera provides the ICM as clear text to allow its customization if required.



 The ICM is provided for backward compatibility only. New designs using the Avalon-ST interface should use the Avalon-ST PCI Express MegaCore instead.

Figure B-23. Design Example with ICM



ICM Features

The ICM provides the following features:

- A fully registered boundary to the application to support design partitioning for incremental compilation
- An Avalon-ST protocol interface for the application at the RX, TX, and interrupt (MSI) interfaces for designs using the Avalon-ST interface
- Optional filters and ACK's for PCI Express message packets received from the transaction layer
- Maintains packet ordering between the TX and MSI Avalon-ST interfaces
- TX bypassing of non-posted PCI Express packets for deadlock prevention


ICM Functional Description

This section describes details of the ICM within the following topics:

- "[<variation_name>_icm Partition](#)"
- "[ICM Block Diagram](#)"
- "[ICM Files](#)"
- "[ICM Application-Side Interface](#)"

<variation_name>_icm Partition

When you generate a PCI Express IP core, the MegaWizard produces module, <variation_name>_icm in the subdirectory <variation_name>_examples\common\incremental_compile_module, as a wrapper file that contains the IP core and the ICM module. (Refer to [Figure B-23](#).) Your application connects to this wrapper file. The wrapper interface resembles the PCI Express IP core interface, but replaces it with an Avalon-ST interface. (Refer to [Table B-12](#).)

 The wrapper interface omits some signals from the IP core to maximize circuit optimization across the partition boundary. However, all of the IP core signals are still available on the IP core instance and can be wired to the wrapper interface by editing the <variation_name>_icm file as required.

By setting this wrapper module as a design partition, you can preserve timing of the IP core using the incremental synthesis flow.

[Table B-12](#) describes the <variation_name>_icm interfaces.

Table B-12. <variation_name>_icm Interface Descriptions

Signal Group	Description
Transmit Datapath	ICM Avalon-ST TX interface. These signals include tx_stream_valid0, tx_stream_data0, tx_stream_ready0, tx_stream_cred0, and tx_stream_mask0. Refer to Table B-15 on page B-33 for details.
Receive Datapath	ICM interface. These signals include rx_stream_valid0, rx_stream_data0, rx_stream_ready0, and rx_stream_mask0. Refer to Table B-14 on page B-32 for details.
Configuration ()	Part of ICM sideband interface. These signals include cfg_busdev_icm, cfg_devcsr_icm, and cfg_linkcsr_icm.
Completion interfaces	Part of ICM sideband interface. These signals include cpl_pending_icm, cpl_err_icm, pex_msi_num_icm, and app_int_sts_icm. Refer to Table B-17 on page B-36 for details.
Interrupt	ICM Avalon-ST MSI interface. These signals include msi_stream_valid0, msi_stream_data0, and msi_stream_ready0. Refer to Table B-16 on page B-35 for details.
Test Interface	Part of ICM sideband signals; includes test_out_icm. Refer to Table B-17 on page B-36 for details.
Global Interface	IP core signals; includes refclk, clk125_in, clk125_out, npor, srst, crst, ls_exit, hotrst_exit, and dlup_exit. Refer to Chapter 5, IP Core Interfaces for details.
PIPE Interface	IP core signals; includes tx, rx, pipe_mode, txdata0_ext, txdatak0_ext, txdetectrx0_ext, txelecidle0_ext, txcompliance0_ext, rxpolarity0_ext, powerdown0_ext, rxdata0_ext, rxdatak0_ext, rxvalid0_ext, phystatus0_ext, rxelecidle0_ext, rxstatus0_ext, txdata0_ext, txdatak0_ext, txdetectrx0_ext, txelecidle0_ext, txcompliance0_ext, rxpolarity0_ext, powerdown0_ext, rxdata0_ext, rxdatak0_ext, rxvalid0_ext, phystatus0_ext, rxelecidle0_ext, and rxstatus0_ext. Refer Chapter 5, IP Core Interfaces for details.
Maximum Completion Space Signals	This signal is ko_cpl_spc_vc<n>, and is not available at the <variation_name>_icm ports (). Instead, this static signal is regenerated for the user in the <variation_name>_example_pipen1b module.


Note to Table B-12:

- (1) Cfg_tevcmmap is available from the ICM module, but not wired to the <variation_name>_icm ports. Refer to [Table B-17 on page B-36](#) for details.

ICM Block Diagram

Figure B-24 shows the ICM block diagram.

Figure B-24. ICM Block Diagram



The ICM comprises four main sections:

- “RX Datapath”
- “TX Datapath”
- “MSI Datapath”
- “Sideband Datapath”

All signals between the PCI Express IP core and the user application are registered by the ICM. The design example implements the ICM interface with one virtual channel. For multiple virtual channels, duplicate the RX and TX Avalon-ST interfaces for each virtual channel.

RX Datapath

The RX datapath contains the RX boundary registers (for incremental compile) and a bridge to transport data from the PCI Express IP core interface to the Avalon-ST interface. The bridge autonomously acks all packets received from the PCI Express IP core. For simplicity, the `rx_abort` and `rx_retry` features of the IP core are not used, and `RX_mask` is loosely supported. (Refer to [Table B-14 on page B-32](#) for further details.) The RX datapath also provides an optional message-dropping feature that is enabled by default. The feature acknowledges PCI Express message packets from the PCI Express IP core, but does not pass them to the user application. The user can optionally allow messages to pass to the application by setting the `DROP_MESSAGE` parameter in `altpcierrd_icm_rxbridge.v` to `1'b0`. The latency through the ICM RX datapath is approximately four clock cycles.

TX Datapath

The TX datapath contains the TX boundary registers (for incremental compile) and a bridge to transport data from the Avalon-ST interface to the PCI Express IP core interface. A data FIFO buffers the Avalon-ST data from the user application until the PCI Express IP core accepts it. The TX datapath also implements an NPBypass function for deadlock prevention. When the PCI Express IP core runs out of non-posted (NP) credits, the ICM allows completions and posted requests to bypass NP requests until credits become available. The ICM handles any NP requests pending in the ICM when credits run out and asserts the `tx_mask` signal to the user application to indicate that it should stop sending NP requests. The latency through the ICM TX datapath is approximately five clock cycles.

MSI Datapath

The MSI datapath contains the MSI boundary registers (for incremental compile) and a bridge to transport data from the Avalon-ST interface to the PCI Express IP core interface. The ICM maintains packet ordering between the TX and MSI datapaths. In this design example, the MSI interface supports low-bandwidth MSI requests. For example, not more than one MSI request can coincide with a single TX packet. The MSI interface assumes that the MSI function in the PCI Express IP core is enabled. For other applications, you may need to modify this module to include internal buffering, MSI-throttling at the application, and so on.

Sideband Datapath

The sideband interface contains boundary registers for non-timing critical signals such as configuration signals. (Refer to [Table B-17 on page B-36](#) for details.)

ICM Files

This section lists and briefly describes the ICM files. The PCI Express MegaWizard generates all these ICM files placing them in the

`<variation name>_examples\common\incremental_compile_module` folder.

When using the Quartus II software, include the files listed in [Table B-13](#) in your design:

Table B-13. ICM Files

Filename	Description
altpcierrd_icm_top.v or altpcierrd_icm_top.vhd	This is the top-level module for the ICM instance. It contains all of the following modules listed below in column 1.
altpcierrd_icm_rx.v or altpcierrd_icm_rx.vhd	This module contains the ICM RX datapath. It instantiates the altpcierrd_icm_rxbridge and an interface FIFO.
altpcierrd_icm_rxbridge.v or altpcierrd_icm_rxbridge.vhd	This module implements the bridging required to connect the application's interface to the PCI Express transaction layer.
altpcierrd_icm_tx.v or altpcierrd_icm_tx.vhd	This module contains the ICM TX and MSI datapaths. It instantiates the altpcierrd_icm_msibridge , altpcierrd_icm_txbridge_withbypass , and interface FIFOs.
altpcierrd_icm_msibridge.v or altpcierrd_icm_msibridge.vhd	This module implements the bridging required to connect the application's Avalon-ST MSI interface to the PCI Express transaction layer.
altpcierrd_icm_txbridge_withbypass.v or altpcierrd_icm_txbridge_withbypass.vhd	This module instantiates the altpcierrd_icm_txbridge and altpcierrd_icm_tx_pktordering modules.
altpcierrd_icm_txbridge.v or altpcierrd_icm_txbridge.vhd	This module implements the bridging required to connect the application's Avalon-ST TX interface to the IP core's TX interface.
altpcierrd_icm_tx_pktordering.v or altpcierrd_icm_tx_pktordering.vhd	This module contains the NP-Bypass function. It instantiates the npbypass FIFO and altpcierrd_icm_npbypassctl .
altpcierrd_icm_npbypassctl.v or altpcierrd_icm_npbypassctl.vhd	This module controls whether a Non-Posted PCI Express request is forwarded to the IP core or held in a bypass FIFO until the IP core has enough credits to accept it. Arbitration is based on the available non-posted header and data credits indicated by the IP core.
altpcierrd_icm_sideband.v or altpcierrd_icm_sideband.vhd	This module implements incremental-compile boundary registers for the non-timing critical sideband signals to and from the IP core.
altpcierrd_icm_fifo.v or altpcierrd_icm_fifo.vhd	This is a MegaWizard-generated RAM-based FIFO.
altpcierrd_icm_fifo_lkahd.v or altpcierrd_icm_fifo_lkahd.vhd	This is a MegaWizard-generated RAM-based look-ahead FIFO.
altpcierrd_icm_defines.v or altpcierrd_icm_defines.vhd	This file contains global <code>define</code> 's used by the Verilog ICM modules.

ICM Application-Side Interface

Tables and timing diagrams in this section describe the following application-side interfaces of the ICM:

- RX ports
- TX ports
- MSI port
- Sideband interface


RX Ports

Table B-14 describes the application-side ICM RX signals.

Table B-14. Application-Side RX Signals

Signal	Bits	Subsignals	Description
Interface Signals			
rx_st_valid0			Clocks rx_st_data into the application. The application must accept the data when rx_st_valid is high.
rx_st_data0	[81:74]	Byte Enable bits	Byte-enable bits. These are valid on the data (3rd to last) cycles of the packet.
	[73]	rx_sop_flag	When asserted, indicates that this is the first cycle of the packet.
	[72]	rx_eop_flag	When asserted, indicates that this is the last cycle of the packet.
	[71:64]	Bar bits	BAR bits. These are valid on the 2nd cycle of the packet.
	[63:0]	rx_desc/rx_data	Multiplexed rx_desc/rx_data bus 1st cycle – rx_desc0[127:64] 2nd cycle – rx_desc0[63:0] 3rd cycle – rx_data0 (if any) Refer to Table B-1 on page B-3 for information on rx_desc0 and rx_data0.
rx_st_ready0			The application asserts this signal to indicate that it can accept more data. The ICM responds 3 cycles later by deasserting rx_st_valid.
Other RX Interface Signals			
rx_stream_mask0			Application asserts this to tell the IP core to stop sending non-posted requests to the ICM. Note: This does not affect non-posted requests that the IP core already passed to the ICM.

Figure B-25 shows the application-side RX interface timing diagram.

Figure B-25. RX Interface Timing Diagram

TX Ports

Table B-15 describes the application-side TX signals.

Table B-15. Application-Side TX Signals

Signal	Bit	Subsignals	Description
Avalon-ST TX Interface Signals			
tx_st_valid0			Clocks tx_st_data0 into the ICM. The ICM accepts data when tx_st_valid0 is high.
tx_st_data0	63:0	tx_desc/tx_data	Multiplexed tx_desc0/tx_data0 bus. 1st cycle – tx_desc0[127:64] 2nd cycle – tx_desc0[63:0] 3rd cycle – tx_data0 (if any) Refer to for information on Table B-6 on page B-12 tx_desc0 and tx_data0.
	71:64		Unused bits
	72	tx_eop_flag	Asserts on the last cycle of the packet
	73	tx_sop_flag	Asserts on the 1st cycle of the packet
	74	tx_err	Same as IP core definition. Refer to Table B-8 on page B-15 for more information.
tx_st_ready0			The ICM asserts this signal when it can accept more data. The ICM deasserts this signal to throttle the data. When the ICM deasserts this signal, the user application must also deassert tx_st_valid0 within 3 clk cycles.
Other TX Interface Signals			
tx_stream_cred0	65:0		Available credits in IP core (credit limit minus credits consumed). This signal corresponds to tx_cred0 from the PCI Express IP core delayed by one system clock cycle. This information can be used by the application to send packets based on available credits. Note that this signal does not account for credits consumed in the ICM. Refer to Table B-8 on page B-15 for information on tx_cred0.
tx_stream_mask0			Asserted by ICM to throttle Non-Posted requests from application. When set, application should stop issuing Non-Posted requests in order to prevent head-of-line blocking.


Recommended Incremental Compilation Flow

When using the incremental compilation flow, Altera recommends that you include a fully registered boundary on your application. By registering signals, you reserve the entire timing budget between the application and PCI Express IP core for routing.



Refer to [Quartus II Incremental Compilation for Hierarchical and Team-Based Design](#) in volume 1 of the *Quartus II Handbook*.

The following is a suggested incremental compile flow. The instructions cover incremental compilation for both the Avalon-ST and the descriptor/data interfaces.

 Altera recommends disabling the OpenCore Plus feature when compiling with this flow. (On the Assignments menu, click **Settings**. Under **Compilation Process Settings**, click **More Settings**. Under **Disable OpenCore Plus hardware evaluation** select **On**.)

1. Open a Quartus II project.
2. To run initial logic synthesis on your top-level design, on the Processing menu, point to **Start**, and then click **Start Analysis & Synthesis**. The design hierarchy appears in the Project Navigator.
3. Perform one of the following steps:
 - a. For Avalon-ST designs, in the Project Navigator, expand the `<variation_name>_icm` module as follows: `<variation_name>_example_top -> <variation_name>_example_pipen1b:core -> <variation_name>:epmap` and click **Set as Design Partition**.
 - b. For descriptor/data interface designs, in the **Project Navigator**, expand the `<variation_name>_icm` module as follows: `<variation_name>_example_top -> <variation_name>_example_pipen1b:core -> <variation_name>_icm:icm_epmap`. Right-click `<variation_name>_icm` and click **Set as Design Partition**.
4. On the Assignments menu, click **Design Partitions Window**. The design partition, `Partition_<variation_name>_` or `Partition_<variation_name>_icm` for descriptor/data designs, appears. Under **Netlist Type**, right-click and click **Post-Synthesis**.
5. To turn on incremental compilation, follow these steps:
 - a. On the Assignments menu, click **Settings**.
 - b. In the **Category** list, expand **Compilation Process Settings**.
 - c. Click **Incremental Compilation**.
 - d. Under **Incremental Compilation**, select **Full incremental compilation**.
6. To run a full compilation, on the Processing menu, click **Start Compilation**. Run Design Space Explorer (DSE) if required to achieve timing requirements. (On the Tools menu, click **Launch Design Space Explorer**.)
7. After timing is met, you can preserve the timing of the partition in subsequent compilations by using the following procedure:
 - a. On the Assignments menu, click **Design Partition Window**.
 - b. Under the **Netlist Type** for the **Top** design partition, double-click to select **Post-Fit**.
 - c. Right-click **Partition Name** column to bring up additional design partition options and select **Fitter Preservation Level**.
 - d. Under **Fitter Preservation level** and double-click to select **Placement And Routing**.


 Information for the partition netlist is saved in the **db** folder. Do not delete this folder.

Figure B-26 shows the application-side TX interface timing diagram.

Figure B-26. TX Interface Timing Diagram





Table B-16 describes the MSI TX signals.

Table B-16. MSI TX Signals

Signal	Bit	Subsignals	Description
msi_stream_valid0			Clocks msi_st_data into the ICM.
msi_stream_data0	63:8		msi data.
	7:5		Corresponds to the app_msi_tc signal on the IP core. Refer to Table 5-9 on page 5-29 for more information.
	4:0		Corresponds to the app_msi_num signal on the IP core. Refer to Table 5-9 on page 5-29 for more information.
msi_stream_ready0			The ICM asserts this signal when it can accept more MSI requests. When deasserted, the application must deassert msi_st_valid within 3 CLK cycles.

Figure B-27 shows the application-side MSI interface timing diagram.

Figure B-27. MSI Interface Timing Diagram



Sideband Interface

Table B-17 describes the application-side sideband signals.

Table B-17. Sideband Signals

Signal	Bit	Description
app_int_sts_icm	—	Same as app_int_sts on the IP core interface. ICM delays this signal by one clock. (3)
cfg_busdev_icm	—	Delayed version of cfg_busdev on the IP core interface. (2)
cfg_devcsr_icm	—	Delayed version of cfg_devcsr on the IP core interface. (2)
cfg_linkcsr_icm	—	Delayed version of cfg_linkcsr on IP core interface. ICM delays this signal by one clock. (2)
cfg_tvcmap_icm	—	Delayed version of cfg_tvcmap on IP core interface. (2)
cpl_err_icm	—	Same as cpl_err_icm on IP core interface (1). ICM delays this signal by one clock.
pex_msi_num_icm	—	Same as pex_msi_num on IP core interface (3). ICM delays this signal by one clock.
cpl_pending_icm	—	Same as cpl_pending on IP core interface (1). ICM delays this signal by one clock.
app_int_sts_ack_icm	—	Delayed version of app_int_sts_ack on IP core interface. ICM delays this by one clock. This signal applies to the x1 and x4 IP cores only. In x8, this signal is tied low.
cfg_msicsr_icm	—	Delayed version of cfg_msicsr on the IP core interface. ICM delays this signal by one clock.
test_out_icm	[8:0]	This is a subset of test_out signals from the IP core. Refer to Appendix B for a description of test_out.
	[4:0]	“Itssm_r” debug signal. Delayed version of test_out[4:0] on x8 IP core interface. Delayed version of test_out[324:320] on x4/ x1 IP core interface.
	[8:5]	“lane_act” debug signal. Delayed version of test_out[91:88] on x8 IP core interface. Delayed version of test_out[411:408] on x4/ x1 IP core interface.

Notes to Table B-17:

- (1) Refer to Table B-11 on page B-25f or more information.
- (2) Refer to Table 5-17 on page 5-39 for more information.
- (3) Refer to Table 5-9 on page 5-29 for more information.

The following sections show the resource utilization for the soft IP implementation of the PCI Express IP Core. It includes performance and resource utilization numbers for the following application interfaces:

- Avalon-ST Interface
- Avalon-MM Interface
- Avalon-MM Interface



Refer to [Performance and Resource Utilization](#) in [Chapter 1, Datasheet](#) for performance and resource utilization of the hard IP implementation.

Avalon-ST Interface

This section provides performance and resource utilization for the soft IP implementation of following device families:

- Arria GX Devices
- Arria II GX Devices
- Stratix II GX Devices
- Stratix III Family
- Stratix IV Family

Arria GX Devices

Table C-1 shows the typical expected performance and resource utilization of Arria GX (EP1AGX60DF780C6) devices for different parameters with a maximum payload of 256 bytes using the Quartus II software, version 10.1.

Table C-1. Performance and Resource Utilization, Avalon-ST Interface–Arria GX Devices
(Note 1)

Parameters			Size			
×1/ ×4	Internal Clock (MHz)	Virtual Channel	Combinational ALUTs	Logic Registers	Memory Blocks	
					M512	M4K
×1	125	1	5900	4100	2	13
×1	125	2	7400	5300	3	17
×4	125	1	7400	5100	6	17
×4	125	2	9000	6200	7	25

Note to Table C-1:

(1) This configuration only supports Gen1.

Arria II GX Devices

Table C-2 shows the typical expected performance and resource utilization of Arria II GX (EP2AGX125EF35C4) devices for different parameters with a maximum payload of 256 bytes using the Quartus II software, version 10.1.

Table C-2. Performance and Resource Utilization, Avalon-ST Interface–Arria GX Devices
(Note 1)

Parameters			Size		
×1/ ×4	Internal Clock (MHz)	Virtual Channel	Combinational ALUTs	Logic Registers	M9K
×1	125	1	5300	4000	9
×1	125	2	6800	5200	14
×4	125	1	6900	5000	11
×4	125	2	8400	6200	18

Note to Table C-1:

(1) This configuration only supports Gen1.

Stratix II GX Devices

Table C-3 shows the typical expected performance and resource utilization of Stratix II and Stratix II GX (EP2SGX130GF1508C3) devices for a maximum payload of 256 bytes for devices with different parameters, using the Quartus II software, version 10.1.

Table C-3. Performance and Resource Utilization, Avalon-ST Interface - Stratix II and Stratix II GX Devices

Parameters			Size			
×1/ ×4 ×8	Internal Clock (MHz)	Virtual Channels	Combinational ALUTs	Logic Registers	Memory Blocks	
					M512	M4K
×1	125	1	5400	4000	2	13
×1	125	2	7000	5200	3	19
×4	125	1	6900	4900	6	17
×4	125	2	8500	6100	7	27
×8	250	1	6300	5900	10	15
×8	250	2	7600	7000	10	23

Stratix III Family

Table C-4 shows the typical expected performance and resource utilization of Stratix III (EP3SL200F1152C2) devices for a maximum payload of 256 bytes with different parameters, using the Quartus II software, version 10.1.

Table C-4. Performance and Resource Utilization, Avalon-ST Interface - Stratix III Family

Parameters			Size			
×1/ ×4	Internal Clock (MHz)	Virtual Channels	Combinational ALUTs	Logic Registers	M9K Memory Blocks	M144K Memory Blocks
×1	125	1	5300	4500	5	0
×1	125	2	6800	5900	9	0
×1 (1)	62.5	1	5500	4800	5	0
×1 (2)	62.5	2	6800	6000	11	1
×4	125	1	7000	5300	8	0
×4	125	2	8500	6500	15	0

Note to Table C-4:

- (1) C4 device used.
- (2) C3 device used.

Stratix IV Family

Table C-5 shows the typical expected performance and resource utilization of Stratix IV GX (EP3SGX290FH29C2X) devices for a maximum payload of 256 bytes with different parameters, using the Quartus II software, version 10.1.

Table C-5. Performance and Resource Utilization, Avalon-ST Interface - Stratix IV Family

Parameters			Size			
×1/ ×4	Internal Clock (MHz)	Virtual Channels	Combinational ALUTs	Logic Registers	M9K Memory Blocks	M144K
×1	125	1	5500	4100	9	0
×1	125	2	6900	5200	14	0
×4	125	1	7100	5100	10	1
×4	125	2	8500	6200	18	0

Avalon-MM Interface

This section tabulates the typical expected performance and resource utilization for the soft IP implementation for various parameters when using the SOPC Builder design flow to create a design with an Avalon-MM interface and the following parameter settings:

- On the **Buffer Setup** page, for ×1, ×4 configurations:
 - **Maximum payload size** set to **256 Bytes** unless specified otherwise
 - **Desired performance for received requests** and **Desired performance for completions** set to **Medium** unless specified otherwise

- 16 Tags

Size and performance tables appear here for the following device families:

- Arria GX Devices
- Cyclone III Family
- Stratix II GX Devices
- Stratix III Family
- Stratix IV Family

Arria GX Devices

Table C-6 shows the typical expected performance and resource utilization of Arria GX (EP1AGX60CF780C6) devices for a maximum payload of 256 bytes with different parameters, using the Quartus II software, version 10.1.

Table C-6. Performance and Resource Utilization, Avalon-MM Interface - Arria GX Devices
(Note 1)

Parameters			Size			
×1/ ×4	Internal Clock (MHz)	Virtual Channels	Combinational ALUTs	Logic Registers	Memory Blocks	
					M512	M4K
×1	125	1	6600	5000	3	32
×4	125	1	8200	5900	7	62 (35)

Note to Table C-6:

- (1) These numbers are preliminary.

It may be difficult to achieve 125 MHz frequency in complex designs that target the Arria GX device. Altera recommends the following strategies to achieve timing:

- Use separate clock domains for the Avalon-MM and PCI Express modules
- Set the Quartus II Analysis & Synthesis Settings **Optimization Technique** to **Speed**
- Add non-bursting pipeline bridges to the Avalon-MM master ports
- Use Quartus II seed sweeping methodology

Cyclone III Family

Table C-7 shows the typical expected performance and resource utilization of Cyclone III (EP3C80F780C6) devices for a maximum payload of 256 bytes with different parameters, using the Quartus II software, version 10.1

Table C-7. Performance and Resource Utilization, Avalon-MM Interface - Cyclone III Family

Parameters		Size		
×1/ ×4	Internal Clock (MHz)	Logic Elements	Dedicated Registers	M9K Memory Blocks
×1	125	10300	4500	27
×1 (1)	62.5	10800	4800	32

Table C-7. Performance and Resource Utilization, Avalon-MM Interface - Cyclone III Family

Parameters		Size		
×1/ ×4	Internal Clock (MHz)	Logic Elements	Dedicated Registers	M9K Memory Blocks
×4	125	12700	5400	37

Note to Table C-7:

(1) Maximum payload of 128 bytes. C8 device used.

Stratix II GX Devices

Table C-8 shows the typical expected performance and resource utilization of Stratix II and Stratix II GX (EP2SGX130GF1508C3) devices for a maximum payload of 256 bytes with different parameters, using the Quartus II software, version 10.1.

Table C-8. Performance and Resource Utilization, Avalon-MM Interface - Stratix II GX Devices

Parameters		Size			
×1/ ×4	Internal Clock (MHz)	Combinational ALUTs	Dedicated Registers	Memory Blocks	
				M512	M4K
×1	125	6600	5000	2	33
×4	125	8100	5800	7	32

Stratix III Family

Table C-9 shows the typical expected performance and resource utilization of Stratix III (EP3SL200F1152C2) devices for a maximum payload of 256 bytes with different parameters, using the Quartus II software, version 10.1.

Table C-9. Performance and Resource Utilization, Avalon-MM Interface - Stratix III Family

Parameters		Size		
×1/ ×4	Internal Clock (MHz)	Combinational ALUTs	Dedicated Registers	M9K Memory Blocks
×1	125	6900	5200	17
×1 (1)	62.5	7100	5500	22
×4	125	8700	6500	17

Note to Table C-4:

(1) C4 device used.

Stratix IV Family

Table C-10 shows the typical expected performance and resource utilization of Stratix IV (EP4SGX230KF40C2) devices for a maximum payload of 256 bytes with different parameters, using the Quartus II software, version 10.1.

Table C-10. Performance and Resource Utilization, Avalon-MM Interface - Stratix IV Family

Parameters		Size		
×1/ ×4	Internal Clock (MHz)	Combinational ALUTs	Dedicated Registers	M9K Memory Blocks
×1	125	6800	4700	25
×4	125	8300	5600	25

Descriptor/Data Interface

This section tabulates the typical expected performance and resource utilization of the listed device families for various parameters when using the MegaWizard Plug-In Manager design flow using the descriptor/data interface, with the OpenCore Plus evaluation feature disabled and the following parameter settings:

- On the **Buffer Setup** page, for ×1, ×4, and ×8 configurations:
 - **Maximum payload size** set to **256 Bytes** unless specified otherwise.
 - **Desired performance for received requests** and **Desired performance for completions** both set to **Medium** unless specified otherwise.
- On the **Capabilities** page, the number of **Tags supported** set to **16** for all configurations unless specified otherwise.

Size and performance tables appear here for the following device families:

- [Arria GX Devices](#)
- [Cyclone III Family](#)
- [Stratix II GX Devices](#)
- [Stratix III Family](#)
- [Stratix IV Family](#)

Arria GX Devices

Table C-11 shows the typical expected performance and resource utilization of Arria GX (EP1AGX60DF780C6) devices for a maximum payload of 256 bytes with different parameters, using the Quartus II software, version 10.1.

Table C-11. Performance and Resource Utilization, Descriptor/Data Interface - Arria GX Devices

Parameters			Size			
×1/ ×4	Internal Clock (MHz)	Virtual Channels	Combinational ALUTs	Logic Registers	Memory Blocks	
					M512	M4K
×1	125	1	5200	3600	1	21
×1	125	2	6400	4400	2	13
×4	125	1	6800	4600	6	12
×4	125	2	8210	5400	6	19

Cyclone III Family

Table C-12 shows the typical expected performance and resource utilization of Cyclone III (EP3C80F780C6) devices for different parameters, using the Quartus II software, version 10.1.

Table C-12. Performance and Resource Utilization, Descriptor/Data Interface - Cyclone III Family

Parameters			Size		
×1/ ×4	Internal Clock (MHz)	Virtual Channels	Logic Elements	Dedicated Registers	M9K Memory Blocks
×1	125	1	8200	3600	6
×1	125	2	10100	4500	9
×1 (1)	62.5	1	8500	3800	25
×1	62.5	2	10200	4600	28
×4	125	1	10500	4500	12
×4	125	2	122000	5300	17

Note to Table C-12:

- (1) **Max payload** set to 128 bytes, the number of **Tags supported** set to 4, and **Desired performance for received requests** and **Desired performance for completions** both set to **Low**.

Stratix II GX Devices

Table C-13 shows the typical expected performance and resource utilization of the Stratix II and Stratix II GX (EP2SGX130GF1508C3) devices for a maximum payload of 256 bytes with different parameters, using the Quartus II software, version 10.1.

Table C-13. Performance and Resource Utilization, Descriptor/Data Interface - Stratix II and Stratix II GX Devices

Parameters			Size			
×1/ ×4	Internal Clock (MHz)	Virtual Channels	Combinational ALUTs	Logic Registers	Memory Blocks	
					M512	M4K
×1	125	1	5000	3500	1	9
×1	125	2	6200	4400	2	13
×4	125	1	6600	4500	5	13
×4	125	2	7600	5300	6	21
×8	250	1	6200	5600	10	16
×8	250	2	6900	6200	8	16

Stratix III Family

Table C-14 shows the typical expected performance and resource utilization of Stratix III (EP3SL200F1152C2) devices for a maximum payload of 256 bytes with different parameters, using the Quartus II software, version 10.1.

Table C-14. Performance and Resource Utilization, Descriptor/Data Interface - Stratix III Family

Parameters			Size		
×1/ ×4	Internal Clock (MHz)	Virtual Channels	Combinational ALUTs	Dedicated Registers	M9K Memory Blocks
×1	125	1	5100	3800	3
×1	125	2	6200	4600	7
×1 (1)	62.5	1	5300	3900	8
×1 (2)	62.5	2	6200	4800	7
×4	125	1	6700	4500	9
×4	125	2	7700	5300	12

Notes to Table C-14:

- (1) C4 device used.
- (2) C3 device used.

Stratix IV Family

Table C-15 shows the typical expected performance and resource utilization of Stratix IV (EP4SGX290FH29C2X) devices for a maximum payload of 256 bytes with different parameters, using the Quartus II software, version 10.1.

Table C-15. Performance and Resource Utilization, Descriptor/Data Interface - Stratix IV Family

Parameters			Size		
x1/ x4	Internal Clock (MHz)	Virtual Channels	Combinational ALUTs	Dedicated Registers	M9K Memory Blocks
x1	125	1	5200	3600	5
x1	125	2	6200	4400	8
x4	125	1	6800	4600	7
x4	125	2	7900	5500	10

This chapter provides additional information about the document and Altera.

Revision History

The table below displays the revision history for the chapters in this User Guide.

Date	Version	Changes Made
December 2010	10.1	<ul style="list-style-type: none"> ■ Added support for the following new features in Stratix V devices: <ul style="list-style-type: none"> ■ 256-bit interface ■ Simulation support ■ Added support for soft IP implementation of PCI Express IP core in Cyclone IV GX with Avalon-ST interface ■ Added support for Arria II GZ with Avalon-ST interface ■ Revised description of reset logic to reflect changes in the implementation. Added new free running <code>fixedclk</code>, <code>busy_reconfig_altgxb_reconfig</code>, and <code>reset_reconfig_altgxb_reconfig</code> signals to hard IP implementation in Arria II GX, Arria II GZ, Cyclone IV GX, HardCopy IV GX, and Stratix IV GX devices. ■ Added CBB module to testbench to provide push button access for CBB testing ■ The ECC error signals, <code>derr_*</code>, <code>r2c_err0</code>, and <code>rx_st_err<0></code> are not available in the hard IP implementation of the PCI Express IP core for Arria II GX devices. ■ Corrected Type field of the Configuration Write header in Table A-13 on page A-4. The value should be 5'b00101, not 5'b00010. ■ Improved description of <code>AVL_IRQ_INPUT_VECTOR</code> in Table 6-13 on page 6-7. ■ Corrected size of <code>tx_cred</code> signal for soft IP implementation in Figure 5-3 on page 5-4. It is 36 bits, not 22 bits. ■ Clarified behavior of the <code>rx_st_valid</code> signal in the hard IP implementation of Arria II GX, Cyclone IV GX, HardCopy, and Stratix IV GX devices in Figure 5-2 on page 5-3. ■ Added fact that <code>tx_st_err</code> is not available for packets that are 1 or 2 cycles long in Table 5-4 on page 5-13. ■ Updated Figure 5-30 on page 5-33 and Figure 5-32 on page 5-33 to include <code>p1d_clk</code> in 64-bit and 128-bit mode. Also added discussion of <code>.sdc</code> timing constraints for the <code>tl_cfg_ctl_wr</code> and <code>tl_cfg_sts_wr</code>. ■ Corrected bit definitions for Max Payload and Max Read Request Size in Table 5-15 on page 5-36. ■ Corrected description of dynamic reconfiguration in Chapter 13, Reconfiguration and Offset Cancellation. Link is brought down by asserting <code>pcie_reconfig_rstn</code>, not <code>npor</code>.

Date	Version	Changes Made
July 2010	10.0	<ul style="list-style-type: none"> ■ Added support for Stratix V GX and GT devices. ■ Added 2 new variants: <ul style="list-style-type: none"> ■ Support for an integrated PCI Express hard IP endpoint that includes all of the reset and calibration logic. ■ Support for a basic PCI Express completer-only endpoint with fixed transfer size of a single dword. Removed recommended frequencies for calibration and reconfiguration clocks. Referred reader to appropriate device handbook. ■ Added parity protection in Stratix V GX devices. ■ Added speed grade information for Cyclone IV GX and included a second entry for Cyclone IV GX running at 62.5 MHz in Table 1–9 on page 1–14. ■ Clarified qword alignment for request and completion TLPs for Avalon-ST interfaces.
July 2010	10.0	<ul style="list-style-type: none"> ■ Added table specifying the Total RX buffer space, the RX Retry buffer size and Maximum payload size for devices that include the hard IP implementation. ■ Recommended that designs specify may eventually target the HardCopy IV GX device, specify this device as the PHY type to ensure compatibility. ■ Improved definitions for <code>hpg_ctrler</code> signal. This bus is only available in root port mode. In the definition for the various bits, changed “This signal is” to “This signal should be.” ■ Removed information about Stratix GX devices. The PCI Express Compiler no longer supports Stratix GX. ■ Removed appendix describing <code>test_in/test_out</code> bus. Supported bits are described in Chapter 5, IP Core Interfaces. ■ Moved information on descriptor/data interface to an appendix. This interface is not recommended for new designs. ■ Clarified use of <code>tx_cred</code> for non-posted, posted, and completion TLPs. ■ Corrected definition of Receive port error in Table 12–2 on page 12–2. ■ Removed references to the PCI Express Advisor. It is no longer supported. ■ Reorganized entire User Guide to highlight more topics and provide a complete walkthrough for the variants created using the MegaWizard Plug-In Manage design flow.

Date	Version	Changes Made
February 2010	9.1 SP1	<ul style="list-style-type: none"> ■ Added support of Cyclone IV GX ×2. ■ Added <code>r2c_err0</code> and <code>r2c_err1</code> signals to report uncorrectable ECC errors for the hard IP implementation with Avalon-ST interface. ■ Added <code>suc_spd_neg</code> signal for all hard IP implementations which indicates successful negotiation to the Gen2 speed. ■ Added support for 125 MHz input reference clock (in addition to the 100 MHz input reference clock) for Gen1 for Arria II GX, Cyclone IV GX, HardCopy IV GX, and Stratix IV GX devices. ■ Added new entry to Table 1–9 on page 1–14. The hard IP implementation using the Avalon-MM interface for Stratix IV GX Gen2 ×1 is available in the -2 and -3 speed grades. ■ Corrected entries in Table 9–2 on page 9–2, as follows: <code>Assert_INTA</code> and <code>Deassert_INTA</code> are also generated by the core with application layer. For PCI Base Specification 1.1 or 2.0 hot plug messages are not transmitted to the application layer. ■ Clarified mapping of message TLPs. They use the standard 4 dword format for all TLPs. ■ Corrected field assignments for <code>device_id</code> and <code>revision_id</code> in Table 13–1 on page 13–2. ■ Removed documentation for BFM Performance Counting in the Testbench chapter; these procedures are not included in the release. ■ Updated definition of <code>rx_st_bardec<n></code> to say that this signal is also ignored for message TLPs. Updated Figure 5–9 on page 5–11 and Figure 5–10 on page 5–11 to show the timing of this signal.
November 2009	9.1	<ul style="list-style-type: none"> ■ Added support for Cyclone IV GX and HardCopy IV GX. ■ Added ability to parameterize the ALTGX Megafunction from the PCI Express IP core. ■ Added ability to run the hard IP implementation Gen1 ×1 application clock at 62.5 MHz, presumably to save power. ■ Added the following signals to the IP core: <code>xphy_pll_areset</code>, <code>xphy_pll_locked</code>, <code>nph_alloc_lcred_vc0</code>, <code>npd_alloc_lcred_vc1</code>, <code>npd_cred_vio_vc0</code>, and <code>nph_cred_vio_vc1</code> ■ Clarified use of qword alignment for TLPs in Chapter 5, IP Core Interfaces. ■ Updated Table 5–16 on page 5–37 to include cross-references to the appropriate PCI Express configuration register table and provide more information about the various fields. ■ Corrected definition of the definitions of <code>cfg_devcsr[31:0]</code> in Table 5–16 on page 5–37. <code>cfg_devcsr[31:16]</code> is device status. <code>cfg_devcsr[15:0]</code> is device control. ■ Corrected definition of Completer abort in Table 12–4 on page 12–3. The error is reported on <code>cpl_error[2]</code>. ■ Added 2 unexpected completions to Table 12–4 on page 12–3.
November 2009 (continued)	9.1	<ul style="list-style-type: none"> ■ Updated Figure 7–12 on page 7–15 to show <code>clk</code> and <code>Av1Clk_L</code>. ■ Added detailed description of the <code>tx_cred<n></code> signal. ■ Corrected Table 3–2 on page 3–5. Expansion ROM is non-prefetchable.
March 2009	9.0	<ul style="list-style-type: none"> ■ Expanded discussion of “Serial Interface Signals” on page 5–55. ■ Clarified Table 1–9 on page 1–14. All cores support ECC with the exception of Gen2 ×8. The internal clock of the ×8 core runs at 500 MHz. ■ Added warning about use of <code>test_out</code> and <code>test_in</code> buses. ■ Moved debug signals <code>rx_st_fifo_full0</code> and <code>rx_st_fifo_empty0</code> to the test bus. Documentation for these signals moved from the <i>Signals</i> chapter to Appendix B, Test Port Interface Signals.

Date	Version	Changes Made
February 2009	9.0	<ul style="list-style-type: none"> ■ Updated Table 1–8 on page 1–13 and Table 1–9 on page 1–14. Removed <code>tx_swing</code> signal. ■ Added device support for Arria II GX in both the hard and soft IP implementations. Added preliminary support for HardCopy III and HardCopy IV E. ■ Added support for hard IP endpoints in the SOPC Builder design flow. ■ Added PCI Express reconfiguration block for dynamic reconfiguration of configuration space registers. Updated figures to show this block. ■ Enhanced Chapter 15, Testbench and Design Example to include default instantiation of the RC slave module, tests for ECRC and PCI Express dynamic reconfiguration. ■ Changed Chapter 16, SOPC Builder Design Example to demonstrate use of interrupts. ■ Improved documentation of MSI. ■ Added definitions of DMA read and writes status registers in Chapter 15, Testbench and Design Example. ■ Added the following signals to the hard IP implementation of root port and endpoint using the MegaWizard Plug-In Manager design flow: <code>tx_pipemargin</code>, <code>tx_pipedeemph</code>, <code>tx_swing</code> (PIPE interface), <code>ltssm[4:0]</code>, and <code>lane_act[3:0]</code> (Test interface). ■ Added recommendation in “Avalon Configuration Settings” on page 3–14 that when the Avalon Configuration selects a dynamic translation table that multiple address translation table entries be employed to avoid updating a table entry before outstanding requests complete. ■ Clarified that ECC support is only available in the hard IP implementation. ■ Updated Figure 4–7 on page 4–9 to show connections between the Type 0 Configuration Space register and all virtual channels. ■ Made the following corrections to description of Chapter 3, Parameter Settings: <ul style="list-style-type: none"> ■ The enable rate match FIFO is available for Stratix IV GX ■ Completion timeout is available for v2.0 ■ MSI-X Table BAR Indicator (BIR) value can range 1:0–5:0 depending on BAR settings ■ Changes in “Power Management Parameters” on page 3–12: L0s acceptable latency is $\leq 4 \mu\text{s}$, not $< 4 \mu\text{s}$; L1 acceptable latency is $\leq 64 \mu\text{s}$, not $< 64 \mu\text{s}$, L1 exit latency common clock is $\leq 64 \mu\text{s}$, not $< 64 \mu\text{s}$, L1 exit latency separate clock is $\leq 64 \mu\text{s}$, not $< 64 \mu\text{s}$ ■ N_FTS controls are disabled for Stratix IV GX pending devices characterization

Date	Version	Changes Made
November 2008	8.1	<ul style="list-style-type: none"> ■ Added new material on root port which is available for the hard IP implementation in Stratix IV GX devices. ■ Changed to full support for Gen2 x8 in the Stratix IV GX device. ■ Added discussion of dynamic reconfiguration of the transceiver for Stratix IV GX devices. Refer to Table 5-30. ■ Updated Resource Usage and Performance numbers for Quartus II 8.1 software ■ Added text explaining where TX I/Os are constrained. (Chapter 1) ■ Corrected Number of Address Pages in Table 3-6. ■ Revised the Table 9-2 on page 9-2. The following message types Assert_INTB, Assert_INTC, Assert_INTD, Deassert_INTB, Deassert_INTC and Deassert_INTD are not generated by the core. ■ Clarified definition of <code>rx_ack</code>. It cannot be used to backpressure <code>rx_data</code>. ■ Corrected descriptions of <code>cpl_err[4]</code> and <code>cpl_err[5]</code> which were reversed. Added the fact that the <code>cpl_err</code> signals are pulsed for 1 cycle. ■ Corrected 128-bit RX data layout in Figure 5-10, Figure 5-11, Figure 5-12, Figure 5-13, Figure 5-19, Figure 5-20, and Figure 5-21. ■ Added explanation that for <code>tx_cred</code> port, completion header, posted header, non-posted header and non-posted data fields, a value of 7 indicates 7 or more available credits. ■ Added warning that in the Cyclone III designs using the external PHY must not use the dual-purpose V_{REF} pins. ■ Revised Figure 14-6. For 8.1 <code>txclk</code> goes through a flip flop and is not inverted. ■ Corrected (reversed) positions of the SMI and EPLAST_ENA bits in Table 15-12. ■ Added note that the RC slave module which is by default not instantiated in the Chapter 15, Testbench and Design Example must be instantiated to avoid deadline in designs that interface to a commercial BIOS. ■ Added definitions for <code>test_out</code> in hard IP implementation. ■ Removed description of Training error bit which is not supported in <i>PCI Express Specifications 1.1, 2.0 or 1.0a</i> for endpoints.

Date	Version	Changes Made
May 2008	8.0	<ul style="list-style-type: none"> ■ Added information describing PCI Express hard IP IP core. ■ Moved sections describing signals to separate chapter. ■ Corrected description of <code>cpl_err</code> signals. ■ Corrected Figure 16–3 on page 16–8 showing connections for SOPC Builder system. This system no longer requires an interrupt. ■ Improved description of Chapter 15, Testbench and Design Example. Corrected module names and added descriptions of additional modules. ■ Removed descriptions of Type 0 and Type 1 Configuration Read/Write requests because they are not used in the PCI Express endpoint. ■ Added missing signal descriptions for Avalon-ST interface. ■ Completed connections for <code>np_or</code> in Figure 5–26 on page 5–26. ■ Expanded definition of Quartus II .qip file. ■ Added instructions for connecting the calibration clock of the PCI Express Compiler. ■ Updated discussion of clocking for external PHY. ■ Removed simple DMA design example.
October	7.2	<ul style="list-style-type: none"> ■ Added support for Avalon-ST interface in the MegaWizard Plug-In Manager flow. ■ Added single-clock mode in SOPC Builder flow. ■ Re-organized document to put introductory information about the core first and streamline the design examples and moved detailed design example to a separate chapter. ■ Corrected text describing reset for $\times 1$, $\times 4$ and $\times 8$ IP cores. ■ Corrected Timing Diagram: Transaction with a Data Payload.
May 2007	7.1	<ul style="list-style-type: none"> ■ Added support for Arria GX device family. ■ Added SOPC Builder support for $\times 1$ and $\times 4$. ■ Added Incremental Compile Module (ICM).
December 2006	7.0	<ul style="list-style-type: none"> ■ Maintenance release; updated version numbers.
April 2006	2.1.0 rev 2	<ul style="list-style-type: none"> ■ Minor format changes throughout user guide.
May 2007	7.1	<ul style="list-style-type: none"> ■ Added support for Arria GX device family. ■ Added SOPC Builder support for $\times 1$ and $\times 4$. ■ Added Incremental Compile Module (ICM).
December 2006	7.0	<ul style="list-style-type: none"> ■ Added support for Cyclone III device family.
December 2006	6.1	<ul style="list-style-type: none"> ■ Added support Stratix III device family. ■ Updated version and performance information.
April 2006	2.1.0	<ul style="list-style-type: none"> ■ Rearranged content. ■ Updated performance information.
October 2005	2.0.0	<ul style="list-style-type: none"> ■ Added $\times 8$ support. ■ Added device support for Stratix® II GX and Cyclone® II. ■ Updated performance information.

Date	Version	Changes Made
June 2005	1.0.0	<ul style="list-style-type: none"> ■ First release.
May 2007	7.1	<ul style="list-style-type: none"> ■ Added SOPC Builder Design Flow walkthrough. ■ Revised MegaWizard Plug-In Manager Design Flow walkthrough.
December	6.1	<ul style="list-style-type: none"> ■ Updated screen shots and version numbers. ■ Modified text to accommodate new MegaWizard interface. ■ Updated installation diagram. ■ Updated walkthrough to accommodate new MegaWizard interface.
April 2006	2.1.0	<ul style="list-style-type: none"> ■ Updated screen shots and version numbers. ■ Added steps for sourcing Tcl constraint file during compilation to the walkthrough in the section. ■ Moved installation information to release notes.
October 2005	2.0.0	<ul style="list-style-type: none"> ■ Updated screen shots and version numbers.
June 2005	1.0.0	<ul style="list-style-type: none"> ■ First release.
May 2007	7.1	<ul style="list-style-type: none"> ■ Added sections relating to SOPC Builder.
December 2006	6.1	<ul style="list-style-type: none"> ■ Updated screen shots and parameters for new MegaWizard interface. ■ Corrected timing diagrams.
April 2006	2.1.0	<ul style="list-style-type: none"> ■ Added section Chapter 11, Flow Control. ■ Updated screen shots and version numbers. ■ Updated System Settings, Capabilities, Buffer Setup, and Power Management Pages and their parameters. ■ Added three waveform diagrams: <ul style="list-style-type: none"> ■ Transfer for a single write. ■ Transaction layer not ready to accept packet. ■ Transfer with wait state inserted for a single DWORD.
October 2005	2.0.0	<ul style="list-style-type: none"> ■ Updated screen shots and version numbers.
June 2005	1.0.0	<ul style="list-style-type: none"> ■ First release.
May 2007	7.1	<ul style="list-style-type: none"> ■ Made minor edits and corrected formatting.
December 2006	6.1	<ul style="list-style-type: none"> ■ Modified file names to accommodate new project directory structure. ■ Added references for high performance, Chaining DMA Example.
April 2006	2.1.0	<ul style="list-style-type: none"> ■ New chapter Chapter 14, External PHYs added for external PHY support.
May 2007	7.1	<ul style="list-style-type: none"> ■ Added Incremental Compile Module (ICM) section.
December 2006	6.1	<ul style="list-style-type: none"> ■ Added high performance, Chaining DMA Example.
April 2006	2.1.0	<ul style="list-style-type: none"> ■ Updated chapter number to chapter 5. ■ Added section. ■ Added two BFM Read/Write Procedures: <ul style="list-style-type: none"> ■ <code>ebfm_start_perf_sample</code> Procedure ■ <code>ebfm_disp_perf_sample</code> Procedure
October 2005	2.0.0	<ul style="list-style-type: none"> ■ Updated screen shots and version numbers.
June 2005	1.0.0	<ul style="list-style-type: none"> ■ First release.

Date	Version	Changes Made
April 2006	2.1.0	■ Removed restrictions for ×8 ECRC.
June 2005	1.0.0	■ First release.
May 2007	7.1	■ Recovered hidden Content Without Data Payload tables.
October 2005	2.1.0	■ Minor corrections.
June 2005	1.0.0	■ First release.
April	2.1.0	■ Updated ECRC to include ECRC support for ×8.
October 2005	1.0.0	■ Updated ECRC noting no support for ×8.
June 2005		■ First release.

How to Contact Altera

To locate the most up-to-date information about Altera products, refer to the following table.

Contact (1)	Contact Method	Address
Technical support	Website	www.altera.com/support
Technical training	Website	www.altera.com/training
	Email	custrain@altera.com
Product literature	Website	www.altera.com/literature
Non-technical support (General) (Software Licensing)	Email	nacomp@altera.com
	Email	authorization@altera.com









Note to Table:

(1) You can also contact your local Altera sales office or sales representative.

Typographic Conventions

The following table shows the typographic conventions this document uses.

Visual Cue	Meaning
Bold Type with Initial Capital Letters	Indicate command names, dialog box titles, dialog box options, and other GUI labels. For example, Save As dialog box. For GUI elements, capitalization matches the GUI.
bold type	Indicates directory names, project names, disk drive names, file names, file name extensions, software utility names, and GUI labels. For example, <code>\qdesigns</code> directory, D: drive, and <code>chiptrip.gdf</code> file.
<i>Italic Type with Initial Capital Letters</i>	Indicate document titles. For example, <i>Stratix IV Design Guidelines</i> .
<i>italic type</i>	Indicates variables. For example, $n + 1$. Variable names are enclosed in angle brackets (< >). For example, <file name> and <project name>.pof file.
Initial Capital Letters	Indicate keyboard keys and menu names. For example, the Delete key and the Options menu.
“Subheading Title”	Quotation marks indicate references to sections within a document and titles of Quartus II Help topics. For example, “Typographic Conventions.”

Visual Cue	Meaning
Courier type	<p>Indicates signal, port, register, bit, block, and primitive names. For example, <code>data1</code>, <code>tdi</code>, and <code>input</code>. The suffix <code>n</code> denotes an active-low signal. For example, <code>resetn</code>.</p> <p>Indicates command line commands and anything that must be typed exactly as it appears. For example, <code>c:\qdesigns\tutorial\chiptrip.gdf</code>.</p> <p>Also indicates sections of an actual file, such as a Report File, references to parts of files (for example, the AHDL keyword <code>SUBDESIGN</code>), and logic function names (for example, <code>TRI</code>).</p>
	An angled arrow instructs you to press the Enter key.
1., 2., 3., and a., b., c., and so on	Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.
	Bullets indicate a list of items when the sequence of the items is not important.
	The hand points to information that requires special attention.
	A question mark directs you to a software help system with related information.
	The feet direct you to another document or website with related information.
	A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.
	A warning calls attention to a condition or possible situation that can cause you injury.
	The envelope links to the Email Subscription Management Center page of the Altera website, where you can sign up to receive update notifications for Altera documents.

