

This document presents timing optimization guidelines for a set of identified critical timing path scenarios in Arria® V FPGA designs. Timing analysis is provided for each critical timing path scenario discussed to help you understand the critical timing path. Timing guidelines are provided for design timing performance optimization. A Quartus Archive File (.qar) is provided for each example scenario as a design example.

Example scenarios are used to show various critical timing paths. Timing results may vary, depending on the Quartus® II software version and the Arria V device used. The guidelines provided can help you optimize specific critical timing paths.

Cascaded DSP Blocks

This section shows the critical timing path scenario that occurs within cascaded DSP blocks. Table 1 lists the ALTMULT_ADD megafunction settings used to implement cascaded DSP blocks.


 For a design example of cascaded DSP blocks, refer to the [Cascaded DSP Design Example](#).

Table 1. ALTMULT_ADD Megafunction Options

Section	Setting	Value
General	What is the number of multipliers?	4 multipliers
	How wide should the A input buses be?	18 bits
	How wide should the B input buses be?	19 bits
	How wide should the 'result' output bus be?	39 bits
	Create an associated clock enable for each clock	Disabled
Multiplier Representation	What is the representation format for Multiplier A inputs?	Signed
	What is the representation format for Multiplier B inputs?	Signed
Input Configuration	Register input A of the multiplier	Enabled
	Register input B of the multiplier	Enabled
	What is the input A of the multiplier connected to?	Multiplier Input
Output Configuration	Register output of the multiplier	Disabled

Figure 1 shows the cascaded DSP blocks implemented with the megafunction settings listed in Table 1. The critical timing path occurs between the input registers of the first DSP block to the output register of the second DSP block.

Figure 1. Long Cascaded Path



Timing Analysis

This section shows the timing analysis for the critical timing path for cascaded DSP blocks. The design example is constrained at 312.5 MHz.

f_{MAX} and Slack

Figure 2 shows the f_{MAX} and slack for the cascaded DSP block implementation design example with the setting in Table 1.

Figure 2. f_{MAX} and Slack Values from the TimeQuest Timing Analyzer for Cascaded DSP Blocks

Slow 1100mV 85C Model Fmax Summary				Slow 1100mV 85C Model Setup Summary			
	Fmax	Restricted Fmax	Clock Name		Clock	Slack	End Point TNS
1	275.48 MHz	275.48 MHz	clock0	1	clock0	-0.430	-16.770

Worst Path Timing Report

The blue highlights in Figure 3 show the critical path in the worst path timing report. The critical path occurs between the transfers from one DSP block to the other DSP block (as shown in the highlighted portion), increasing the data arrival path. The location of the DSP blocks shows that they are adjacent to each other, which indicates that the placement is already optimized.

Figure 3. Critical Path Between DSP Blocks

Path #1: Setup slack is -0.430 (VIOLATED)

Path Summary Statistics Data Path Waveform Extra Filter Information							
Data Arrival Path							
	Total	Incr	RF	Type	Fanout	Location	Element
1	0.000	0.000					launch edge time
2	4.269	4.269					clock path
1	0.000	0.000					source latency
2	0.000	0.000			1	PIN_G21	clock0
3	0.000	0.000	RR	IC	1	IOIBUF_X74_Y111_N1	clock0~input i
4	0.552	0.552	RR	CELL	1	IOIBUF_X74_Y111_N1	clock0~input o
5	0.948	0.396	RR	IC	1	CLKCTRL_G14	clock0~inputCLKENA0 inclk
6	1.188	0.240	RR	CELL	2	CLKCTRL_G14	clock0~inputCLKENA0 outclk
7	3.597	2.409	RR	IC	74	DSP_X70_Y109_N0	CascadedDSP_mult_add_uk06_compon...inal_adder_bloc
8	4.269	0.672	RR	CELL	64	DSP_X70_Y109_N0	CascadedDSP_mult_add_uk06:Cascaded...ta_register_blc
3	7.650	3.381					data path
1	4.269	0.000		uTco	64	DSP_X70_Y109_N0	CascadedDSP_mult_add_uk06:Cascaded...ta_register_blc
2	6.176	1.907	RR	CELL	1	DSP_X70_Y109_N0	CascadedDSP_mult_add_uk06_compon...adder_block Ad
3	6.176	0.000	RR	IC	39	DSP_X70_Y107_N0	CascadedDSP_mult_add_uk06_compon...adder_block A
4	7.650	1.474	RR	CELL	1	DSP_X70_Y107_N0	CascadedDSP_mult_add_uk06:Cascaded...output_reg_bi

Data Required Path							
	Total	Incr	RF	Type	Fanout	Location	Element
1	3.200	3.200					latch edge time
2	7.244	4.044					clock path
1	3.200	0.000					source latency
2	3.200	0.000			1	PIN_AD20	clock0
3	3.200	0.000	RR	IC	1	IOIBUF_X74_Y0_N1	clock0~input i
4	3.752	0.552	RR	CELL	1	IOIBUF_X74_Y0_N1	clock0~input o
5	4.124	0.372	RR	IC	1	CLKCTRL_G5	clock0~inputCLKENA0 inclk
6	4.349	0.225	RR	CELL	2	CLKCTRL_G5	clock0~inputCLKENA0 outclk
7	6.591	2.242	RR	IC	113	DSP_X62_Y107_N0	inst altmultadd_mult_add_k7v5_compo...l final_adder_block Add1~mac clk[0]
8	7.205	0.614	RR	CELL	1	DSP_X62_Y107_N0	altmultadd:inst altmultadd_mult_add_k...ion:output_reg_block data_out_wire[0]
9	7.244	0.039					clock pessimism
3	7.224	-0.020					clock uncertainty
4	7.224	0.000		uTsu	1	DSP_X62_Y107_N0	altmultadd:inst altmultadd_mult_add_k...ion:output_reg_block data_out_wire[0]


Optimization Guidelines

This section provides two guidelines to optimize the timing performance of the cascaded DSP blocks.

Guideline 1: Pipelining

Pipelining can be used to reduce the data arrival path. Refer to the example HDL in the “Appendix” to infer the registers in Figure 4.

Figure 4. Timing Optimization Guideline 1 for Cascading DSP Blocks



For a design example of using a pipeline with cascaded DSP blocks, refer to the [Pipeline with Cascaded DSP Blocks Design Example](#).

f_{MAX} and Slack

Figure 5 shows the f_{MAX} and slack when you use pipelining with the cascaded DSP block implementation design example.

Figure 5. f_{MAX} and Slack Values from the TimeQuest Timing Analyzer

Slow 1100mV 85C Model Fmax Summary				Slow 1100mV 85C Model Setup Summary			
Fmax	Restricted Fmax	Clock Name	Note	Clock	Slack	End Point TNS	
1 381.24 MHz	370.1 MHz	clock0	limit due to minimum period restriction (tmin)	1 clock0	0.577	0.000	

Worst Path Timing Report

Figure 6 shows the worst path timing report after applying the pipelining timing optimization guideline. The critical path occurs within the same DSP block (as shown in the highlighted portion in Figure 6), but it does not affect the target f_{MAX} of 312.5 MHz.

Figure 6. Worst Path Timing Report When Applying the Pipelining Optimization Guideline

Path #1: Setup slack is 0.577							
Path Summary		Statistics	Data Path	Waveform	Extra Fitter Information		
Data Arrival Path							
	Total	Incr	RF	Type	Fanout	Location	Element
1	0.000	0.000					launch edge time
2	4.242	4.242					clock path
1	0.000	0.000					source latency
2	0.000	0.000			1	PIN_G21	clock0
3	0.000	0.000	RR	IC	1	IOIBUF_X74_Y111_N1	clock0~input i
4	0.552	0.552	RR	CELL	1	IOIBUF_X74_Y111_N1	clock0~input o
5	0.948	0.396	RR	IC	1	CLKCTRL_G14	clock0~inputCLKENA0 inclk
6	1.188	0.240	RR	CELL	115	CLKCTRL_G14	clock0~inputCLKENA0 outclk
7	3.570	2.382	RR	IC	113	DSP_X102_Y67_N0	inst1 Add1~mac clk[0]
8	4.242	0.672	RR	CELL	39	DSP_X102_Y67_N0	FOUR_MULT:inst1 DATAA_3R[0]
3	6.620	2.378					data path
1	4.242	0.000		uTco	39	DSP_X102_Y67_N0	FOUR_MULT:inst1 DATAA_3R[0]
2	6.620	2.378	RR	CELL	1	DSP_X102_Y67_N0	FOUR_MULT:inst1 mult_result_1234[0]
Data Required Path							
	Total	Incr	RF	Type	Fanout	Location	Element
1	3.200	3.200					latch edge time
2	7.217	4.017					clock path
1	3.200	0.000					source latency
2	3.200	0.000			1	PIN_G21	clock0
3	3.200	0.000	RR	IC	1	IOIBUF_X74_Y111_N1	clock0~input i
4	3.752	0.552	RR	CELL	1	IOIBUF_X74_Y111_N1	clock0~input o
5	4.124	0.372	RR	IC	1	CLKCTRL_G14	clock0~inputCLKENA0 inclk
6	4.349	0.225	RR	CELL	115	CLKCTRL_G14	clock0~inputCLKENA0 outclk
7	6.564	2.215	RR	IC	113	DSP_X102_Y67_N0	inst1 Add1~mac clk[0]
8	7.178	0.614	RR	CELL	1	DSP_X102_Y67_N0	FOUR_MULT:inst1 mult_result_1234[0]
9	7.217	0.039					clock pessimism
3	7.197	-0.020					clock uncertainty
4	7.197	0.000		uTsu	1	DSP_X102_Y67_N0	FOUR_MULT:inst1 mult_result_1234[0]

Guideline 2: Parallel DSP Blocks

To meet your timing requirements, you can change your cascaded DSP blocks to parallel DSP blocks.


DSP blocks are connected in parallel to an external adder logic. Instead of configuring the ALTMULT_ADD megafunction to consist of four multipliers, configure the ALTMULT_ADD megafunction to have two multipliers. Enable the registers at the output of the adder unit and output of the multiplier (Table 2). Instantiate two of these modules and connect them using an adder as shown in Figure 7.

 For a design example of parallel DSP blocks, refer to the [Using Parallel DSP Blocks Design Examples](#).

Table 2. ALTMULT_ADD Megafunction Options

Section	Setting	Value
General	What is the number of multipliers?	2 multipliers
	How wide should the A input buses be?	18 bits
	How wide should the B input buses be?	19 bits
	How wide should the 'result' output bus be?	38 bits
	Create an associated clock enable for each clock	Disabled
Multiplier Representation	What is the representation format for Multiplier A inputs?	Signed
	What is the representation format for Multiplier B inputs?	Signed
Input Configuration	Register output of the adder unit	Enabled
	Register input A of the multiplier	Enabled
	Register input B of the multiplier	Enabled
Output Configuration	What is the input A of the multiplier connected to?	Multiplier Input
	Register output of the multiplier	Enabled

Figure 7. Parallel DSP Blocks



f_{MAX} and Slack

Figure 8 shows the f_{MAX} and slack when you implement parallel DSP blocks.

Figure 8. f_{MAX} and Slack for Parallel DSP Blocks

Slow 1100mV 85C Model Fmax Summary				Slow 1100mV 85C Model Setup Summary			
Fmax	Restricted Fmax	Clock Name	Note	Clock	Slack	End Point TNS	
1 380.23 MHz	370.1 MHz	clock0	limit due to minimum period restriction (tmin)	1 clock0	0.570	0.000	

Worst Path Timing Report

Figure 9 shows the worst path timing report, which is within the DSP block, but does not affect the desired performance

Figure 9. Worst Path Timing Report for Parallel DSP Blocks

Path #1: Setup slack is 0.570							
Path Summary		Statistics	Data Path	Waveform	Extra Filter Information		
Data Arrival Path							
Total	Incr	RF	Type	Fanout	Location	Element	
1	0.000	0.000				launch edge time	
2	4.302	4.302				clock path	
1	0.000	0.000				source latency	
2	0.000	0.000		1	PIN_G21	clock0	
3	0.000	0.000	RR	IC	1	IOIBUF_X74_Y111_N1	clock0~input i
4	0.552	0.552	RR	CELL	1	IOIBUF_X74_Y111_N1	clock0~input o
5	0.948	0.396	RR	IC	1	CLKCTRL_G14	clock0~inputCLKENA0 inclk
6	1.188	0.240	RR	CELL	117	CLKCTRL_G14	clock0~inputCLKENA0 outclk
7	3.630	2.442	RR	IC	112	DSP_X78_Y55_N0	inst aitmultadd_mult_add_ad94_comp... final_adder_block
8	4.302	0.672	RR	CELL	38	DSP_X78_Y55_N0	aitmultadd:inst aitmultadd_mult_add_a...:data_register_bloc
3	6.680	2.378				data path	
1	4.302	0.000		uTco	38	DSP_X78_Y55_N0	aitmultadd:inst aitmultadd_mult_add_a...:data_register_bloc
2	6.680	2.378	RR	CELL	1	DSP_X78_Y55_N0	aitmultadd:inst aitmultadd_mult_add_a...:function:final_adde
Data Required Path							
Total	Incr	RF	Type	Fanout	Location	Element	
1	3.200	3.200				latch edge time	
2	7.270	4.070				clock path	
1	3.200	0.000				source latency	
2	3.200	0.000		1	PIN_G21	clock0	
3	3.200	0.000	RR	IC	1	IOIBUF_X74_Y111_N1	clock0~input i
4	3.752	0.552	RR	CELL	1	IOIBUF_X74_Y111_N1	clock0~input o
5	4.124	0.372	RR	IC	1	CLKCTRL_G14	clock0~inputCLKENA0 inclk
6	4.349	0.225	RR	CELL	117	CLKCTRL_G14	clock0~inputCLKENA0 outclk
7	6.617	2.268	RR	IC	112	DSP_X78_Y55_N0	inst aitmultadd_mult_add_ad94_comp... final_adder_block A
8	7.231	0.614	RR	CELL	1	DSP_X78_Y55_N0	aitmultadd:inst aitmultadd_mult_add_a...:function:final_adde
9	7.270	0.039				clock pessimism	
3	7.250	-0.020				clock uncertainty	
4	7.250	0.000		uTsu	1	DSP_X78_Y55_N0	aitmultadd:inst aitmultadd_mult_add_a...:function:final_adde

Comparison Between Guideline 1 and Guideline 2

Both optimization techniques for DSP block implementation have a similar performance achievement. Table 3 lists the latency and resource use advantages of “Guideline 1: Pipelining” versus “Guideline 2: Parallel DSP Blocks”.


Table 3. Guidelines Comparison


Guideline 1: Pipelining	Guideline 2: Parallel DSP Blocks
3 clock latencies	4 clock latencies
DSP block by utilizing the adder within the DSP block	Additional LEs to implement the adder logic

DSP Block and Core Logic Interface

This section shows the critical timing path scenario that occurs between a DSP block and core logic. [Table 4](#) lists the ALTMULT_ADD megafunction settings used to implement the configuration shown in [Figure 10](#), resulting in the critical timing path.

Figure 10. Critical Timing Path of the DSP Block and Core Logic interface



 Core logic refers to the dedicated registers in a LAB.


 For a design example of a DSP block and core logic interface, refer to the [Parallel DSP Blocks Interfacing Core Logic Design Example](#).

Table 4. ALTMULT_ADD Megafunction Options for DSP Block and Core Logic Interface (Part 1 of 2)

Section	Setting	Value
General	What is the number of multipliers?	4 multipliers
	How wide should the A input buses be?	18 bits
	How wide should the B input buses be?	19 bits
	How wide should the 'result' output bus be?	39 bits
	Create an associated clock enable for each clock	Disabled

Table 4. ALTMULT_ADD Megafunction Options for DSP Block and Core Logic Interface (Part 2 of 2)

Section	Setting	Value
Multiplier Representation	What is the representation format for Multiplier A inputs?	Signed
	What is the representation format for Multiplier B inputs?	Signed
Input Configuration	Register input A of the multiplier	Enabled
	Register input B of the multiplier	Enabled
	What is the input A of the multiplier connected to?	Multiplier Input
Output Configuration	Register output of the multiplier	Enabled

The critical timing path occurs between the output register inside the DSP block and the output register of the ALTMULT_ADD megafunction (which is implemented in the LAB), because of the long IC delay and long logic levels.

Timing Analysis

This section shows the critical timing path analysis for a DSP block and core logic interface. The design example is constrained at 312.5 MHz.

f_{MAX} and Slack

Figure 11 shows the f_{MAX} and slack for a design that has a DSP block and core logic interface.

Figure 11. f_{MAX} and Slack Values from the TimeQuest Timing Analyzer for a DSP Block and Core Logic Interface

Slow 1100mV OC Model Fmax Summary				Slow 1100mV OC Model Setup Summary			
	Fmax	Restricted Fmax	Clock Name		Clock	Slack	End Point TNS
1	271.0 MHz	271.0 MHz	clock0	1	clock0	-0.490	-6.838

Worst Path Timing Report

The blue highlights in [Figure 12](#) show the critical path in the worst path timing report. The critical path occurs between the transfers from the DSP block to the register in LAB. Long logic levels occur because of the adder logic implemented in the LAB. The IC delay from the DSP block to the first level of the LABCELL is comprised of 32% (0.945 ps) of total data delay.

Figure 12. Critical Path for a DSP Block and Core Logic Interface

Path #1: Setup slack is -0.490 (VIOLATED)							
Path Summary		Statistics	Data Path	Waveform	Extra Filter Information		
Data Arrival Path							
	Total	Incr	RF	Type	Fanout	Location	Element
1	0.000	0.000					launch edge time
2	4.183	4.183					clock path
1	0.000	0.000					source latency
2	0.000	0.000			1	PIN_G21	clock0
3	0.000	0.000	RR	IC	1	IOIBUF_X74_Y111_N1	clock0~input i
4	0.538	0.538	RR	CELL	1	IOIBUF_X74_Y111_N1	clock0~input o
5	0.917	0.379	RR	IC	1	CLKCTRL_G14	clock0~inputCLKENA0 inclk
6	1.150	0.233	RR	CELL	41	CLKCTRL_G14	clock0~inputCLKENA0 outclk
7	3.511	2.361	RR	IC	112	DSP_X62_Y65_N0	ParallelDSP_mult_add_mvq5_componen... final_adder_bloc
8	4.183	0.672	RR	CELL	1	DSP_X62_Y65_N0	ParallelDSP_mult_add_mvq5:ParallelDS...ction:final_adder_b
3	7.206	3.023					data path
1	4.183	0.000		uTco	1	DSP_X62_Y65_N0	ParallelDSP_mult_add_mvq5:ParallelDS...ction:final_adder_b
2	4.519	0.336	RF	CELL	1	DSP_X62_Y65_N0	ParallelDSP_mult_add_mvq5_compone...l_adder_block Add
3	5.464	0.945	FF	IC	2	LABCELL_X63_Y65_N15	ParallelDSP_mult_add_mvq5_compone...d1 final_adder_bloc
4	6.064	0.600	FF	CELL	1	LABCELL_X63_Y65_N15	ParallelDSP_mult_add_mvq5_compone...d1 final_adder_bloc
5	6.064	0.000	FF	IC	2	LABCELL_X63_Y65_N18	ParallelDSP_mult_add_mvq5_compone...dd1 final_adder_bi
6	6.133	0.069	FF	CELL	1	LABCELL_X63_Y65_N18	ParallelDSP_mult_add_mvq5_compone...d1 final_adder_blo
7	6.133	0.000	FF	IC	2	LABCELL_X63_Y65_N21	ParallelDSP_mult_add_mvq5_compone...dd1 final_adder bi
65	6.538	0.000	FF	IC	2	LABCELL_X63_Y64_N48	ParallelDSP_mult_add_mvq5_compone...d1 final_adder_bloc
66	6.874	0.336	FF	CELL	1	LABCELL_X63_Y64_N48	ParallelDSP_mult_add_mvq5_compone...final_adder_block A
67	6.874	0.000	FF	IC	1	FF_X63_Y64_N50	ParallelDSP_mult_add_mvq5_componen...tput_reg_block dat
68	7.206	0.332	FF	CELL	1	FF_X63_Y64_N50	ParallelDSP_mult_add_mvq5:ParallelDS...n:output_req_block
Data Required Path							
	Total	Incr	RF	Type	Fanout	Location	Element
1	3.200	3.200					latch edge time
2	6.736	3.536					clock path
1	3.200	0.000					source latency
2	3.200	0.000			1	PIN_G21	clock0
3	3.200	0.000	RR	IC	1	IOIBUF_X74_Y111_N1	clock0~input i
4	3.738	0.538	RR	CELL	1	IOIBUF_X74_Y111_N1	clock0~input o
5	4.100	0.362	RR	IC	1	CLKCTRL_G14	clock0~inputCLKENA0 inclk
6	4.322	0.222	RR	CELL	41	CLKCTRL_G14	clock0~inputCLKENA0 outclk
7	6.582	2.260	RR	IC	1	FF_X63_Y64_N50	ParallelDSP_mult_add_mvq5_componen...ut_reg_block data_o
8	6.708	0.126	RR	CELL	1	FF_X63_Y64_N50	ParallelDSP_mult_add_mvq5:ParallelDS...n:output_reg_block d
9	6.736	0.028					clock pessimism
3	6.716	-0.020					clock uncertainty
4	6.716	0.000		uTsu	1	FF_X63_Y64_N50	ParallelDSP_mult_add_mvq5:ParallelDS...n:output_reg_block d

Optimization Guideline

To optimize this critical timing path, do not use 4 multipliers, especially if you require an f_{MAX} of 310 MHz and above. Use the same optimization guidelines provided in “[Cascaded DSP Blocks](#)”.

M10K Block and Core Logic Interface

This section describes the critical timing path scenario that occurs between M10K blocks and core logic. [Figure 13](#) shows an example of a 16 x 216 simple-dual-port RAM function (implemented in M10K blocks) interfacing with adders to illustrate the critical timing path.



For a design example of the M10K block and core logic interface, refer to the [M10K Block and Core Logic Interface Design Example](#).



 Core logic refers to the dedicated registers in the LAB.

Figure 13. Example of M10K and Core Logic Interface



Timing Analysis

This section describes the critical timing path analysis of the M10K block and core logic interface. The design example is constrained at 312.5 MHz.

f_{MAX} and Slack

Figure 14 shows the f_{MAX} and slack for a design that contains an M10K block and core logic interface.

Figure 14. f_{MAX} and Slack Values from the TimeQuest Timing Analyzer for an M10K Block and Core Logic Interface

Slow 1100mV 85C Model Fmax Summary				Slow 1100mV 85C Model Setup Summary			
	Fmax	Restricted Fmax	Clock Name		Clock	Slack	End Point TNS
1	255.49 MHz	255.49 MHz	CLK	1	CLK	-0.714	-81.388

Worst Path Timing Report


The blue highlights in Figure 15 show the critical path in the worst path timing report. The critical path occurs between the transfers from the M10K block to the register in the LAB. Long logic levels occur because of the adder logic implemented in the LAB. The IC delay from the M10K block to the first level of the LABCELL comprises 54% (1.701 ns) of the total data delay.

Figure 15. Worst Path Timing Report for a M10K Block and Core Logic Interface

Path #1: Setup slack is -0.714 (VIOLATED)							
Path Summary		Statistics		Data Path		Waveform	Extra Filter Information
Data Arrival Path							
Total	Incr	RF	Type	Fanout	Location	Element	
1	0.000	0.000				launch edge time	
2	4.238	4.238				clock path	
1	0.000	0.000				source latency	
2	0.000	0.000		1	PIN_D20	CLK	
3	0.000	0.000	RR	IC	IOIBUF_X76_Y111_N18	CLK~input i	
4	0.535	0.535	RR	CELL	IOIBUF_X76_Y111_N18	CLK~input o	
5	0.931	0.396	RR	IC	CLKCTRL_G12	CLK~inputCLKENA0 inclk	
6	1.171	0.240	RR	CELL	CLKCTRL_G12	CLK~inputCLKENA0 outclk	
7	3.600	2.429	RR	IC	M10K_X94_Y46_N0	Generic_DUC3_block_2 DUC3_Dual_HB...auto_gene	
8	4.238	0.638	RR	CELL	M10K_X94_Y46_N0	Generic_DUC3_block_2 DUC3_b...ncram_7ts	
3	7.425	3.187				data path	
1	4.350	0.112		uTco	M10K_X94_Y46_N0	Generic_DUC3_block:Generic_DUC3_b...ncram_7ts	
2	4.431	0.081	FF	CELL	M10K_X94_Y46_N0	Generic_DUC3_block_2 DUC3_Dual_HB...ted ram_b	
3	6.132	1.701	FF	IC	MLABCELL_X73_Y46_N3	Generic_DUC3_block_2 DUC3_Dual_HB...C3_Arithm	
4	6.592	0.460	FF	CELL	MLABCELL_X73_Y46_N3	Generic_DUC3_block_2 DUC3_Dual_HB...UC3_Arithr	
5	6.592	0.000	FF	IC	MLABCELL_X73_Y46_N6	Generic_DUC3_block_2 DUC3_Dual_HB...DUC3_Arithr	
6	6.603	0.011	FF	CELL	MLABCELL_X73_Y46_N6	Generic_DUC3_block_2 DUC3_Dual_HB...UC3_Arithr	
•••••							
33	6.787	0.000	FF	IC	MLABCELL_X73_Y46_N48	Generic_DUC3_block_2 DUC3_Dual_HB...UC3_Arithme	
34	7.108	0.321	FF	CELL	MLABCELL_X73_Y46_N48	Generic_DUC3_block_2 DUC3_Dual_HB...Arithmetic_L	
35	7.108	0.000	FF	IC	FF_X73_Y46_N50	Generic_DUC3_block_2 DUC3_Dual_HB...ic_Unit_I Syn	
36	7.425	0.317	FF	CELL	FF_X73_Y46_N50	Generic_DUC3_block:Generic_DUC3_b...etic_Unit_I Syn	
Data Required Path							
Total	Incr	RF	Type	Fanout	Location	Element	
1	3.200	3.200				latch edge time	
2	6.731	3.531				clock path	
1	3.200	0.000				source latency	
2	3.200	0.000		1	PIN_D20	CLK	
3	3.200	0.000	RR	IC	IOIBUF_X76_Y111_N18	CLK~input i	
4	3.735	0.535	RR	CELL	IOIBUF_X76_Y111_N18	CLK~input o	
5	4.107	0.372	RR	IC	CLKCTRL_G12	CLK~inputCLKENA0 inclk	
6	4.332	0.225	RR	CELL	CLKCTRL_G12	CLK~inputCLKENA0 outclk	
7	6.571	2.239	RR	IC	FF_X73_Y46_N50	Generic_DUC3_block_2 DUC3_Dual_HB..._Unit_I Symet	
8	6.692	0.121	RR	CELL	FF_X73_Y46_N50	Generic_DUC3_block:Generic_DUC3_b...etic_Unit_I Syn	
9	6.731	0.039				clock pessimism	
3	6.711	-0.020				clock uncertainty	
4	6.711	0.000		uTsu	FF_X73_Y46_N50	Generic_DUC3_block:Generic_DUC3_b...etic_Unit_I Syn	

Figure 16 shows the interconnect delay is comprised of 54% of the total data delay.


Figure 16. Interconnect Delay



Optimization Guideline

To optimize the performance of this particular critical timing path, add registers to the outputs of the M10K blocks (Figure 17). This improves the f_{MAX} of the timing path, but introduces additional clock cycle latency.

Figure 17. Adding Registers to the Output of M10K Blocks



 For a design example of the adding a register to the output of M10K blocks, refer to the [Registers for Outputs of M10K Blocks Design Example](#).

f_{MAX} and Slack

Figure 18 shows the f_{MAX} and slack for a design that has added a pipeline register to the output of the M10K block.

Figure 18. Meeting the Desired f_{MAX} of 312.5 MHz

Slow 1100mV 85C Model Fmax Summary				Slow 1100mV 85C Model Setup Summary		
	Fmax	Restricted Fmax	Clock Name	Clock	Slack	End Point TNS
1	324.78 MHz	324.78 MHz	CLK	1 CLK	0.421	0.000

Worst Path Timing Report

Figure 19 shows the worst path timing report.

Figure 19. Worst Path Timing Report for Registers Added to the Outputs of M10K Blocks

Path #1: Setup slack is 1.310							
Path Summary		Statistics	Data Path	Waveform	Extra Filter Information		
Data Arrival Path							
	Total	Incr	RF	Type	Fanout	Location	Element
1	0.000	0.000					source latency
2	0.000	0.000			1	PIN_D20	CLK
3	0.000	0.000	RR	IC	1	IOIBUF_X76_Y111_N18	CLK-input i
4	0.535	0.535	RR	CELL	1	IOIBUF_X76_Y111_N18	CLK-input o
5	0.931	0.396	RR	IC	1	CLKCTRL_G12	CLK-inputCLKENA0 inclk
6	1.171	0.240	RR	CELL	5472	CLKCTRL_G12	CLK-inputCLKENA0 outclk
7	3.596	2.425	RR	IC	43	M10K_X94_Y52_N0	Generic_DUC3_block_1 DUC3_Dual_HB..._auto_generatec
8	4.199	0.603	RR	CELL	1	M10K_X94_Y52_N0	Generic_DUC3_block:Generic_DUC3..._cram_m1r1:auto
3	5.708	1.509					data path
1	4.311	0.112		uTco	1	M10K_X94_Y52_N0	Generic_DUC3_block:Generic_DUC3..._cram_m1r1:auto
2	4.392	0.081	FF	CELL	1	M10K_X94_Y52_N0	Generic_DUC3_block_1 DUC3_Dual_HB...ted ram_block1
3	5.335	0.943	FF	IC	1	MLABCELL_X100_Y52_N57	Generic_DUC3_block_1 DUC3_Dual_HB...UC3_PipeLine_1
4	5.391	0.056	FF	CELL	1	MLABCELL_X100_Y52_N57	Generic_DUC3_block_1 DUC3_Dual_HB...3_PipeLine_1 q[
5	5.391	0.000	FF	IC	1	FF_X100_Y52_N58	Generic_DUC3_block_1 DUC3_Dual_H...UC3_HB_2 DUC3
6	5.708	0.317	FF	CELL	1	FF_X100_Y52_N58	Generic_DUC3_block:Generic_DUC3_b...C3_PipeLine.DL

General Timing Optimization Guidelines

This section contains other timing optimization guidelines that you can use to improve the design timing performance of the different design scenarios.

Quartus II Fitter Settings

By default, the Quartus II software Fitter optimizes your design based on your SDC constraints. However, the Quartus II Fitter may not always be able to optimize your design based with its default settings. Use the following recommended settings for the Quartus II Fitter if your design does not meet your SDC constraints requirements:

1. Increase the placement and router effort to 8 and 16 respectively.
2. Use different seed numbers with the Design Space Explorer (DSE), especially if minor slack causes timing failures.
3. Use the **Standard Fit** option in the **Setting** dialog box for the Fitter effort.

Quartus II Physical Synthesis Settings

Quartus II physical synthesis settings provide another option to optimize your design to meet your SDC constraints requirements. You can use the following Quartus II physical synthesis settings in various combinations to optimize your design:

- Perform physical synthesis for combinatorial logic
- Perform register retiming
- Effort level set to Normal or Extra
- Perform automatic asynchronous signal pipelining
- Perform register duplication

Automated Timing Closure Analysis Tool

The Automated Timing Closure Analysis feature in the TimeQuest Timing Analyzer provides you with a set of recommendations to improve timing on your design. If you are unclear of where to look for timing failures in your design, the Automated Timing Closure Analysis feature will provide you with a starting point.

You can access the Automated Timing Closure Analysis feature under “Report Timing Closure Recommendations” in “Custom Reports” from the Task window.

Timing Optimization Advisor

The Timing Optimization Advisor feature in the Quartus II Advisors uses current project settings and design constraints to make recommendations of project settings and assignments, individual entity assignments, and design changes for partitioning a design or optimizing a project for power, resource usage, or timing.

- ② For more information about the Quartus II Advisors, refer to **About Advisors in the Quartus II Software** topic in [Quartus II Help](#).
- ② For more information about the Quartus II Timing Optimization Advisor, refer to the **Timing Optimization Advisor Command (Tools Menu)** topic in [Quartus II Help](#).

Appendix

Example VHDL code that infers pipeline registers to cascading DSP blocks:

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_arith.all;

ENTITY FOUR_MULT IS
  PORT (
    CLK      : INSTD_LOGIC;
    DATAA_0 : IN  STD_LOGIC_VECTOR (17 DOWNTO 0);
    DATAA_1 : IN  STD_LOGIC_VECTOR (17 DOWNTO 0);
    DATAA_2 : IN  STD_LOGIC_VECTOR (17 DOWNTO 0);
    DATAA_3 : IN  STD_LOGIC_VECTOR (17 DOWNTO 0);
    DATAB_0  : IN  STD_LOGIC_VECTOR (18 DOWNTO 0);
    DATAB_1  : IN  STD_LOGIC_VECTOR (18 DOWNTO 0);
    DATAB_2  : IN  STD_LOGIC_VECTOR (18 DOWNTO 0);
    DATAB_3  : IN  STD_LOGIC_VECTOR (18 DOWNTO 0);
    RESULT   : OUT STD_LOGIC_VECTOR (38 DOWNTO 0)
  );
END FOUR_MULT;

ARCHITECTURE FOUR_MULT_ARC OF FOUR_MULT IS
  SIGNAL RESET_N: STD_LOGIC:='1';
  SIGNAL DATAA_0R : SIGNED (17 DOWNTO 0);
  SIGNAL DATAA_1R : SIGNED (17 DOWNTO 0);
  SIGNAL DATAA_2R : SIGNED (17 DOWNTO 0);
  SIGNAL DATAA_3R : SIGNED (17 DOWNTO 0);
  SIGNAL DATAB_0R  : SIGNED (18 DOWNTO 0);
  SIGNAL DATAB_1R  : SIGNED (18 DOWNTO 0);
  SIGNAL DATAB_2R  : SIGNED (18 DOWNTO 0);
  SIGNAL DATAB_3R  : SIGNED (18 DOWNTO 0);
  --Arria-V DSP support signed 19x18, no precision lost here
```



```

--Intermediate result on output adder chain
SIGNAL mult_1 : SIGNED(36 DOWNTO 0);
SIGNAL mult_2 : SIGNED(36 DOWNTO 0);
SIGNAL mult_3 : SIGNED(36 DOWNTO 0);
SIGNAL mult_4 : SIGNED(36 DOWNTO 0);
SIGNAL mult_result_12: SIGNED(37 DOWNTO 0);
SIGNAL mult_result_1234: SIGNED(38 DOWNTO 0);
--Final result
SIGNAL mult_result: STD_LOGIC_VECTOR(38 DOWNTO 0);

--This is pure RTL, no MegaFunction needed.
BEGIN
Sh_Pipe_vector_out:process(CLK)
BEGIN
IF RISING_EDGE(CLK) THEN
DATAA_0R <= SIGNED(DATAA_0);
DATAA_1R <= SIGNED(DATAA_1);
DATAA_2R <= SIGNED(DATAA_2);
DATAA_3R <= SIGNED(DATAA_3);
DATAB_0R <= SIGNED(DATAB_0);
DATAB_1R <= SIGNED(DATAB_1);
DATAB_2R <= SIGNED(DATAB_2);
DATAB_3R <= SIGNED(DATAB_3);
END IF;
END PROCESS;

--Multiplier section
mult_1 <= DATAA_0R*DATAB_0R;
mult_2 <= DATAA_1R*DATAB_1R;
mult_3 <= DATAA_2R*DATAB_2R;
mult_4 <= DATAA_3R*DATAB_3R;

Last_stage_Adder_gen:process(CLK,RESET_N)
BEGIN
IF RESET_N = '0'THEN
mult_result_12<= (OTHERS => '0');
mult_result_1234<= (OTHERS => '0');
mult_result<= (OTHERS => '0');
-- Sh

ELSIF RISING_EDGE(CLK) THEN
--1st DSP sum-of-2 19x18
mult_result_12 <= SIGNED(SXT(STD_LOGIC_VECTOR(mult_1),38))+
SIGNED(SXT(STD_LOGIC_VECTOR(mult_2),38));
--2nd DSP sum-of-2 19x18 with output adder
mult_result_1234 <= SIGNED(SXT(STD_LOGIC_VECTOR(mult_result_12),39)) +
(SIGNED(SXT(STD_LOGIC_VECTOR(mult_3),39))+
SIGNED(SXT(STD_LOGIC_VECTOR(mult_4),39)));
mult_result <= STD_LOGIC_VECTOR(mult_result_1234) ;
END IF;
END PROCESS;

RESULT <= mult_result;

END FOUR_MULT_ARC;

```

Document Revision History

Table 5 lists the revision history for this document.

Table 5. Document Revision History

Date	Version	Changes
November 2011	1.0	Initial release.