

C51008-1.6

### Introduction

The proliferation of I/O standards and the need for improved I/O performance have made it critical that low-cost devices have flexible I/O capabilities. Selectable I/O capabilities such as SSTL-2, SSTL-3, and LVDS compatibility allow Cyclone® devices to connect to other devices on the same printed circuit board (PCB) that may require different operating and I/O voltages. With these aspects of implementation easily manipulated using the Altera Quartus® II software, the Cyclone device family enables system designers to use low-cost FPGAs while keeping pace with increasing design complexity.

This chapter is a guide to understanding the input/output capabilities of the Cyclone devices, including:

- Supported I/O Standards
- Cyclone I/O Banks
- Programmable Current Drive Strength
- Hot Socketing
- I/O Termination
- Pad Placement and DC Guidelines
- Quartus II Software Support

“[Quartus II Software Support](#)” on page 8–18 describes how to use the Quartus II software to specify device and pin options and assign pins to implement the above features of Cyclone devices.

## Supported I/O Standards

Cyclone devices support the I/O standards shown in [Table 8–1](#).



For more details about the I/O standards discussed in this section, refer to the [Cyclone FPGA Family Data Sheet](#) section of the [Cyclone Device Handbook](#).

**Table 8–1. I/O Standards Supported by Cyclone Devices** [Notes \(1\), \(2\)](#)

I/O Standard	Type	Input Voltage Level (V)	Output Voltage Level (V)	Input $V_{REF}$ (V)	Output $V_{CCIO}$ (V)	Termination $V_{TT}$ (V)
3.3-V LVTTL/LVCMOS	Single-ended	3.3/2.5	3.3	N/A	3.3	N/A
2.5-V LVTTL/LVCMOS	Single-ended	3.3/2.5	2.5	N/A	2.5	N/A
1.8-V LVTTL/LVCMOS	Single-ended	3.3/2.5/1.8	1.8	N/A	1.8	N/A
1.5-V LVCMOS	Single-ended	3.3/2.5/1.8/1.5	1.5	N/A	1.5	N/A
PCI <a href="#">(3)</a>	Single-ended	3.3	3.3	N/A	3.3	N/A
SSTL-3 Class I and II	Voltage-referenced	–0.3 to 3.9	3.3	1.5	3.3	1.5
SSTL-2 Class I and II	Voltage-referenced	–0.3 to 3.0	2.5	1.25	2.5	1.25
LVDS Compatibility	Differential	0 to 2.4	$VOD = 0.25$ to 0.55	N/A	2.5	N/A
RSDS Compatibility	Differential	0.1 to 1.4	$VOD = 0.1$ to 0.6	N/A	2.5	N/A
Differential SSTL - 2	Differential	N/A <a href="#">(4)</a>	2.5	1.25	2.5	1.25

**Notes to Table 8–1:**

- (1) The EP1C3 device in the 100-pin thin quad flat pack (TQFP) package does not have support for a PLL LVDS input or an external clock output.
- (2) Cyclone devices have dual-purpose differential inputs. Outputs are balanced SSTL outputs requiring an external resistor divider.
- (3) EP1C3 devices support PCI by using the LVTTL 16-mA I/O standard and drive strength assignments in the Quartus II software. The device requires an external diode for PCI compliance.
- (4) This I/O standard is only available on output clock pins ( $PLL\_OUT$  pins).

### 3.3-V LVTTL (EIA/JEDEC Standard JESD8-B)

The 3.3-V LVTTL I/O standard is a general-purpose, single-ended standard used for 3.3-V applications. The LVTTL standard defines the DC interface parameters for digital circuits operating from a 3.0-V/3.3-V power supply and driving or being driven by LVTTL-compatible devices.

The LVTTL input standard specifies a wider input voltage range of  $-0.3 \text{ V} \leq V_I \leq 3.9 \text{ V}$ . Altera recommends an input voltage range of  $-0.5 \text{ V} \leq V_I \leq 4.1 \text{ V}$ . The LVTTL standard does not require input reference voltages or board terminations. Cyclone devices support both input and output levels for 3.3-V LVTTL.

### 3.3-V LVCMOS (EIA/JEDEC Standard JESD8-B)

The 3.3-V LVCMOS I/O standard is a general-purpose, single-ended standard used for 3.3-V applications. The LVCMOS standard defines the DC interface parameters for digital circuits operating from a 3.0-V or 3.3-V power supply and driving or being driven by LVCMOS-compatible devices.

The LVCMOS standard specifies the same input voltage requirements as LVTTL ( $-0.3 \text{ V} \leq V_I \leq 3.9 \text{ V}$ ). The output buffer drives to the rail to meet the minimum high-level output voltage requirements. The 3.3-V I/O Standard does not require input reference voltages or board terminations. Cyclone devices support both input and output levels specified by the 3.3-V LVCMOS I/O standard.

### 2.5-V LVTTL Normal and Wide Voltage Ranges (EIA/JEDEC Standard EIA/JESD8-5)

The 2.5-V I/O standard is used for 2.5-V LVTTL applications. This standard defines the DC interface parameters for high-speed, low-voltage, non-terminated digital circuits driving or being driven by other 2.5-V devices. The input and output voltage requirements are:

- The 2.5-V normal and wide range input standards specify an input voltage range of  $-0.3 \text{ V} \leq V_I \leq 3.0 \text{ V}$ .
- The normal range minimum high-level output voltage requirement ( $V_{OH}$ ) is 2.1-V.
- The wide range minimum high-level output voltage requirement ( $V_{OH}$ ) is  $V_{CCIO} - 0.2 \text{ V}$ .

The 2.5-V standard does not require input reference voltages or board terminations. Cyclone devices support input and output levels for both 2.5-V LVTTL ranges.

## 2.5-V LVC MOS Normal and Wide Voltage Ranges (EIA/JEDEC Standard EIA/JESD8-5)

The 2.5-V I/O standard is used for 2.5-V LVC MOS applications. This standard defines the DC interface parameters for high-speed, low-voltage, non-terminated digital circuits driving or being driven by other 2.5-V parts. The input and output voltage ranges are:

- The 2.5-V normal and wide range input standards specify an input voltage range of  $-0.3 \text{ V} \leq V_I \leq 3.0 \text{ V}$ .
- The normal range minimum  $V_{OH}$  requirement is 2.1 V.
- The wide range minimum  $V_{OH}$  requirement is  $V_{CCIO} - 0.2 \text{ V}$ .

The 2.5-V standard does not require input reference voltages or board terminations. Cyclone devices support input and output levels for both 2.5-V LVC MOS ranges.

## 1.8-V LVTTL Normal and Wide Voltage Ranges (EIA/JEDEC Standard EIA/JESD8-7)

The 1.8-V I/O standard is used for 1.8-V LVTTL applications. This standard defines the DC interface parameters for high-speed, low-voltage, non-terminated digital circuits driving or being driven by other 1.8-V parts. The input and output voltage ranges are:

- The 1.8-V normal and wide range input standards specify an input voltage range of  $-0.3 \text{ V} \leq V_I \leq 2.25 \text{ V}$ .
- The normal range minimum  $V_{OH}$  requirement is  $V_{CCIO} - 0.45 \text{ V}$ .
- The wide range minimum  $V_{OH}$  requirement is  $V_{CCIO} - 0.2 \text{ V}$ .

The 1.8-V standard does not require input reference voltages or board terminations. Cyclone devices support input and output levels for both normal and wide 1.8-V LVTTL ranges.

## 1.8-V LVC MOS Normal and Wide Voltage Ranges (EIA/JEDEC Standard EIA/JESD8-7)

The 1.8-V I/O standard is used for 1.8-V LVC MOS applications. This standard defines the DC interface parameters for high-speed, low-voltage, non-terminated digital circuits driving or being driven by other 1.8-V devices. The input and output voltage ranges are:

- The 1.8-V normal and wide range input standards specify an input voltage range of  $-0.3 \text{ V} \leq V_I \leq 2.25 \text{ V}$ .
- The normal range minimum  $V_{OH}$  requirement is  $V_{CCIO} - 0.45 \text{ V}$ .
- The wide range minimum  $V_{OH}$  requirement is  $V_{CCIO} - 0.2 \text{ V}$ .

The 1.8-V standard does not require input reference voltages or board terminations. Cyclone devices support input and output levels for both normal and wide 1.8-V LVCMOS ranges.

### 1.5-V LVCMOS Normal and Wide Voltage Ranges (EIA/JEDEC Standard JESD8-11)

The 1.5-V I/O standard is used for 1.5-V applications. This standard defines the DC interface parameters for high-speed, low-voltage, non-terminated digital circuits driving or being driven by other 1.5-V devices. The input and output voltage ranges are:

- The 1.5-V normal and wide range input standards specify an input voltage range of  $-0.3 \text{ V} \leq V_I \leq 1.9\text{-V}$ .
- The normal range minimum  $V_{OH}$  requirement is 1.05 V.
- The wide range minimum  $V_{OH}$  requirement is  $V_{CCIO} - 0.2\text{-V}$ .

The 1.5-V standard does not require input reference voltages or board terminations. Cyclone devices support input and output levels for both normal and wide 1.5-V LVCMOS ranges.

### 3.3-V (PCI Special Interest Group (SIG) PCI Local Bus Specification Revision 2.2)

The PCI local bus specification is used for applications that interface to the PCI local bus, which provides a processor-independent data path between highly integrated peripheral controller components, peripheral add-in boards, and processor/memory systems. The conventional PCI specification revision 2.2 defines the PCI hardware environment including the protocol, electrical, mechanical, and configuration specifications for the PCI devices and expansion boards. This standard requires 3.3-V  $V_{CCIO}$ . The 3.3-V PCI standard does not require input reference voltages or board terminations.

The side I/O pins on all Cyclone devices (except the EP1C3 device) are fully compliant with the 3.3-V PCI Local Bus Specification Revision 2.2 and meet 32-bit/66-MHz operating frequency and timing requirements. The EP1C3 device supports the PCI I/O standard by using the LVTTL 16-mA setting and an external diode. The top and bottom I/O pins on all Cyclone devices support PCI by using the LVTTL 16-mA setting and an external diode.

Cyclone devices support PCI input and output levels on I/O banks 1 and 3 only. See “[Cyclone I/O Banks](#)” for more details and the IP MegaStore™ website.

**Table 8–2** lists the specific Cyclone devices that support 64- and 32-bit PCI at 66 MHz.

<b>Table 8–2. Cyclone 66-MHz PCI Support</b>			
<b>Device</b>	<b>Package</b>	<b>-6 and -7 Speed Grades</b>	
		<b>64 Bit</b>	<b>32 Bit</b>
EP1C4	324-pin FineLine BGA	✓	✓
	400-pin FineLine BGA	✓	✓
EP1C6	240-pin PQFP	—	✓
	256-pin FineLine BGA	—	✓
EP1C12	324-pin FineLine BGA	✓	✓
EP1C20	324-pin FineLine BGA	✓	✓
	400-pin FineLine BGA	✓	✓

**Table 8–3** lists the specific Cyclone devices that support 64- and 32-bit PCI at 33 MHz.


<b>Table 8–3. Cyclone 33-MHz PCI Support</b>			
<b>Device</b>	<b>Package</b>	<b>-6, -7 and -8 Speed Grades</b>	
		<b>64 Bit</b>	<b>32 Bit</b>
EP1C4	324-pin FineLine BGA	✓	✓
	400-pin FineLine BGA	✓	✓
EP1C6	240-pin PQFP	—	✓
	256-pin FineLine BGA	—	✓
EP1C12	240-pin PQFP	—	✓
	256-pin FineLine BGA	—	✓
	324-pin FineLine BGA	✓	✓
EP1C20	324-pin FineLine BGA	✓	✓
	400-pin FineLine BGA	✓	✓

## SSTL-3 Class I and II (EIA/JEDEC Standard JESD8-8)


The SSTL-3 I/O standard is a 3.3-V memory bus standard used for applications such as high-speed SDRAM interfaces. This standard defines the input and output specifications for devices that operate in the SSTL-3 logic switching range of 0.0 to 3.3 V. The SSTL-3 standard specifies an input voltage range of  $-0.3 \leq V_I \leq V_{CCIO} + 0.3$  V.

SSTL-3 requires a 1.5-V  $V_{REF}$  and a 1.5-V  $V_{TT}$  to which the series and termination resistors are connected (see Figures 8-1 and 8-2). In typical applications, both the termination voltage and reference voltage track the output supply voltage.

**Figure 8-1. SSTL-3 Class I Termination**





**Figure 8-2. SSTL-3 Class II Termination**



Cyclone devices support both input and output SSTL-3 Class I and II levels.

## SSTL-2 Class I and II (EIA/JEDEC Standard JESD8-9A)

The SSTL-2 I/O standard is a 2.5-V memory bus standard used for applications such as high-speed double data rate (DDR) SDRAM interfaces. This standard defines the input and output specifications for devices that operate in the SSTL-2 logic switching range of 0.0-V to 2.5-V. This standard improves operation in conditions where a bus must be isolated from large stubs. The SSTL-2 standard specifies an input voltage range of  $-0.3 \leq V_I \leq V_{CCIO} + 0.3$  V. SSTL-2 requires a  $V_{REF}$  value of 1.25 V and a  $V_{TT}$  value of 1.25 V connected to the series and termination resistors (see Figures 8-3 and 8-4).

**Figure 8–3. SSTL-2 Class I Termination****Figure 8–4. SSTL-2 Class II Termination**

Cyclone devices support both input and output SSTL-2 Class I and II levels.

### **LVDS (ANSI/TIA/EIA Standard ANSI/TIA/EIA-644)**

The LVDS I/O standard is a differential high-speed, low-voltage swing, low-power, general-purpose I/O interface standard. This standard is used in applications requiring high-bandwidth data transfer, backplane drivers, and clock distribution. The ANSI/TIA/EIA-644 standard specifies LVDS transmitters and receivers capable of operating at recommended maximum data signaling rates of 655 Mbps. Devices can operate at slower speeds if needed however, and there is a theoretical maximum of 1.923 Gbps. Due to the low-voltage swing of the LVDS I/O standard, the electromagnetic interference (EMI) effects are much smaller than CMOS, TTL, and PECL. This low EMI makes LVDS ideal for applications with low EMI requirements or noise immunity requirements. The LVDS standard specifies a differential output voltage range of  $250 \text{ mV} \leq V_{\text{OD}} \leq 550 \text{ mV}$ .


The Cyclone device family meets the ANSI/TIA/EIA-644 standard and is LVDS-compatible but, unlike previous products with LVDS support, Cyclone does not have dedicated SERDES or LVDS drivers. While external resistors are required for LVDS output support, Cyclone does have direct LVDS-compatible input support throughout the device. This

flexible approach to LVDS support allows LVDS compatibility on every bank of the Cyclone device at speeds up to 640 Mbps. (Contact Altera Applications for the latest LVDS specification).

### Differential SSTL-2 - EIA/JEDEC Standard JESD8-9A

The differential SSTL-2 I/O standard is a 2.5-V standard used for applications such as high-speed DDR SDRAM clock interfaces. This standard supports differential signals in systems using the SSTL-2 standard and supplements the SSTL-2 standard for differential clocks. The differential SSTL-2 standard specifies an input voltage range of  $-0.3 \text{ V} \leq V_I \leq V_{CCIO} + 0.3\text{-V}$ . The differential SSTL-2 standard does not require an input reference voltage differential. See [Figure 8-5](#) for details on differential SSTL-2 termination. Cyclone devices support output clock levels for differential SSTL-2 class II operation.

**Figure 8-5. SSTL-2 Class II Differential Termination**



For more details about the I/O standards discussed in this section, refer to the [Cyclone FPGA Family Data Sheet](#) section of the [Cyclone Device Handbook](#).


## Cyclone I/O Banks

The I/O pins on Cyclone devices are grouped together into I/O banks and each bank has a separate power bus. This permits designers to select the preferred I/O standard for a given bank enabling tremendous flexibility in the Cyclone device's I/O support.

Each Cyclone device supports four I/O banks regardless of density. Similarly, each device I/O pin is associated with one of these specific, numbered I/O banks. To accommodate voltage-referenced I/O

standards, each Cyclone I/O bank supports three V<sub>REF</sub> pins (see [Figure 8–6](#)). In the event these pins are not used as V<sub>REF</sub> pins, they may be used as regular I/O pins.

**Figure 8–6. Cyclone Power Bank and V<sub>REF</sub> Arrangement**



Additionally, each Cyclone I/O bank has its own V<sub>CCIO</sub> pins. Any single I/O bank must have only one V<sub>CCIO</sub> setting from among 1.5-V, 1.8-V, 2.5-V or 3.3-V. Although there can only be one V<sub>CCIO</sub> voltage, Cyclone devices permit additional input signaling capabilities as shown in [Table 8–4](#).

**Table 8–4. Acceptable Input Levels for LVTTL/LVCMOS Note (1) (Part 1 of 2)**

Bank V <sub>CCIO</sub>	Acceptable Input Levels			
	3.3-V	2.5-V	1.8-V	1.5-V
3.3-V	✓	✓	—	—
2.5-V	✓	✓	—	—
1.8-V	✓(2)	✓(2)	✓	✓

**Table 8–4. Acceptable Input Levels for LVTT/LVCMOS Note (1) (Part 2 of 2)**

Bank $V_{CCIO}$	Acceptable Input Levels			
	3.3-V	2.5-V	1.8-V	1.5-V
1.5-V	✓(2)	✓(2)	✓	✓

**Notes to Table 8–4:**

- (1) For SSTL and LVDS I/O Standard, input buffers are powered by  $V_{CCINT}$  and not  $V_{CCIO}$ . Hence, input buffers can accept input levels of 3.3 V or 2.5 V regardless of  $V_{CCIO}$  level for both SSTL and LVDS I/O Standard.
- (2) These input values overdrive the input buffer, so the pin leakage current is slightly higher than the default value. Check **Allow voltage overdrive for LVTT/LVCMOS input pins** in Settings > Device > Device and Pin Options > Pin Placement tab to allow input pins with LVTT or LVCMOS I/O standards to be placed by the Quartus II software inside an I/O bank with a lower  $V_{CCIO}$  voltage than the voltage specified by the pins.




For more information about acceptable input levels, refer to [Using Cyclone Devices in Multiple-Voltage Systems](#) chapter in the *Cyclone Device Handbook*.

Any number of supported single-ended or differential standards can be simultaneously supported in a single I/O bank as long as they use compatible  $V_{CCIO}$  levels for input and output pins. For example, an I/O bank with a 2.5-V  $V_{CCIO}$  setting can support 2.5-V LVTT inputs and outputs, 2.5-V LVDS-compatible inputs and outputs, and 3.3-V LVCMOS inputs only.

Voltage-referenced standards can be supported in an I/O bank using any number of single-ended or differential standards as long as they use the same  $V_{REF}$  and a compatible  $V_{CCIO}$  value. For example, if you choose to implement both SSTL-3 and SSTL-2 in your Cyclone device, I/O pins using these standards—because they require different  $V_{REF}$  values—must be in different banks from each other. However, SSTL-3 and 3.3-V LVCMOS could be supported in the same bank with the  $V_{CCIO}$  set to 3.3-V and the  $V_{REF}$  set to 1.5-V.

See “[Pad Placement and DC Guidelines](#)” on page 8–14 for more information.

All four I/O banks support all of the I/O standards with the exception of PCI, which is only supported on banks 1 and 3 (see [Figure 8–7](#)).

**Figure 8–7. I/O Standards Supported in Cyclone Devices** *Notes (1), (2)***Notes to Figure 8–7**

- (1) EP1C3 devices support PCI by using the LVTTL 16-mA I/O standard and drive strength assignments in the Quartus II software. The device requires an external diode for PCI compliance.
- (2) The EP1C3 device in the 100-pin thin quad flat pack (TQFP) package does not have support for a PLL LVDS-compatible input or an external clock output.

## Programmable Current Drive Strength

The Cyclone device I/O standards support various output current drive settings as shown in [Table 8–5](#). These programmable drive-strength settings are a valuable tool in helping decrease the effects of simultaneously switching outputs (SSO) in conjunction with reducing system noise. The supported settings ensure that the device driver meets the specifications for  $I_{OH}$  and  $I_{OL}$  of the corresponding I/O standard.

These drive-strength settings are programmable on a per-pin basis (for output and bidirectional pins only) using the Quartus II software. To modify the current strength of a particular pin, refer to [“Programmable Drive Strength Settings”](#).

**Table 8–5. Programmable Drive Strength**

I/O Standard (1)	$I_{OH}/I_{OL}$ Current Strength Setting (2)
3.3-V LVTTL	24, 16, 12, 8, 4 mA
3.3-V LVC MOS	12, 8, 4, 2 mA
2.5-V LVTTL/LVC MOS	16, 12, 8, 2 mA
1.8-V LVTTL/LVC MOS	12, 8, 2 mA
1.5-V LVC MOS	8, 4, 2 mA

**Notes to Table 8–5:**

- (1) The Quartus II software default current setting is the maximum setting for each I/O standard.
- (2) SSTL 2 class I and II, SSTL 3 class I and II, and PCI do not support programmable drive strength.

## Hot Socketing

Cyclone devices support any power-up or power-down sequence ( $V_{CCIO}$  and  $V_{CCINT}$ ) to facilitate hot socketing. You can drive signals into the device before or during power-up or power-down without damaging the device. Cyclone devices will not drive out until the device is configured and has attained proper operating conditions.

You can power up or power down the  $V_{CCIO}$  and  $V_{CCINT}$  pins in any sequence. The power supply ramp rates can range from 100 ns to 100 ms. All  $V_{CC}$  supplies must power down within 100 ms of each other to prevent I/O pins from driving out. Additionally, during power-up, the I/O pin capacitance is less than 15 pF and the clock pin capacitance is less than 20 pF.

- The hot socketing DC specification is  $|I_{IOPIN}| < 300 \mu A$ .
- The hot socketing AC specification is  $|I_{IOPIN}| < 8 \text{ mA}$  for 10 ns or less.

## I/O Termination

The majority of the Cyclone I/O standards are single-ended, non-voltage-referenced I/O standards and, as such, the following I/O standards do not specify a recommended termination scheme:

- 3.3-V LVTTL / LVC MOS
- 2.5-V LVTTL / LVC MOS
- 1.8-V LVTTL / LVC MOS
- 1.5-V LVC MOS
- 3.3-V PCI

The Cyclone device family does not feature on-chip I/O termination resistors.

## Voltage-Referenced I/O Standard Termination

Voltage-referenced I/O standards require both an input reference voltage,  $V_{REF}$ , and a termination voltage,  $V_{TT}$ . An external pull up to  $V_{TT}$  must be provided to the Cyclone device as the device does not have  $V_{TT}$  pins. The reference voltage of the receiving device tracks the termination voltage of the transmitting device.

For more information on termination for voltage-referenced I/O standards, refer to “[Supported I/O Standards](#)”.

## Differential I/O Standard Termination

Differential I/O standards typically require a termination resistor between the two signals at the receiver. The termination resistor must match the differential load impedance of the bus.

LVDS and RSDS are the only differential I/O standards supported by Cyclone devices. For information on LVDS termination and RSDS termination, refer to the *LVDS Receiver and Transmitter Termination* and *RSDS I/O Standard Support in Cyclone Devices* sections, respectively, in the *High-Speed Differential Signaling in Cyclone Devices* chapter in the *Cyclone Device Handbook*.

# Pad Placement and DC Guidelines

This section provides pad placement guidelines for the programmable I/O standards supported by Cyclone devices and includes essential information for designing systems using the devices' selectable I/O capabilities. This section also discusses the DC limitations and guidelines.

## Differential Pad Placement Guidelines

In order to maintain an acceptable noise level on the VCCIO supply, there are restrictions on placement of single-ended I/O pads in relation to differential pads. Use the following guidelines for placing single-ended pads with respect to differential pads in Cyclone devices.

- Single-ended inputs may be only be placed four or more pads away from a differential pad.
- Single-ended outputs and bidirectional pads may only be placed five or more pads away from a differential pad.



The Quartus II software generates an error message for illegally placed pads.

## V<sub>REF</sub> Pad Placement Guidelines

In order to maintain an acceptable noise level on the V<sub>CCIO</sub> supply and to prevent output switching noise from shifting the V<sub>REF</sub> rail, there are restrictions on the placement of single-ended voltage referenced I/Os with respect to V<sub>REF</sub> pads and V<sub>CCIO</sub>/GND pairs. Please use the following guidelines for placing single-ended pads in Cyclone devices.

### *Input Pads*

Each V<sub>REF</sub> pad supports a maximum of 40 input pads with up to 20 on each side of the V<sub>REF</sub> pad. This is irrespective of V<sub>CCIO</sub>/GND pairs.

### *Output Pads*

When a voltage referenced input or bidirectional pad does not exist in a bank, there is no limit to the number of output pads that can be implemented in that bank. When a voltage referenced input exists, each V<sub>CCIO</sub>/GND pair supports 9 outputs for Fineline BGA® packages or 4 outputs for quad flat pack (QFP) packages. Any output pads must be placed greater than 1 pad away from your V<sub>REF</sub> pad to maintain acceptable noise levels.

### *Bidirectional Pads*

Bidirectional pads must satisfy input and output guidelines simultaneously. If the bidirectional pads are all controlled by the same OE and there are no other outputs or voltage referenced inputs in the bank, then there is no case where there is a voltage referenced input active at the same time as an output. Therefore, the output limitation does not apply. However, since the bidirectional pads are linked to the same OE, the bidirectional pads will all act as inputs at the same time. Therefore, the input limitation of 40 input pads (20 on each side of your V<sub>REF</sub> pad) will apply.

If the bidirectional pads are all controlled by different output enables (OE) and there are no other outputs or voltage referenced inputs in the bank, then there may be a case where one group of bidirectional pads is acting as inputs while another group is acting as outputs. In such cases, apply the formulas shown in [Table 8–6](#).

<b><i>Table 8–6. Input-Only Bidirectional Pad Limitation Formulas</i></b>	
<b>Package Type</b>	<b>Formula</b>
FineLine BGA	(Total number of bidirectional pads) - (Total number of pads from the smallest group of pads controlled by an OE) $\leq 9$ (per VCCIO/GND pair)
QFP	(Total number of bidirectional pads) - (Total number of pads from the smallest group of pads controlled by an OE) $\leq 4$ (per VCCIO/GND pair).

Consider an FineLine BGA package with 4 bidirectional pads controlled by OE1, 4 bidirectional pads controlled by OE2, and 2 bidirectional pads controlled by OE3. If OE1 and OE2 are active and OE3 is inactive, there are 10 bidirectional pads, but it is safely allowable because there would be 8 or fewer outputs per VCCIO/GND pair.

When at least one additional voltage referenced input and no other outputs exist in the same  $V_{REF}$  bank, the bidirectional pad limitation applies in addition to the input and output limitations. See the following equation.

$$(Total\ number\ of\ bidirectional\ pads) + (Total\ number\ of\ input\ pads) \leq 40 \\ (20\ on\ each\ side\ of\ your\ V_{REF}\ pad)$$

 The bidirectional pad limitation applies to both Fineline BGA packages and QFP packages.

After applying the equation above, apply one of the equations in [Table 8–7](#), depending on package type.

<b><i>Table 8–7. Bidirectional Pad Limitation Formulas (Where <math>V_{REF}</math> Inputs Exist)</i></b>	
<b>Package Type</b>	<b>Formula</b>
FineLine BGA	(Total number of bidirectional pads) $\leq 9$ (per VCCIO/GND pair)
QFP	(Total number of bidirectional pads) $\leq 4$ (per VCCIO/GND pair)

When at least one additional output exists but no voltage referenced inputs exist, apply the appropriate formula from [Table 8–8](#).

**Table 8–8. Bidirectional Pad Limitation Formulas (Where  $V_{REF}$  Outputs Exist)**

Package Type	Formula
FineLine BGA	(Total number of bidirectional pads) + (Total number of additional output pads) - (Total number of pads from the smallest group of pads controlled by an OE) $\leq 9$ (per VCCIO/GND pair)
QFP	(Total number of bidirectional pads) + (Total number of additional output pads) - (Total number of pads from the smallest group of pads controlled by an OE) = 4 (per VCCIO/GND pair)

When additional voltage referenced inputs and other outputs exist in the same  $V_{REF}$  bank, then the bidirectional pad limitation must again simultaneously adhere to the input and output limitations. As such, the following rules apply:

*Total number of bidirectional pads + Total number of input pads  $\leq 40$  (20 on each side of your  $V_{REF}$  pad).*



The bidirectional pad limitation applies to both Fineline BGA packages and QFP packages.

After applying the equation above apply one of the equations in [Table 8–9](#), depending on package type.

**Table 8–9. Bidirectional Pad Limitation Formulas (Multiple  $V_{REF}$  Inputs and Outputs)**

Package Type	Formula
FineLine BGA	(Total number of bidirectional pads) + (Total number of output pads) $\leq 9$ (per VCCIO/GND pair)
QFP	(Total number of bidirectional pads) + (Total number of output pads) $\leq 4$ (per VCCIO/GND pair)

Each I/O bank can only be set to a single  $V_{CCIO}$  voltage level and a single  $V_{REF}$  voltage level at a given time. Pins of different I/O standards can share the bank if they have compatible  $V_{CCIO}$  values (see [Table 8–4](#) for more details).

In all cases listed above, the Quartus II software generates an error message for illegally placed pads.

## DC Guidelines

There is a current limit of 320 mA per 16 consecutive output pins, as shown by the following equation:

$$\sum_{\text{pin}}^{\text{pin} + 15} I_{\text{pin}} < 320 \text{ mA}$$

**Table 8–10.** shows the current allowed per pin by select I/O standards as measured under the standard's defined loading conditions. PCI, LVTTL, LVCMOS, and other supported I/O standards not shown in the table do not have standardized loading conditions. As such, the current allowed per pin in a series-loaded condition for these standards is considered negligible.

**Table 8–10. I/O Standard DC Specification**

Pin I/O Standard	I Pin (mA)	
	3.3-V V <sub>CCIO</sub>	2.5-V V <sub>CCIO</sub>
SSTL-3 Class I	8	N/A
SSTL-3 Class II	16	N/A
SSTL-2 Class I	N/A	8.1
SSTL-2 Class II	N/A	16.4
LVDS	N/A	

## Quartus II Software Support

Use the Quartus II software to specify which programmable I/O standards to use for Cyclone devices. This section describes Quartus II implementation, placement, and assignment guidelines, including:

- Settings
- Device and pin options
- Assigning pins
- Programmable drive strength settings
- I/O banks in the floorplan view
- Auto placement and verification

### Settings

The Settings dialog box (Assignments menu) includes options allowing you to set a default I/O standard, optimize for I/O placement, assign I/O pins, and numerous other I/O-related options. The most pertinent user features are described in detail below.


### *Device and Pin Options*

To access Device and Pin Options, choose **Settings** from Assignments menu. From **Settings** dialog box, click **Device and Pin Options**. There are numerous categories in the Device and Pin Options dialog box, including General, Configuration, Programming Files, Unused Pins, Dual-Purpose Pins, and Voltage. Similarly, each of these categories contains settings vital to the device operation such as the default I/O standard applied to the device (Voltage tab), how to reserve all unused pins (Unused Pins tab), specify the capacitive load (in picofarads (pF)) on output pins for each I/O standards (Capacitive Loading tab), and whether or not the device should enable a device-wide reset (General tab).

### *Assigning Pins*

Assuming a specific device has been chosen in the available devices list in the Device Settings dialog box (Assignments menu), clicking **Pin Planner** provides the device's pin settings and pin assignments (see [Figure 8–8](#)). You can view, add, remove and update pin settings in the Pin Planner window. The information for each pin includes:

- Node Name
- Direction
- Location
- I/O Bank
- V<sub>ref</sub> Group
- I/O Standard
- Reserved
- Group

**Figure 8–8. Assign Pins**

You can use **Filter** in the Pin Planner window to list assigned, unassigned, input, output, bidirectional or all pins.

When you assign an I/O standard that requires a reference voltage to an I/O pin, the Quartus II software automatically assigns VREF pins. Refer to Quartus II Help for instructions on how to use an I/O standard for a pin.

### *Programmable Drive Strength Settings*

To specify programmable drive strength settings, perform the following steps:

1. Choose **Assignment Editor** (Assignments menu).
2. Under **To** field in the **Assignment Editor** box, right-click on a new row. Select **Node Finder**. Click **List** in the **Node Finder** window. Then select the output or bidirectional pin for which you will specify the current strength.
3. Set the **Assignment Name** field to **Current Strength** (accepts wildcards/groups), then enter the desired value in the **Value** field.
4. Select **Yes** under **Enabled** field to enable the selected current strength.


The Quartus II software displays the entire range of drive strength choices. While the Quartus II software does not prohibit you from specifying any of these for your I/O pin, not every setting is supported by every I/O standard. See [Table 8–5](#) for supported combinations.

### *I/O Banks in the Floorplan View*

View the arrangement of the device I/O banks by choosing **Timing Closure Floorplan** (Assignments View menu) with the Floorplan View displayed (see [Figure 8–9](#)). Pins that belong to the same I/O bank must use the same  $V_{CCIO}$  voltage. You can assign multiple I/O standards to the I/O pins in any given I/O bank as long as the  $V_{CCIO}$  voltage of the desired I/O standards is the same.

A given bank can have up to three  $V_{REF}$  signals, and each signal can support one voltage-referenced I/O standard. Each device I/O pin belongs to a specific, numbered I/O bank. By default, the **Show I/O Banks** option is enabled, allowing the I/O banks to be displayed as color coded (See [Figure 8–9](#)).

**Figure 8–9. Floorplan View Window**



### *Auto Placement and Verification of Selectable I/O Standards*

The Quartus II software automatically verifies the placement for all I/O and VREF pins and performs the following actions:

- Automatically places I/O pins of different V<sub>REF</sub> standards without pin assignments in separate I/O banks and enables the VREF pins of these I/O banks.
- Verifies that voltage-referenced I/O pins requiring different V<sub>REF</sub> levels are not placed in the same bank.
- Reports an error message if the current limit is exceeded for a Cyclone power bank (See “[DC Guidelines](#)”).
- Automatically assigns VREF pins and I/O pins such that the current requirements are met and I/O standards are placed properly.

## Conclusion

Cyclone device I/O capabilities enable system designers to keep pace with increasing design complexity utilizing a low-cost FPGA device family. Support for I/O standards including SSTL and LVDS compatibility allow Cyclone devices to fit into a wide variety of applications. The Quartus II software makes it easy to use these I/O standards in Cyclone device designs. After design compilation, the software also provides clear, visual representations of pads and pins and the selected I/O standards. Taking advantage of the support of these I/O standards in Cyclone devices will allow you to lower your design costs without compromising design flexibility or complexity.

## More Information

For more information about Cyclone devices refer to the following resources:

- [Cyclone FPGA Family Data Sheet](#) section of the *Cyclone Device Handbook*
- [Using Cyclone Devices in Multiple-Voltage Systems](#) chapter in the *Cyclone Device Handbook*
- [AN 75: High-Speed Board Designs](#)

## References

For more information on the I/O standards referred to in this document, see the following sources:

- Stub Series Terminated Logic for 2.5-V (SSTL-2), JESD8-9A, Electronic Industries Association, December 2000.
- 1.5-V +/- 0.1-V (Normal Range) and 0.9-V - 1.6-V (Wide Range) Power Supply Voltage and Interface Standard for Non-terminated Digital Integrated Circuits, JESD8-11, Electronic Industries Association, October 2000.

- 1.8-V +/- 0.15-V (Normal Range) and 1.2-V - 1.95-V (Wide Range) Power Supply Voltage and Interface Standard for Non-terminated Digital Integrated Circuits, JESD8-7, Electronic Industries Association, February 1997.
- 2.5-V +/- 0.2-V (Normal Range) and 1.8-V to 2.7-V (Wide Range) Power Supply Voltage and Interface Standard for Non-terminated Digital Integrated Circuits, JESD8-5, Electronic Industries Association, October 1995.
- Interface Standard for Nominal 3-V / 3.3-V Supply Digital Integrated Circuits, JESD8-B, Electronic Industries Association, September 1999.
- PCI Local Bus Specification, Revision 2.2, PCI Special Interest Group, December 1998.
- Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits, ANSI/TIA/EIA-644, American National Standards Institute/Telecommunications Industry/Electronic Industries Association, October 1995.

## Referenced Documents

This chapter references the following documents:

- *AN 75: High-Speed Board Designs*
- *Cyclone FPGA Family Data Sheet* section of the *Cyclone Device Handbook*
- *High-Speed Differential Signaling in Cyclone Devices* chapter in the *Cyclone Device Handbook*
- *Using Cyclone Devices in Multiple-Voltage Systems* chapter in the *Cyclone Device Handbook*

## Document Revision History

Table 8–11 shows the revision history for this chapter.

<b>Table 8–11. Document Revision History</b>		
Date and Document Version	Changes Made	Summary of Changes
May 2008 v1.6	Minor textual and style changes. Added “Referenced Documents” section.	—
January 2007 v1.5	<ul style="list-style-type: none"> <li>● Added document revision history.</li> <li>● Removed references to “compiler” settings and updated information in “Quartus II Software Support” section.</li> <li>● Updated <a href="#">Figure 8–8</a> and the following handpara note.</li> <li>● Updated procedure in “Programmable Drive Strength Settings” section.</li> <li>● Minor update in “I/O Banks in the Floorplan View”.</li> </ul>	—

August 2005 v1.4	Minor updates.	—
February 2005 v1.3	<ul style="list-style-type: none"><li>● Updated information concerning hot socketing AC specifications.</li><li>● Updated the notes to Figures 8-13 through 8-20.</li><li>● Updated text in the Output Pads section. Changed 2 pads away to 1.</li></ul>	—
October 2003 v1.2	Updated the 3.3-V (PCI Special Interest Group (SIG) PCI Local Bus Specification Revision 2.2) section.	—
September 2003 v1.1	Updated LVDS data rates to 640 Mbps from 311 Mbps.	—
May 2003 v1.0	Added document to Cyclone Device Handbook.	—