MAX[®] 10 FPGA Product Table



Version 2024.02.29

Product Line		10M02	10M04	10M08	10M16	10M25	10M40	10M50
		101-102	101104			101-125	101-140	50
LEs (K)		2	4	8	16	25	40	50
Block memory (Kb)		108	189	378	549	675	1,260	1,638
User flash memory ¹ (KB)		12	16 – 156	32 - 172	32 – 296	32-400	64 - 736	64 - 736
18 x 18 multipliers		16	20	24	45	55	125	144
PLLs ²		1, 2	1, 2	1, 2	1, 4	1, 4	1, 4	1, 4
Internal configuration		Single	Dual	Dual	Dual	Dual	Dual	Dual
Analog-to-digital converter (ADC), temperature sensing diode (TSD) ³		-	1, 1	1, 1	1, 1	2,1	2,1	2,1
External memory interface (EMIF)		Yes ⁴	Yes ⁴	Yes ⁴	Yes ⁵	Yes ⁵	Yes ⁵	Yes ⁵
Package Opt	ions and I/O Pins: Feature Set Options, GPIO, True LVDS Transr	nitter ⁹ /Receiver ⁹						
V36 (D)6	WLCSP (3 mm, 0.4 mm pitch)	C, 27, 3/10	-	-	-	_	_	-
V81(S)	WLCSP (4 mm, 0.4 mm pitch)			L, 58, 7/25				
V81 (D)7	WLCSP (4 mm, 0.4 mm pitch)	-	-	C/F, 56, 7/25	-	-	-	-
Y180 (S)	WLCSP (6x5 mm, 0.35 mm pitch)				L, 125, 10/53			
E144 (S) ⁶	EQFP (22 mm, 0.5 mm pitch)	C, 101, 7/45	C/A, 101, 10/41	C/A, 101, 10/41	C/A, 101, 10/41	C/A, 101, 10/41	C/A, 101, 10/42	C/A, 101, 10/42
M153 (S)	MBGA (8 mm, 0.5 mm pitch) [®]	C, 112, 9/49	C/A, 112, 9/49	C/A, 112, 9/49	-	-	-	-
U169 (S)	UBGA (11 mm, 0.8 mm pitch)	C, 130, 9/58	C/A, 130, 9/58	C/A, 130, 9/58	C/A, 130, 9/58	-	-	-
U324 (S)	UBGA (15 mm, 0.8 mm pitch)	C, 246, 15/114	C/A, 246, 15/114	C/A, 246, 15/114	C/A, 246, 15/114			
U324(D)	UBGA (15 mm, 0.8 mm pitch)	C, 160, 9/73	C/A, 246, 15/114	C/A, 246, 15/114	C/A, 246, 15/114	-	-	-
F256(D)	FBGA (17 mm, 1.0 mm pitch)	-	C/A, 178, 13/80					
F484(D)	FBGA (23 mm, 1.0 mm pitch)	-	-	C/A, 250, 15/116	C/A, 320, 22/151	C/A, 360, 24/171	C/A, 360, 24/171	C/A, 360, 24/171
F672(D)	FBGA (27 mm, 1.0 mm pitch)	-	-	-	-	-	C/A, 500, 30/241	C/A, 500, 30/241

Notes:

1. Additional user flash may be available, depending on configuration options.

2. The number of PLLs available is dependent on the package option.

3. Availability of the ADC or TSD varies by package type. Smaller pin-count packages do not have access to the ADC hard IP.

4. SRAM only.

5. SRAM, DDR3 SDRAM, DDR2 SDRAM, or LPDDR2.

Indicates pin migration.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

6. "D" = Dual power supply (1.2 V/2.5 V), "S" = Single power supply (3.3 V or 3.0 V).

7. V81 package does not support analog feature set. 10M08 V81 F devices support dual image with RSU.

8. "Easy PCB" utilizes 0.8 mm PCB design rules.

9. Some LVDS channels at bottom bank can be configured as TX or RX, refer to the Intel MAX 10 High-Speed LVDS I/O User Guide for details.

10. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.