# 40Gbps Ethernet Hardware Demo Quick Starter Guide



MEASURABLE ADVANTAGE M

© 2013 Altera Corporation—Confidential

## **Download Design From AlteraWiki**

# Download Zipped Design from this link

<u>http://www.alterawiki.com/wiki/40Gbps\_Ethernet\_MACPHY\_IP\_Hardware\_D</u>
 <u>emo\_Design\_using\_QSFP</u>

## Unzip the compressed package

- There is a Quartus Archived design
- The directory "run\_system\_console" contains TCL scripts for this Demo





#### **Start Quartus II and Load Project**

- Start Quartus II software 13.0 production release
- Click "Open Existing Project"
- Open "alt\_e40\_qsfp\_top\_051613.qar"



MEASURABLE ADVANTAGE \*\*

© 2013 Altera Corporation—Confidential

# **Open SignalTap II Logic Analyzer**

Click "Files"

# Double Click "alt\_e40\_qsfp\_top.stp"





#### **Program the Device**

- Clicking "Program Device" button will program alt\_e40\_qsfp\_top.sof into Stratix V FGPA
- Click "Autorun Analysis"

stance Manag	er: 🛃 🔊 📜 🛃	Ready to acqui	re			) ×	JTAG Chain Configuration: JTAG ready		
tance	Status LEs	: 2560	Memory: 94208	Small: 0/0	Medium: 5/2560	Large:	Hardware: USB-Blaster on SJ-SZHU-530 [USB-0]	•	Setu
😤 auto_sig	j Not running 256	0 cells	94208 bits	0 blocks	5 blocks	0Ы			_
							Device: @1+ 555XEA 7+(1 2 2ES 3 3ES)/ (0x029030DD)	<b></b>	Scan (
							>> SOF Manage: 🚵 🔳 )51613/alt_e40_qsfp_top_051613_res	stored/alt_e40_qsfp	o_top.s
log: 2013/05	/17 11:37:50 #0	-							
Type Alias	Name	74 Value 75	196 200	204 208	212 216	220	0 224 228 232 236 240 244 2	48 252	256
5		FDh	A4h/6Ch/4Ch/65	h)(3Eh)()()(92h)	C3h/D2h/02h/21	2Eh/9Ał	hXXXXXX30hX87hX1BhXD1hXXAChX0DhXXXXD7hXBBhX91h	C5h 2Bh F5h CC	<u>chXX</u>
€9	Ⅲ I4_tx_empty	00h	00h	X15hX	00h	X06hX	00h X10hX 00h X14hX 00h	X15	5h) 00
B	I4_tx_startofpacket	0							
R.	I4_tx_endofpacket	0							
B	I4_tx_valid	1							
5	ket_gen tx_data[07]	00h					00h		
6	:packet_gen∣tx_empty	00h					00h		
R O	t_gen:packet_gen tx_sop	0							
R	t_gen:packet_gen tx_eop	0							
R	gen:packet_gen tx_ready	0							
R	gen:packet_gen tx_valid	0							
5	r l4_rx_data[248255]	6Bh	XXFFhX6FhX	FFh 8Dh 9Ch FF	h/C5h/91h/C0h/	1hX XFFh	h\9Fh\D9h\D8h\FAh\0Bh\A4h\1Eh\D7h\_\FFh\18h\_\FFh\4Dh\E	0hXFFhX83hXFFhX	(C6h)
6	40:ior l4_rx_data[07]	( 6Ah	04h39hE	)7h (49h)(4Ch)(58h	ECh 8Fh A6h	18h) CCh	X3EhXA1hX57hXFAhXC1hX2DhXAChXFFhX CEh XD2hX 98h X2FhX6	AhXFChX46hX2FhX	(89h)(
5	. empty ::	00h	XX 00h XX	<u> </u>	00h		00h XX_00h XX_00h X0	4h\00h\04h\(	00h
<u>R</u>	40:ior l4_rx_startofpacket	0							
R	40:ior l4_rx_endofpacket	0		□					
R	gen_40:ior I4_rx_error	0							
R	gen_40:ior I4_rx_fcs_error	0							
B	gen_40:ior l4_rx_fcs_valid	0							
R	gen_40:ior l4_rx_valid	1			ىىرىر				ŗIJ
B	chk:pkt_chk length_error	0							
R	pkt_chk:pkt_chk pkt_error	1			_	_			
B	hk:pkt_chk pkterror_valid	0	<u></u>				<u></u>		
R	pkt_chk:pkt_chk pld_error	1							
R .	kt_chk:pkt_chk seq_error	1							
<b>b</b>	chk:pkt_chk pkt_seq	6111h	0293h X 7505	h X E0D8h	X 86591		X 26CDh X DBCFh X 00	99h X B2FDh X	(7930
5	et_gen pktsend_state.000	1							
5	pktsend_state.PRELOAD	0	•				III		
	Cabur								



#### **Start System Console**

## Start Qsys from Quartus II menu

– Tools -> Qsys

## Start System Console from Qsys menu

Tools -> System Console



## **40Gbps Hardware Demo System Console Control Panels**

#### There are four system console control panels

- Packet Generator
- Pa
- Sy
- Sy

<ul> <li>Packet Monitor</li> </ul>			Sof	Reset both MAC and	PHY Res	et Packet Generators	s Reset Packs	et Statistics Counter		
<ul> <li>System Control</li> </ul>	PacketGenerator PacketMonitor	SystemControl Sy	Loopback	Mode Configuration	back Interna	l Serial Loopback ON	Internal Seria	Loopback OFF		
Suctor Monitor	Packet Error Statistics		MAC	Parallel Client Side RX	to TX Parallel	RX to TX Loopback ON	N Parallel RX to	TX Loopback OFF		
- System Monitor	Total RX CRC Errors	Total RX Length I	PRBS-9	Data Mode Configurati	on					
	0	0	• TX I	PacketGenerator Packet	tMonitor SystemC	ontrol SystemMonitor	r 🗆 🗙 📃	17	1	
PacketGenerator			PRBS-3	TX and RX Serial Cloc	ks and Core CLocks	in KHz				
	Packet Statistics		• TX I	TX Serial CLK CLK 257810	TXS	257811	TX Core CLK 312785	CLK_TXC	RX Core CLK CLK_RXC 312785	Update
	RX Packets Received		Error Ir							
	Total TX Transmitted	Total RX Receiv	• Lan	PLL and CDR Lock Status, Link and Interface Status: Locked when Green, Failed to Lock when Yellow						
Send Packets in Continuous Mode Send Random Send Random Packet Fixed Send Fixed Packet Send Fixed Packet	9365987170	9365987163	• Lan	PLL Locks TX PLL Lock SP PLL Lock	Interface TX Ready RX Ready	RX CDR Locks Lane3 Lane2 Lane1 Lane0	Word Locks Lane3 Lane2 Lane1 Lane0	AM Locks Lane3    Lanei Lane1    Lanei	Link Status 2 • TX Lane Stable 0 • RX Lane Deskewed	
Configure Fixed Size Packets Payload Overhead Config	TX Packets Transmitted			PCS Hardware Error			Phase C	ompensation and Parity	Frror	
Destination Address 0x123456 in each box	TX 64-Byte	TX 65 to 127-By	TX 65 to 127-Byte		RX Underflow Error      RX Overflow Error      Failure from Remote TX     RX Ph				se Compensation Error ORXL Parity Error	
0xdeadd1 0xdeadd0 Configure Destination Address 0:	1953549921	2912400804		TX Underflow I	Error 🧕 TX Overflo	w Error 🧧 High BER-Bit	Error Rate • TX P	hase Compensation Err	or OTXL Parity Error	
Source Address 0x123456 in each box Nu	TX 256 to 511-Byte	TX 512 to 1023	3-Byte	MAC Hardware Error						
0xfeadd1 0xfeadd0 Configure Source Address 2	1425719159	215957407	-,	MAC DOE Memory     ODE Command	Error	DOE Storage RAM Par	MAC TX an	d RX CRC dRAM CRC Error 🔹 RX	WriteRAM CRC Error	
Configure Payload Length/Type Field 0x1234				DOE Command	DOE Command FIFO Overflow     OX CRC FIFO OV			CFIFO Overlow 😐 RX	erlow • RX Inspector Parity	
0x0000 Configure Payload Length/Type Header 0	DY Darkets Dereived			Framing and BIP Erros in corresponding PCS-VLANE						
Configure Fixed Size Packets Generation Mode Confi	DV 64 Pute		ta	Framing Error		BIP Error		RX Aggregate		
Send Payload in sequential or fixed format	1053540021	2912400800	uc -	Ulane 3 Ulan	e 2 🛡 Lane 1 🛡 La	ne u V Lane 3 V	Lane 2 VLane 1 VLan	e U U UICH U DI		
Continuous Mode     A Burst Burst Mode	251210000			PRBS Error in corresponding PCS-VLANE						
	RX 256 to 511-Byte	RX 512 to 1023-	Byte	PRBS Error Flags     PCS-VLane 3	PCS-VLane 2	PCS-VLane 1     PC	CS-VLane 0 Check	PRBS Errors ON	Check PRBS Errors OFF	
	1425719158	215957406								
								/		
										ñ∜≜\.

PacketGenerator PacketMonitor SystemControl

System and MAC and PCS Soft Reset



# **Use System Monitor to Check System Working Condition**

#### main\_run.tcl auto checks all status twice after start

- First check could show some error indicator in RED
- Second check should show all GREEN
- System monitor does not auto check
- Click "Update" will check twice
- Right picture shows healthy normal system working condition

i dated for	tor SystemControl	SystemMonitor 🗖 🕽	<			
TX and RX Serial Clocks and	Core CLocks in KHz					
TX Serial CLK CLK_TXS	RX Serial	CLK CLK_RXS	TX Core CLK CL	K_TXC	RX Core CLK CLK_RXC	
257810	257811		312785		312785	Update
PLL and CDR Lock Status, I	ink and Interface Stat	tus: Locked when Gree	en, Failed to Lock wher	Yellow		
PLL Locks Inte	erface RX CD	R Locks Wo	ord Locks	AM Locks	Link Status	
TX PLL Lock     SP PLL Lock	TX Ready O La RX Ready O La	ne3 O Lane2 O ne1 O Lane0 O	Lane3 OLane2 Lane1 OLane0	● Lane3 ● Lane2 ● Lane1 ● Lane0	<ul> <li>TX Lane Stable</li> <li>RX Lane Deskewed</li> </ul>	
PCS Hardware Error						
Deskew FIFO Error RX Underflow Error TX Underflow Error	RX Overflow Error     TX Overflow Error	<ul> <li>Failure from Remote</li> <li>High BER-Bit Error F</li> </ul>	Phase Comp e TX	ensation and Parity E e Compensation Error e Compensation Error	RXL Parity Error     TXL Parity Error	
MAC Hardware Error						
MAC DOE Memory Error			MAC TX and R	K CRC		
	Parity Error 💿 DOE S	Storage RAM Parity Err	ror OTX ReadRA	AM CRC Error 😐 RX V	VriteRAM CRC Error	
<ul> <li>DOE Command FIFC</li> <li>DOE Command FIFO</li> </ul>	Overflow		TX CRC FI	FO Overlow 🧕 RX I	nspector Parity	
DOE Command FIFO     DOE Command FIFO     TFaming and BIP Erros in co	Overflow rresponding PCS-VLAP	٧E	S TX CRC FI	FO Overlow 🛛 🔍 RX I	nspector Parity	
DOE Command FIFO     DOE Command FIFO Framing and BIP Erros in co Framing Error	Overflow	NE BIP Error	• TX CRC FI	FO Overlow • RX I	nspector Parity	
DOE Command FIFO     DOE Command FIFO Framing and BIP Erros in co Framing Error     Lane 3 Lane 2	Overflow rresponding PCS-VLAT	NE BIP Error Lane 3    Lane 2	• TX CRC FI	FO Overlow • RX I RX Aggregate • Bit4 • Bit3	<ul> <li>Bit2</li> <li>Bit1</li> <li>Bit0</li> </ul>	
DOE Command FIFO     DOE Command FIFO Framing and BIP Erros in co Framing Error     Lane 3  Lane 2  PRBS Error in corresponding	Overflow rrresponding PCS-VLAY Lane 1  Lane 0 PCS-VLANE	NE BIP Error	• TX CRC FI	FO Overlow • RX I RX Aggregate • Bit4 • Bit3	<ul> <li>Bit2</li> <li>Bit1</li> <li>Bit1</li> </ul>	
DOE Command FIFO     DOE Command FIFO     DOE Command FIFO Framing and BIP Erros in co Framing Error     Lane 3   Lane 2   PRBS Error in corresponding PRBS Error Flags	Overflow rrresponding PCS-VLAY Lane 1  Lane 0 PCS-VLANE	VE BIP Error	TX CRC FI	FO Overlow • RX I RX Aggregate • Bit4 • Bit3	● Bit2 ● Bit1 ● Bit0	

# **Thank You**



© 2013 Altera Corporation-Confidential

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/legal.



MEASURABLE ADVANTAGE M