

CPRI Design Example

Introduction

In wireless applications, a fundamental path is the Remote Radio Head (RRH) to Base Station (BTS) path. In the downlink, an analog radio signal is translated into a digital format in which it can then be processed and manipulated. In the uplink direction, the opposite processing is applied. This example design will showcase three of the functions that are part of these data paths: compression, mapping of IQ samples into a CPRI payload, and a CPRI link that carries Control and IQ Payload between the RRH and the BTS. The modules/functions showcased in this design example are part of Altera's solution for wireless applications

Requirements

- Arria 10 PCIe Development Kit
- FMC Loopback Card
- Quartus II 16.0
- Arria 10 PCIe Development Kit ClockControl
- Altera_CPRI_IQ_Mapper Tool
- CPRI v6 IP License
- ModelSim 10.1b or newer version

High-Level Description

A high-level block diagram of the design is shown in Figure 1.0. This design example connects Compression/DeCompression, IQ Mapper/DeMapper, and CPRI IP modules. IQ samples are generated by Linear Feedback Shift Registers (LFSR) and are driven into the Compression Modules. After compression the IQ samples are mapped by the IQ Mapper module and are then driven into the CPRI IP. The CPRI module implements the CPRI protocol. It loads the IQ samples unto the CPRI IQ Data Plane. In this example the CPRI transmit serial link is routed back to the receive serial link, implementing an electrical serial loopback. In the receive direction (uplink), the IQ samples are extracted from the CPRI Frame by the CPRI module and are sent to the IQ DeMapper. From the DeMapper, the IQ samples go to the DeCompression modules.

To show the integrity of the IQ data and the impact of compression on the IQ data, this design example uses an Error Vector Magnitude module. The uncompressed IQ Data, generated by the LFSRs, and the De-Compressed IQ Data received in the uplink direction (output of the DeCompression modules) are sent into the EVM module which calculates a difference in magnitude between the two.




Figure 1.0 High-Level Block Diagram

Features

Table 1.0 shows the features corresponding to each of the IP modules demonstrated in this design example.

Table 1.0 Features

Module	Feature
CPRI IP	REC Master
	9.8 Gbps
	6 AxCs
	Direct IQ Mapper Interface
Mapper	9.8 Gbps
	6 AxCs
	8X Sampling
	20MHz LTE
Compression	AxC0 : No Compression
	AxC1 : 16:12 Compression
	AxC2 : 16:10 Compression
	AxC3 : 16:8 Compression
	AxC4 : 16:7 Compression
	AxC5 : 16:6 Compression

Running the Design

Setup and connect hardware

- Connect the power supply to the PCIe Development Board
- Connect the USB-Blaster cable to the PCIe Development Board and to a USB port on your PC/Laptop
- Insert an FMC Loopback Card on FMC Port A of the PCIe Development Board
- Power On the board

Program the Clock Source

- Bring up the Clock GUI, ClockControl.exe
- Select the Si5338 (U14) tab
- Enter 307.20 for CLK1 and click on “Set New Freq”
- Close the Clock GUI


Program the FPGA

- Download the design, cpri_de_a10.zip
- Unzip the cpri_de_a10.zip file
- Change directory to qdir
- Invoke Quartus and open the project, top_rec.qpf
- Open SignalTAP, Tools -> SignalTAP II Logic Analyzer
- Program the device with top_rec.sof

Enable the CPRI Transmitter

- Bring up the System Console, Tools -> System Debugging Tools -> System Console
- Change directory to ../system_console
- source main_run.tcl
- reg_write 0x02000008 0x1

Observe the activity on SignalTAP



Simulating the Design

You must have access to Modelsim 10.1b or newer.

- Change directory to sim
- Make the file run_sim an executable i.e. chmod 777 run_sim
- Execute run_sim. i.e. ./run_sim

The run_sim script will compile the necessary libraries and components as well as the testbench. It will bring up ModelSim with predefined nodes to trace in the Wave panel. You can detach the Wave panel and monitor the activity on the signals being traced. The simulation will wait until Frame Synchronization has been acquired and then it will run for 20,000 clock cycles.

IP Module Details

Compression

Obtaining the compression/decompression modules

The compression and decompression modules are included in the package, cpri_pkg.sv. The names of the modules are ccam (compression) and ceam (decompression). When you generate a CPRI IP instance, the cpri_pkg.sv is generated under the following folders.

For synthesis it is located under,

<your_cpri_instance_name>/altera_cpri_ii_instance_160/synth/src_hdl.

For simulation it is located under,

<your_cpri_instance_name>/altera_cpri_ii_instance_160/sim/<your simulator>/.

The “cpri_pkg.sv” is encrypted for both synthesis and simulation.

Using the compression/decompression modules

The following shows the instantiation of the modules in Verilog HDL.

```
ccam #(
    .EXPANDED_WIDTH      (EXPANDED_WIDTH),
    .COMPRESSED_WIDTH    (COMPRESSED_WIDTH)
) i_ccam (
    .clk      (clk_s           ),      // IQ Sampling Clock
    .rst      (clk_s_rst       ),      // Reset synchronous to Sampling Clock
    .clk_en   (uncomp_dat_val   ),      // uncompressed data input valid
    .i        (uncomp_data     ),      // uncompressed data input [EXPANDED_WIDTH-1:0]
    .o        (comp_data       )       // compressed data output [COMPRESSED_WIDTH-1:0]
);
```

```
ceam #(
    .EXPANDED_WIDTH      (EXPANDED_WIDTH),
    .COMPRESSED_WIDTH    (COMPRESSED_WIDTH)
) i_ream (
    .clk      (cpri_clk        ),      // In this example, the CPRI clkout
    .rst      (cpri_clk_rst    ),      // Reset synchronous to the CPRI clkout
    .clk_en   (comp_data_val   ),      // compressed data input valid
    .i        (comp_data       ),      // compressed data input [COMPRESSED_WIDTH-1:0]
    .o        (decomp_data     )       // decompressed data output [EXPANDED_WIDTH-1:0]
);
```

To use the embedded compression modules, include the “cpri_pkg.sv” in your project.

Compression Input/Output Interface

The following is a capture of a simulation waveform for the 16:8 compression instance used in the design.

clk	St1	
clk_en	St0	
i	23a5	472d 8e5b 1cb7 896e 72dc e5b9 cb72 96e4 2dc8 5b91 b723 6e47
o	00	00 79 cb ab 8b 4d 6d 9b

DeCompression Input/Output Interface

The following is a capture of a simulation waveform for the 8:16 de-compression instance used in the design.

clk	St0	
clk_en	St0	
i	9b	ba 9a 75 b5 95 6b 96 6d 9b
o	5a00	ed00 da00 b400 6a00 d500 aa00 5600 ac00 5a00

Mapper

Obtaining the IQ Mapper/DeMapper Code Generation Tool

You can download the tool using the following link.

http://alterawiki.com/wiki/File:Altera_CPRI_IQ_Mapper.zip

The user guide to the IQ Mapper can be found in the following link.

http://alterawiki.com/wiki/File:Altera_CPRI_IQ_Mapper_User_Guide.pdf

Using the spreadsheet 9.8G 8xS varying sample widths

The tool is an Excel spreadsheet that allows you to configure the IQ Data Plane for the CPRI Radio Frame supporting 0.6144 Gbps to 10.1276 Gbps data rates. In this example, the Line Rate selected is 9.8304 Gbps and supports Symmetrical DL/UL CPRI Frames. The following captures show the configuration of the User Plane for 6 AxCs using 8x sampling with each AxC having a different sample width, supporting the different compression ratios.

	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA
77		T8_11net	T-8	Z-0		AXC1				AXC1				AXC1				AXC1									
78		T8_11net	T-8	Z-1		AXC1				AXC1				AXC1				AXC1									
79		T8_11net	T-8	Z-2		AXC1				AXC1				AXC1				AXC1									
80		T8_11net	T-8	Z-3		AXC1				AXC1				AXC1				AXC1									
81		T8_11net	T-8	Z-4		AXC1				AXC1				AXC1				AXC1									
82		T8_11net	T-8	Z-5		AXC1				AXC1				AXC1				AXC1									
83		T8_11net	T-8	Z-6		AXC1				AXC1				AXC1				AXC1									
84		T8_11net	T-8	Z-7		AXC1				AXC1				AXC1				AXC1									
85		T8_11net	T-9	Z-0		AXC1				AXC1				AXC1				AXC1									
86		T8_11net	T-9	Z-1		AXC1				AXC1				AXC1				AXC1									
87		T8_11net	T-9	Z-2		AXC1				AXC1				AXC1				AXC1									
88		T8_11net	T-9	Z-3		AXC1				AXC1				AXC1				AXC1									
89		T8_11net	T-9	Z-4		AXC1	AXC2			AXC1	AXC2			AXC1	AXC2			AXC1	AXC2								
90		T8_11net	T-9	Z-5		AXC1	AXC2			AXC1	AXC2			AXC1	AXC2			AXC1	AXC2								
91		T8_11net	T-9	Z-6		AXC1	AXC2			AXC1	AXC2			AXC1	AXC2			AXC1	AXC2								
92	6.1440 Gb/s	T8_11net	T-9	Z-7		AXC1	AXC2			AXC1	AXC2			AXC1	AXC2			AXC1	AXC2								
93		T8_11net	T-10	Z-0		AXC1	AXC2			AXC1	AXC2			AXC1	AXC2			AXC1	AXC2								
94		T8_11net	T-10	Z-1		AXC1	AXC2			AXC1	AXC2			AXC1	AXC2			AXC1	AXC2								
95		T8_11net	T-10	Z-2		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4							
96		T8_11net	T-10	Z-3		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4							
97		T8_11net	T-10	Z-4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4							
98		T8_11net	T-10	Z-5		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4							
99		T8_11net	T-10	Z-6		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4							
100		T8_11net	T-10	Z-7		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4							
101		T8_11net	T-11	Z-0		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4							
102		T8_11net	T-11	Z-1		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4							
103		T8_11net	T-11	Z-2		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4							
104		T8_11net	T-11	Z-3		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4							
105		T8_11net	T-11	Z-4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4							
106		T8_11net	T-11	Z-5		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4							
107		T8_11net	T-11	Z-6		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4							
108		T8_11net	T-11	Z-7		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4		AXC1	AXC2	AXC4							
109		T12_15net	T-12	Z-0																							
110		T12_15net	T-12	Z-1																							
111		T12_15net	T-12	Z-2																							
112		T12_15net	T-12	Z-3																							
113		T12_15net	T-12	Z-4																							
114		T12_15net	T-12	Z-5																							
115		T12_15net	T-12	Z-6																							
116		T12_15net	T-12	Z-7																							
117		T12_15net	T-13	Z-0		AXC1				AXC1				AXC1				AXC1									
118		T12_15net	T-13	Z-1		AXC1				AXC1				AXC1				AXC1									
119		T12_15net	T-13	Z-2		AXC1				AXC1				AXC1				AXC1									
120		T12_15net	T-13	Z-3		AXC1				AXC1				AXC1				AXC1									
121		T12_15net	T-13	Z-4		AXC1				AXC1				AXC1				AXC1									
122		T12_15net	T-13	Z-5		AXC1				AXC1				AXC1				AXC1									
123		T12_15net	T-13	Z-6		AXC1				AXC1				AXC1				AXC1									
124		T12_15net	T-13	Z-7		AXC1				AXC1				AXC1				AXC1									
125		T12_15net	T-14	Z-0		AXC1	AXC3			AXC1	AXC3			AXC1	AXC3			AXC1	AXC3								
126		T12_15net	T-14	Z-1		AXC1	AXC3			AXC1	AXC3			AXC1	AXC3			AXC1	AXC3								
127		T12_15net	T-14	Z-2		AXC1	AXC3			AXC1	AXC3			AXC1	AXC3			AXC1	AXC3								
128		T12_15net	T-14	Z-3		AXC1	AXC3			AXC1	AXC3			AXC1	AXC3			AXC1	AXC3								
129		T12_15net	T-14	Z-4		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5							
130		T12_15net	T-14	Z-5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5							
131		T12_15net	T-14	Z-6		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5							
132		T12_15net	T-14	Z-7		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5							
133		T12_15net	T-15	Z-0		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5							
134		T12_15net	T-15	Z-1		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5							
135		T12_15net	T-15	Z-2		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5							
136		T12_15net	T-15	Z-3		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5							
137		T12_15net	T-15	Z-4		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5							
138	8.11008 Gb/s	T12_15net	T-15	Z-5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5							
139	?	T12_15net	T-15	Z-6		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5							
140	9.8304 Gb/s	T12_15net	T-15	Z-7		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5		AXC1	AXC3	AXC5							

Figure 3.0 Second half of the User Plane Data in the Mapper spreadsheet

Generated RTL

The Mapper/DeMapper register transfer logic, RTL, is generated in the following files.

designs/lib/iq_demapper.v

designs/lib/iq_mapper.v

In this design the iq_demapper.v and iq_mapper.v files were moved and are contained in the “rtl” design subfolder.

Using the Mapper/DeMapper modules

The top-level design module, top_rec.v, has the instantiation of the IQ Mapper and DeMapper module. Please use that as an example of how to instantiate and connect the ports of the modules.


```

iq_mapper iq_mapper
(
    .cpri_clk          (cpri_clk),          // input
    .rst_n             (~cpri_clk_rst),     // input
    .aux_tx_seq        (aux_tx_seq[6:0]),   // input
    .map_ena           (1'b1),              // input

    .axc0_data         (axc0_iq),          // input 40bits wide but only X are used for this design
    .axc0_read         (axc0_read),        // output
    .axc1_data         (axc1_iq),          // input
    .axc1_read         (axc1_read),        // output
    .axc2_data         (axc2_iq),          // input
    .axc2_read         (axc2_read),        // output
    .axc3_data         (axc3_iq),          // input
    .axc3_read         (axc3_read),        // output
    .axc4_data         (axc4_iq),          // input
    .axc4_read         (axc4_read),        // output
    .axc5_data         (axc5_iq),          // input
    .axc5_read         (axc5_read),        // output

    .cpri_tx_data      (iq_tx_data[31:0]),  // output
    .cpri_tx_ready     (iq_tx_valid[3:0])   // output
);

```

IQ Framer Input/Output Interface

Figure 4.0 shows the content of IQ samples for two CPRI Frames at the Mapper inputs and two full CPRI Frames at the Mapper outputs. There is a delay of one CPRI Frame between the presence of the IQ samples and its corresponding mapped CPRI Frame at the output.




Figure 4.0 Frame N and N+1 Mapper inputs and Frame N-1 and N Mapper Outputs




Figure 5.0 Frame N Mapper Input (Detailed)




Figure 6.0 Frame N Mapper Output (Detailed)

```

iq_demapper iq_demapper
(
    .cpri_clk          (cpri_clk),          // input
    .rst_n             (~cpri_clk_rst),     // input

    .aux_rx_seq        (aux_rx_seq[6:0]),    // input
    .demap_ena          (1'b1),             // input

    .axc0_data          (axc0_data),         // output
    .axc0_valid          (axc0_valid),        // output
    .axc1_data          (axc1_data),         // output
    .axc1_valid          (axc1_valid),        // output
    .axc2_data          (axc2_data),         // output
    .axc2_valid          (axc2_valid),        // output
    .axc3_data          (axc3_data),         // output
    .axc3_valid          (axc3_valid),        // output
    .axc4_data          (axc4_data),         // output
    .axc4_valid          (axc4_valid),        // output
    .axc5_data          (axc5_data),         // output
    .axc5_valid          (axc5_valid),        // ouput

    .cpri_rx_data       (iq_rx_data),        // input
    .cpri_rx_ready       (iq_rx_valid)       // input
);

```




Figure 7.0 Frame N DeMapper Input and Output




Figure 8.0 Frame N DeMapper Input (Detailed)




Figure 9.0 Frame N DeMapper Output (Detailed)

CPRI

Obtaining the IP

The CPRI IP is available from the Self-Service Licensing Center. You will need to have a myAltera account to access the Self Service Licensing Center. The IP product is CPRI Version 6.0 IP Core. Log on to myAltera using your credentials and then proceed to the Self Service Licensing Center. Follow the guides for accessing the CPRI IP and for creating a license. After installing the IP and the license, you can proceed to generating a variation of the CPRI IP.

Configuring and Generating a variant

This design example uses a variant of the CPRI IP with the following parameters. Options not listed below are disabled for this variant.

General

Selected device family:	Arria 10
Line bit rate (Mbit/s):	9830.4
Synchronization mode:	Master
Operation mode:	TX/RX Duplex
Core clock source input:	PCS
Transmitter local clock division factor:	1

Number of receiver CDR reference clock(s):	1
Receiver CDR reference clock frequency (MHz):	307.2
Recovered clock source:	PCS
Receiver soft buffer depth:	6

Interfaces

Magement (CSR) interface standard:	AvalonMM
Avalon-MM Interface addressing type:	Word
Auxiliary and direct interface write latency cycle(s):	0
Enable auxiliary interface	
Enable direct I/Q mapping interface	

Direct IQ Interfaces

The main data path interfaces exercised in this example are the Direct IQ Interfaces.

Figure 10.0 shows the activity at the TX IQ Interface for one CPRI Radio Frame. The interface is driven by the IQ Mapper module. Notice the cycles in which the iq_tx_data bus carries 0x00000000 payload. These cycles correspond to the Control Word W-0, and the empty words W-4, W-7, and W-12 in the Data Plane. See Figure 2.0 and 3.0.

Figure 11.0 shows the activity at the RX IQ Interface for one CPRI Radio Frame. This interface drives the input port of the IQ DeMapper module.




Figure 10.0 TX IQ Interface




Figure 11.0 RX IQ Interface