

DDR3 Using the MAX 10 FPGA Development Kit

©2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

1. Description

The MAX 10 FPGA development kit has one 64-Mx16 1Gb DDR3 SDRAM and one 128-Mx8 1Gb DDR3 SDRAM. The MAX 10 FPGA provides full-speed support to a DDR3 300-MHz interface with error correction code (ECC) feature. This design example is used to check out a x24 DDR3 300MHz interface, please download the installer of MAX 10 development kit and use BTS GUI to try it out for a straightforward experience.



2. Operation of the Design:

This design example demonstrates the working of DDR3 interface by reading and writing to a selected amount of addresses.

Please note some address pins for DDR3 interface have been changed from Rev B to Rev C to fix pin assignment violation issue with v15.0 or later version. In addition, DDR3 dedicated reference clock is only working on Rev C kit. Please turn to the User Guide <u>https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/ug-max10m50-fpga-dev-kit.pdf</u> for more details about DDR3 interface.

3. <u>Reconstruct the Design:</u>

This design example has a system Qsys component which includes DDR3 core, user-defined memory drive test component and JTAG-Avalon MM interface. It allows you to kick off the traffic test and monitor its status over memory components via system-console.

📜 Syster	n Contents 🙁 Address Map 🙁 Interconnect	t Requirements 🛛				- 🗗
26 - 4	System: q_sys Path: sys_clk					
💠 Use	Connections	Name	Description	Export	Clock	Base
		sys_clk	Clock Source			
		clk_in	Clock Input	sys_clk	exported	
<u>^</u>		clk_in_reset	Reset Input	reset		
		cik	Clock Output	Double-click to export	sys_clk	
	(clk_reset	Reset Output	Double-click to export		
		B唱 master_0	JTAG to Avalon Master Bridge			
		clk	Clock Input	Double-click to export	sys_elk	
-		clk_reset	Reset Input	Double-click to export	r-11-3	
-		master	Avaion Memory Mapped Master	Double-click to export	[CIK]	
-		master_reset	Reset Output	DOUDIE-CIICK TO EXPORT		
			Cleak land	Double, slid, to support	and all	
		clock reset	Reset Input	Double click to export	Sys_Lik	
		avalan slave 0	Avalan Memon (Manned Slave	Double-click to export	[clock_reset]	.0×0000_0000
			mSCDMA	D'DUDIE-LITER ED EXPUTE	[clock_resed]	- 0x0000_0000
		cal fail mon	Conduit	msodma () cal fail mon		
		cal success mon	Conduit	msgdma 0 cal success mon		
	\diamond	rik	Clock Input	Double-click to export	mem if ddr3 emif û afi clk	
	♦ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	clk 0	Clock Input	Double-click to export	sys clk	
	↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	dispatcher read csr irg	Interrupt Sender	Double-click to export	[c]k]	
	↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	dispatcher_write_csr_irg	Interrupt Sender	Double-click to export	[clk]	
		dma_read_master	Avalon Memory Mapped Master	Double-click to export	[clk]	
		dma_write_master	Avalon Memory Mapped Master	Double-click to export	[clk]	
		eset_source	Reset Output	Double-click to export	[clk]	
		mm_bridge_slv	Avalon Memory Mapped Slave	Double-click to export	[clk]	= 0x0020_0000
	$ \diamond \diamond \diamond \bullet \bullet \bullet \diamond \rightarrow \rightarrow$	reset	Reset Input	Double-click to export		
	$ \bullet \circ \circ \circ \bullet \bullet \bullet \bullet \circ \to \bullet$	reset_0	Reset Input	Double-click to export		
		status_mon_0_init_done_mon	Conduit	msgdma_0_status_mon_0_init_done_mon		
		status_mon_in	Conduit	Double-click to export		
		master_driver_msgdma_0	master_driver_msgdma			
		reset mSGDMA_0.	status_mon_in	Double-click to export	[clock]	
		clock Conduit [con	nduit_end 15.0]	Double-click to export	SYS_CIK	
		CSP Associated	clock: None (asynchronous) ive	Double-click to export	[CIOCK]	= 0X0010_0000
		merrupt_receiver	interrupt Receiver	Double click to export	[CIUCK]	TKÚ
		avalon_master	Reset Output	Double dick to export	[clock]	
		conduit and	Conduit	master driver msgdma 0 conduit end	[clock]	
		E refck clock bridge	Clock Bridge	master_unver_msguma_o_conduit_end	[clock]	
		in clk	Clock Innut	refclk clock bridge in clk	exported	
		out clk	Clock Output	Double-click to export	refolk clock bridge out clk	
V		🗆 🖾 mem if ddr3 emif 0	DDR3 SDRAM Controller with UniPHY		i i i i i i i i i i i i i i i i i i i	
		pll ref clk	Clock Input	Double-click to export	refclk clock bridge out clk	
	$ \bullet \circ $	global_reset	Reset Input	Double-click to export		
	$ \bullet \circ \circ \circ \circ \circ \circ \circ \circ \circ $	soft_reset	Reset Input	Double-click to export		
		afi_clk	Clock Output	Double-click to export	mem_if_ddr3_emif_0_afi_clk	
		afi_half_clk	Clock Output	Double-click to export	mem_if_ddr3_emif_0_afi_half_clk	
		afi_reset	Reset Output	Double-click to export		
		afi_reset_export	Reset Output	Double-click to export		
	-0-	memory	Conduit	memory		
		avl	Avalon Memory Mapped Slave	Double-click to export	mem_if_ddr3_emif_0_afi_clk	© 0x0000_0000
	•	status	Conduit	Double-click to export		
		pll_sharing	Conduit	Double-click to export		
	$\diamond \rightarrow \diamond \rightarrow \diamond \rightarrow \rightarrow$	CSF	Avalon Memory Mapped Slave	Double-click to export	mem_if_ddr3_emif_0_afi_clk	ni ²

4. How to run the DDR3 design example on the MAX 10 Development kit

- 1) Download the ddr3.par from the design store.
- 2) Use the command "quartus_sh --platform_install -package <directory-path>/ddr3.par" to install the design template
- 3) Use the command "quartus_sh --platform -name ddr3" to unarchive the project and get all the design files.
- 4) Recompile the design or directly use SOF image at master_image folder
- 5) Power on the kit and configure SOF to MAX 10 FPGA
- 6) Double click "BoardTestSystem" at *\examples\board_test_system\ to open BTS GUI to test this design.



Acknowledgment

This design is based on DDR3 components for MAX 10 FPGA Development Kit produced by Altera Corporation.

Document Revision History

Date	Version	Changes
May 2015	V1.0	Initial Release