

# Stratix 10 Mailbox Client Intel FPGA IP Core Design Example(QSPI Flash Access and Remote System Update)

Date: March 2021

Revision: 2021.3.10

Intel Corporation. All rights reserved. Stratix 10, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.

## Contents

1	Intro	oduction/Overview	3
2	Requ	uirements	4
	2.1	Hardware and Software Requirements	4
3	Wall	kthrough	4
	3.1 Image	Creating Initial Flash Image Containing Bitstreams for Factory Image and One Application	4
	3.2	Programming Flash Memory with the Initial Remote System Update Image	7
	3.3	Reconfiguring the Device with an Application or Factory Image	9
	3.4	Adding an Application Image	10
	3.5	Removing an Application Image	12
	3.6	References	14
4	Cond	cept	15
	4.1	Prerequisites for Design in Quartus	15
5	Doci	ument Revision History	15

# **1** Introduction/Overview

This reference design implements the Mailbox Client Intel FPGA IP core in Stratix 10 FPGA.




Figure 1: Mailbox Client Intel FPGA IP System Block Diagram

The Mailbox Client Intel FPGA IP is a bridge between a host and the Secure Device Manager(SDM). You use the Mailbox Client Intel FPGA IP to send commands and receive status from SDM peripheral clients. The Mailbox Client Intel FPGA IP is an Avalon MM slave component that must connect to an Avalon MM master.

In this reference design, JTAG-to-Avalon Master acts as the host controller connecting to Mailbox Client Intel FPGA IP core. The JTAG-to-Avalon Master Bridge IP translates the commands it received from the System Console to Avalon Memory-Mapped (Avalon MM) format that the Mailbox Client Intel FPGA IP requires. Mailbox Client Intel FPGA IP drives commands and receives responses from the SDM. The rsu1.tcl script provides examples to perform the available commands supported by SDM. You can run the functions available in the rsu1.tcl script via System Console of the Intel Quartus Prime software to perform the following operations,

- Read FPGA IDCODE
- Read FPGA CHIP ID
- QPSI flash access operations such as read/write/erase on QSPI flash and program QSPI flash with .rpd file.
- Remote System Update(RSU) operations such as reading RSU status and trigger reconfiguration from the data source which can be either an application image or factory image.

The rsu1.tcl script can be downloaded from the link provided below. <u>https://www.intel.com/content/dam/altera-</u> www/global/en\_US/others/support/devices/configuration/rsu1.tcl The following sections present a complete remote system update example, including the following steps. In this example, various QSPI flash access operations are performed when adding new application image in QSPI flash.

- 1. Creating the initial remote system update image (.jic) containing the bitstreams for the factory image and one application image.
- 2. Programming the flash memory with the initial remote system update image that subsequently configures the device.
- 3. Reconfiguring the device with an application or factory image.
- 4. Creating a single remote system update (.rpd) containing the bitstreams to add an application image in user mode.
- 5. Adding an application image.
- 6. Removing an application image.

# 2 Requirements

### 2.1 Hardware and Software Requirements

To run this remote system update example, your system must meet the following hardware and software requirements:

- Intel Quartus Prime Pro Edition software version 20.4 or later
- Stratix 10 Mailbox Client Intel FPGA IP Core Design Example(QSPI Flash Access and Remote System Update) from Intel Design Store
- Stratix 10 GX L-Tile Development Kit

# 3 Walkthrough

## 3.1 Creating Initial Flash Image Containing Bitstreams for Factory Image and One Application Image

- 1. On the File menu, click Programming File Generator.
- 2. Select Intel Stratix 10 from the Device family drop-down list.
- 3. Select the configuration mode from the Configuration mode drop-down list. The current Intel Quartus Prime Software only supports remote system update feature in Active Serial x4.
- 4. On the Output Files tab, assign the output directory and file name.
- 5. Select the output file type. Select the following file types for the Active Serial (AS) x4 configuration mode:
  - a. JTAG Indirect Configuration File (.jic)
  - b. Memory Map File (.map)
  - c. Raw Programming File (.rpd). Generating the .rpd file is optional.

#### Figure 2: Creating Initial Flash Image

Ele Window Search	intel FPGA
Device family. Stratix 10	*
Qutput Files Input Files Configuration Device Specify one or more programming files to generate.	
Output directory output_files/     Name: output_file	Browse
Description         File Name           ✓ JTAG Indirect Configuration File (jic)         output_file.jic           ✓ Memory Map File (map)         output_file.jic.ma           Raw Binary File of Programming Helper Image (rbf)         output_file.jic.rbf           ✓ Raw Programming Data File (rpd)         output_file.jic.rbf           ✓ Raw Programming Data File (rpd)         output_file.jic.rbf           ✓ Raw Binary File for CVP Core Configuration (rbf)         output_file.pof           Image: File for CVP Core Configuration (rbf)         output_file.core rf           Image: File for HPS Core Configuration (rbf)         output_file.core rf	ut.
Raw Binary File for Partial Reconfiguration (rbf) output_file.rbf     Raw Programming Data File (rpd) output_file.rpd	
	Device family:       Stratix 10         Configuration mode:       Active Serial x4         Qutput Files       Input Files         Specify one or more programming files to generate.         Output directory:       output_files/         Name:       output_file          Description       File Name          ✓ JTAG Indirect Configuration File (jic)       output_file.jic.ma          Raw Binary File of Programming Helper image (rbf)       output_file_jic.rbf          ✓ Haw Browy File of Programming Helper image (rbf)       output_file_jic.rbf           Programmer ObjectFile [poil)       output_file_jic.rbf

- 6. On the Input Files tab, click Add Bitstream, select the factory and application image .sof files and click Open.
  - a. Bitstream\_1 is the bitstream for factory image.
  - b. Bitstream\_2 is the bitstream for application image.

Figure 3: Input Files Tab: Specifying the .sof

	Ele Window				Search	intel EPGA	0	
	and the second se						~	
	Device family:	Stratix 10					3	
	Configuration mode:	Active Serial x4						
Input Files	guputrites pou	tFles Configuration	Device					
	Specify one or more	nput files to convert.						1210223
	File Path	Device	Compression	Encryption	HPS File	Add Bitstream		Add Bitstream
	+ Bitstream_1					Add Raw Data		
	top.sof	15X200LU2F50	On	Off			8	
	= Bitstream_2 top.sof	15X280LU2F50	On	off		Abilitz		
	600.001	15,200002150	01	011		Remove		
	(d)							
					Res	et General	10	

- 7. On the Configuration Device tab, click Add Device, select EPCQL1024 flash memory and click OK. The Programming File Generator tool automatically populates the flash partitions.
- 8. Select the FACTORY\_IMAGE partition and click Edit.

- 9. On the Edit Partition dialog box, select Bitstream\_1 as the factory image .sof in the Input file drop-down list. Keep the default settings for the Page and Address Mode. Click OK.
- 10. Select the EPCQL1024 flash memory and click Add Partition.
- 11. In the Add Partition dialog box, select Bitstream\_2 for the application image .sof in the Input file drop-down list. Assign Page: 1.Keep the default settings for Address Mode. Click OK.
- 12. For Flash loader click Select. Select Intel Stratix 10 from Device family list. Select 1SG280LU2 for the Device name. Click OK.
- 13. Click Generate to generate the remote system update programming files. The Programming File Generator generates the following files:
  - a. Initial\_RSU\_Image.jic
  - b. Initial\_RSU\_Image\_jic.map

Figure 4: Configuration Tab: Add Device, Partition, Flash Loader and Generate

	🔒 🕗 Programming File	Generator - /da	ta/wmoon/S10	/configuration/example_design/design_store/	$top\_restored/top - top < \odot \bigcirc $	
	<u>F</u> ile <u>W</u> indow				Search Intel FPGA	
	Device family: Str	ratix 10			•	
	Configuration mode: Ac	tive Serial x4			•	
Configuration – Device	Output Files Input File	es <u>C</u> onfigurat	ion Device			
	Specify the partition layo	ut of the flash in	nage. Specify the	flash loader if required.		
EPCQL1024	Device	Start	End	Input File	Add Device	
	F EPCQL1024				Add Partition.	Add Partition
	BOOT_INFO FACTORY_IMAGE	0x00000000 0x00110000	0x0010FFFF <auto></auto>	None Bitstream_1 (top.sof at page 0)	Edit	
	SPTO	<auto></auto>	<auto></auto>	None		
	SPT1	<auto></auto>	<auto></auto>	None	Remove	
	CPBO	<auto></auto>	<auto></auto>	None		
	CPB1	<auto></auto>	<auto></auto>	None		
	P1	<auto></auto>	<auto></auto>	Bitstream_2 (top.sof at page 1)		
Flash Loader						Select
	Flash loader:				Select.	Select
					<u>R</u> eset <u>G</u> enerate	Generate
	4					

The following example output shows the generated .map file. The .map lists the start addresses of the factory image, CPB0, CPB1, and one application image. The remote system update requires these addresses.

Figure 5: Example of the contents in the generated .map file	Figure 5	: Example	e of the o	contents in	the	generated	.map file
--	----------	-----------	------------	-------------	-----	-----------	-----------

BLOCK	START ADDRESS	END ADDRESS				
BOOT_INFO	0x00000000	0x0010FFFF				
FACTORY_IMAGE	0x00110000	0x0048FFFF (0x0044BFFF)				
SPTO	0x00490000	0x00497FFF				
SPT1	0x00498000	0x0049FFFF				
CPB0	0x004A0000	0x004A7FFF				
CPB1	0x004A8000	0x004AFFFF				
P1	0x004B0000	0x007EBFFF				
Configuration device: 1SG280LU2						
Configuration mode: Active Serial x4						
Notes:						
- Data checksum for this conversion is 0xAFEA664E						
- Data checksum for this conve	EISTON IS OARFEAG	JO4E				
- All the addresses in this fi	ile are byte addr	esses				

After generating the programming file, you can program the flash memory.

### 3.2 Programming Flash Memory with the Initial Remote System Update Image

You can program the initial remote system update image from the command line. In the following command, substitute your .jic for output\_file.jic if necessary.

quartus\_pgm -c 1 -m jtag -o pvbi\;./output\_file.jic

Critical note: You must use INI option "PGM\_QSPI\_FAST\_PROGRAM=OFF" if the on board configuration device is an EPCQL device.

Alternatively, you can use the Intel Quartus Prime Programmer to program the initial RSU update image by completing the following procedure:

- 1. Open the Programmer and click Add File. Select the generated .jic file (output file.jic) and click Open.
- 2. Turn on the Program/Configure for the attached .jic file.
- 3. To begin programming the flash memory with the initial remote system update image, click Start.
- 4. Configuration is complete when the progress bar reaches 100%. Power cycle the board to automatically configure the Intel Stratix 10 device with the application image using the AS x4 configuration scheme.

Figure 6: Programming the Flash Memory with the Initial RSU Image

▶ <b>%</b> Start	File	Device	Checksum	Usercode	Program/ Configure	Verify
#stop	Factory SDM helper image	1SG280LU2	00000000	00000000	V	
	output_files/factory.jic	EPCQL1024	AFEA664E		V	
Auto Delect						
XDelete						
Add File						
Change File	4					

Note: This example does not assign the Direct to Factory Image pin. Consequently, the Programmer configures the device with the application image. The application image is the default image if the design does not use the Direct to Factory Image pin.

- 5. Use the RSU\_STATUS command to determine which bitstream image the Programmer is using as shown in the following example:
  - a. In the Intel Quartus Prime software, select Tools ➤ System Debugging Tools ➤ System Console to launch the system console.
  - b. In the Tcl Console pane, type source rsu1.tcl to open the example of Tcl script to perform the remote system update commands. Refer to the Related Information for a link to rsu1.tcl.
    - Note: Make sure you assign the correct variable in the list returned by get\_service\_paths. For example, you need to assign mp to 0 as shown in below to get the proper service path.

#### set mp [lindex [get\_service\_paths master] 0]

c. Type the rsu\_status command to report the current remote system update status. You can retrieve the current running image address from the remote system update status report. The current image address must match the start address for the application image printed in the .map file.

	System Console (on sj-iccf0346) _ u x						
<u>Eile Tools ⊻iew H</u> elp							
Toolkit Ex; 🛛 System Ex 🖄 🗕 🗗 🗖	Welcome 😫	- d D					
>>     Show all i        Load Design     C     E	Welcome to System Consc	le					
Instances References	Load a programmed design to view available toolkits in	the new Toolkit Explorer.*					
Details         Collections           No instance         No collectic							
Open Toolkit	*Toolkit	s from previous versions of System Console are available under Legacy Toolkits in the Tools menu.					
Messages 😣	Messages 😫 d* 🗖 Tcl Console 😫 d* 🗖						
Created link from (link)/TAG/(110:132 v Created link from (link)/TAG/alt_sid_fab Finished discovering USB connections Created link from (link)/TAG/alt_sid_fab Created link from (link)/TAG/alt_sid_fab Executing startup script /swlp_build/arc	0) to (files)/Top.sof/alt_sid_fab_0.sopcinfo/alt_sid_f (A. #0) to (files)/Top.sof/alt_sid_fab_0.sopcinfo/alt_sid_fab_0.alt_sid_fab_0.sopcinfo/alt_sid (A. #0) to (files)/top.sof/alt_sid_fab_0_sidfabric.node_1/phy_0/master to ( a. 0_alt_sid_fab_0_sidfabric.node_1/phy_0/master to ( a. 0_alt_sid_fab_0_sidfabric.node_1/phy_0/master_0.m a. a. 1/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2	<pre>\$ source rsul tcl (channels/local/top/master_l % rsu_stum current image address: 0x00400000 frist failing image address: 0x00000000 frist failing image address: 0x0000000 error_location: 0x00000000 max_retry_counter: 0x00000000 %  </pre>					

#### Figure 7: Running Tcl Commands Available in rsu1.tcl

### 3.3 Reconfiguring the Device with an Application or Factory Image

The following steps describe the process to reconfigure the device with a different application image or the factory image using operation commands after the device is in user mode.

- 1. The remote system update host sends the RSU\_IMAGE\_UPDATE command to perform the remote system update to the new application image or factory image.
  - a. For example, in the Tcl console of the System Console, type the following command to initiate a remote system update to the factory image.
    - i. rsu\_image\_update 0x00110000


This command reconfigures the device with factory image. Address 0x00110000 is the start address of the factory image as shown in the .map file. The JTAG host automatically disconnects from the System Console once the device reconfiguration is successful. You must restart the System Console to re-establish the connection with the device to perform next command.

ii. rsu\_image\_update 0x004B0000
 This command reconfigures the device with the application image. Address
 0x004B0000 is the start address of the application image as shown in the .map file.

Optional: Retrieve the remote system update status by using the rsu\_status command to ensure you have successfully reconfigured the device.

2. In the Tcl console of the System Console, type rsu\_status to verify the current image. The following figure shows the device is being reconfigured with the factory image.

Figure 8: Verify Current Image Using rsu\_status Command



#### 3.4 Adding an Application Image

Complete the following steps to add an application image to flash memory:

- Set up exclusive access to the AS x4 interface and flash memory by running the QSPI\_OPEN and QSPI\_SET\_CS commands in the Tcl Console window. You now have exclusive access to the AS x4 interface and flash until you relinquish access by running the QSPI\_CLOSE command. Write the new application image to the flash memory using the QSPI\_WRITE command.
- 2. Alternatively, the rsu1.tcl script includes the program\_flash function that programs a new application image(.rpd file) into flash memory. The following command accomplishes this task:

program\_flash new\_application\_image.rpd 0x03FF0000 1024

The program\_flash function takes three arguments:

- a. The .rpd file to write to flash memory.
- b. The start address.
- c. Number of words to write for each QSPI\_WRITE command. The QSPI\_WRITE supports up to 1024 words per write instruction.

Figure 9: Program New Application Image



3. Write the new application image start address to a new image pointer entry in the configuration firmware pointer block (CPB) using the QSPI\_WRITE command. Ensure that the new image pointer entry value is 0xFFFFFFF before initiating the write.


Note: You must update both copies (CBPO and CBP1) when editing the configuration firmware pointer block. Refer to Pointer Block Layout table in Intel<sup>®</sup> Stratix 10<sup>®</sup> Configuration User Guide for more details.

Based on the example described above, the address offset 0x20 in the CPB0 and CPB1 must point to the start address of the application image. The next new image pointer entry value must be 0xFFFFFFF before you write the start address of the new application image to the next image pointer entry.

You can use the QSPI\_read function to verify that the new image pointer entry value is 0xFFFFFFFF. The QSPI\_read function takes in two arguments:

- 1. Start address
- 2. Number of words to read


Figure 10: Verifying that the New Image Pointer entry Value is 0xFFFFFFF



You can now proceed to write the new application image address to next image entry by using the QSPI\_write\_one\_word function. The QSPI\_write\_one\_word function takes in two arguments:

- 1. Address
- 2. The value of the word

Figure 11: Writing an Address Pointer to the New Image Pointer Entry



You can now do a QSPI\_read function to the next image pointer entry to ensure that it is written with the start address of the desired new application image.

Figure 12: Verifying the Update to the New Image Pointer

```
Tcl Console 

% qspi_read 0x004a0028 1

0x03ff0000

% qspi_read 0x004a8028 1

0x03ff0000

%
```

Host software can now reconfigure the Intel Stratix 10 FPGA with the new application image by asserting the nCONFIG pin. Alternatively, you can power cycle the PCB. After reconfiguration, check the current image address. The expected address is 0x03ff0000. After adding a new image, your application image list includes the newly added application image and the old application image, which is now a secondary image. The newly added application image has the highest priority.

- d' 🗆

Note: When the remote system update host loads an application image, the decision firmware traverses the image pointer entries in reverse order. The new image has the highest priority when you restart the device.

### 3.5 Removing an Application Image

- 1 Set up exclusive access to the AS x4 interface and flash memory by running the QSPI\_OPEN and QSPI\_SET\_CS commands in the Tcl Console window. You now have exclusive access to the AS x4 interface and flash until you relinquish access by running the QSPI\_CLOSE command. Write the new application image to the flash memory using the QSPI\_WRITE command.
- 2 Write 0x00000000 to the application image start address stored in the image pointer entry of the configuration firmware pointer block (CPB0 and CPB1) using the QSPI\_WRITE command. Note: You must update both copies (copy0 and copy1) when editing the configuration firmware pointer block.
- 3 Erase the application image content in the flash memory using the QSPI\_ERASE command.
- 4 To remove a new application image, add another new application image in the next or subsequent image pointer entry or allow the device to fall back to the previous or secondary application image in your application image list. The following table shows correct entries for image pointer entries for CPB0 and CPB1 for offsets 0x20 and 0x28.

Table1: Configuration Firmware Pointer Block Contents

CPB Start Address + 0x20	Content	Value
CPB0 + 0x20 = 0x004A0020	Old application image pointer	0x004B0000
	entry (lower priority)	
CPB0 + 0x28 = 0x004A0028	Current/new application image	0x03FF0000
	pointer entry (highest priority)	
CPB1 + 0x20 = 0x004A8020	Old application image pointer	0x004B0000
	entry (lower priority)	
CPB1 + 0x28 = 0x004A8028	Current/new application image	0x03FF0000
	pointer entry (highest priority)	

Figure 13: Read Current CPB Values

Tcl Console	8	- 🗗	
0x004b0000	0x004a0020 l		
<pre>% qspi_read 0x03ff0000</pre>	0x004a0028 l		
% qspi_read 0x004b0000	0x004a8020 l		
% qspi_read 0x03ff0000	0x004a8028 1		-

You can now remove the current or new application image address image pointer entry by writing the value to 0x00000000 using the QSPI\_write\_one\_word function as shown in the following example. The QSPI\_write\_one\_word function takes address and data arguments. Be sure to erase the application content that you just removed from flash memory.

#### Figure 14: Remove Application Image

Tcl Console 🕱	- d* 🗖
% qspi_write_one_word 0x004a0028 0x00000000	
% qspi_write_one_word 0x004a8028 0x00000000	

You can use a QSPI\_read to the image pointer entry at offset 0x28 for CBP0 and CPB1 to verify completion of the QSPI\_write\_one\_word commands.

#### Figure 15: Verify the Writes



You can now configure the device with the old application image. The old application image has the highest priority if you power cycle the device or the host asserts the nCONFIG pin. You can run the rsu\_status report to check the status of the current image address.

### 3.6 References

1 Refer to Mailbox Client Intel FPGA IP User Guide https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-20087.pdf


2 Refer to Chapter 5. Remote System Update(RSU) in Intel Stratix 10 Configuration User Guide https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/ug-s10config.pdf

# 4 Concept

### 4.1 Prerequisites for Design in Quartus

- Your design should include the Mailbox Client Intel FPGA IP that connects to a JTAG to Avalon Master Bridge as shown in the Platform Designer system.
- The JTAG to Avalon Master Bridge acts as the remote system update host controller for your factory and application images.
- In addition, your design must include the Reset Release Intel FPGA IP. This component holds the design in reset until the entire FPGA fabric has entered user mode.
- The ninit\_done\_reset and reset\_bridge\_1 components create a two-stage reset synchronizer to release the Mailbox Client Intel FPGA IP and JTAG to Avalon Master Bridge Intel FPGA IP from reset when the device configuration is complete and the device is in user mode.
- The ninit\_done output signal from Reset Release IP gates this reset by connecting to the ninit\_done\_reset\_in\_reset\_reset pin.
- The reset\_in Reset Bridge Intel FPGA IP provides a user mode reset. In this design, the exported resetpin connects to application logic.

Figure 16: Required Communication and Host Components for the Remote System Update Design Example



# 5 Document Revision History

List the revision history for the application note.

Date	Version	Changes
March 2021	2021.3.10	Initial release