



Product Marking Information for Agilex™ 7 and Agilex™ 5 FPGAs and SoCs

Version: **2.0**

Last updated: **November 2024**



You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel, the Intel logo, Agilex, Altera, Arria, Cyclone, Enpirion, eASIC, easicopy, MAX, Nios, Quartus, Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.


Copyright © 2024, Intel Corporation. All rights reserved.

Contents

1.0	Top Mark Layout for Agilex™ 7 and Agilex™ 5 FPGAs and SoCs Devices.....	4
2.0	Document Revision History	5



1.0 Top Mark Layout for Agilex™ 7 and Agilex™ 5 FPGAs and SoCs



Line 1	Intel swirl logo
Line 2	Family Name (Intel Agilex)
Line 3	Device Name (OPN)
Line 4	Unit Intel ID (MM)
Line 5	Country of Origin (COO)
Line 6	Lot number (Intel FPO) + 2 nd level interconnect symbol e(N)
Line 7	Unit level ID (Device Visual ID)

2.0 Document Revision History

Date	Version	Changes
December 2021	1.0	Initial release.