

Table with columns: Bank Number, Index within IO Bank (Z), VREF, Pin Name/Function, Optional Function(s), Configuration Function, HPS Function (3), Non-Dedicated Tx/Rx Channel, Dedicated Tx/Rx Channel, Soft CDR Support, F29, DQS for X4, DQS for X8/9, DQS for X16/18, DQS for X32/36. The table lists various pins and their associated functions across different IO banks.

Table with columns: Bank Number, Index within IO Bank (Z), VREF, Pin Name/Function, Optional Function(s), Configuration Function, HPS Function (Z), Non-Dedicated Tx/Rx Channel, Dedicated Tx/Rx Channel, Soft CDR Support, F34, DQS for X4, DQS for X8, DQS for X16, DQS for X32.

Table with columns: Bank Number, Index within IO Bank (2), VREF, Pin Name/Function, Optional Function(s), Configuration Function, HPS Function (3), Non-Dedicated Tx/Rx Channel, Dedicated Tx/Rx Channel, Soft CDR Support, F34, DQS for X4, DQS for X8/9, DQS for X16/X18, DQS for X32/X36. Rows include pins 3C-3A and CSS.

Table with columns: Bank Number, Index within IO Bank (2), VREF, Pin Name/Function, Optional Function(s), Configuration Function, HPS Function (3), Non-Dedicated Tx/Rx Channel, Dedicated Tx/Rx Channel, Soft CDR Support, F34, DQS for X4, DQS for X8/X9, DQS for X16/X18, DQS for X32/X36. The table lists various pins such as WCC, WCC0, WCC1, etc., up to WCCP and WCCP.

Bank Number	Index within IO Bank (2)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	F34	DQS for X4	DQS for X8X9	DQS for X16X18	DQS for X32X36
			W0CP							N22				
			W0CP							N14				
			W0CP							N15				
			W0CP							N19				
			W0CP							N20				
			W0CP							N22				
			W0CPLL_HPS							J15				
			V0SIGN_0							F14				
			V0SIGN_1							J14				
			V0KGP_0							E14				
			V0KGP_1							H14				

Notes:
 (1) For more information about pin definition and pin connection guidelines, refer to the [Arria 10 GT, GX, and SX Device Family Pin Connection Guidelines](#).
 (2) For more information about the external memory interface schemes of the pins with indices, refer to the [Arria10EMF.xls](#).
 (3) For more information about the Hard Processor System functions of the corresponding pins, refer to the [Arria10HPS.xls](#).

Bank Number	Index within I/O Bank (2)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	F35	DQS for X4	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36
			VCCIO2L							E15				
			VCCIO2L							F12				
			VCCIO3A							AD8				
			VCCIO3A							AE5				
			VCCIO3A							AF7				
			VCCIO3B							AB4				
			VCCIO3B							W3				
			VCCIO3B							Y5				
			VCCIO3C							M4				
			VCCIO3C							P3				
			VCCIO3C							R5				
			VCCIO3D							G4				
			VCCIO3D							J3				
			VCCIO3D							K5				
			VCCIOREF_HPS							J12				
			VCCIO_HPS							H13				
2A		VREFB2AN0	VREFB2AN0							AD14				
2I		VREFB2IN0	VREFB2IN0							AE16				
2J		VREFB2JN0	VREFB2JN0							AE19				
2K		VREFB2KN0	VREFB2KN0							K19				
2L		VREFB2LN0	VREFB2LN0							G15				
3A		VREFB3AN0	VREFB3AN0							AD9				
3B		VREFB3BN0	VREFB3BN0							AA11				
3C		VREFB3CN0	VREFB3CN0							U10				
3D		VREFB3DN0	VREFB3DN0							M10				
			VREFN_ADC							D5				
			VREFP_ADC							D4				
			VCCH_GXBL							AB24				
			VCCH_GXBL							AF24				
			VCCH_GXBL							F24				
			VCCH_GXBL							K24				
			VCCH_GXBL							P24				
			VCCH_GXBL							V24				
			VCCR_GXBL1C							AH25				
			VCCR_GXBL1C							AH26				
			VCCR_GXBL1D							AD25				
			VCCR_GXBL1D							AD26				
			VCCR_GXBL1E							Y25				
			VCCR_GXBL1E							Y26				
			VCCR_GXBL1F							T25				
			VCCR_GXBL1F							T26				
			VCCR_GXBL1G							M25				
			VCCR_GXBL1G							M26				
			VCCR_GXBL1H							H25				
			VCCR_GXBL1H							H26				
			VCCT_GXBL1C							AF25				
			VCCT_GXBL1C							AF26				
			VCCT_GXBL1D							AB25				
			VCCT_GXBL1D							AB26				
			VCCT_GXBL1E							V25				
			VCCT_GXBL1E							V26				
			VCCT_GXBL1F							P25				
			VCCT_GXBL1F							P26				
			VCCT_GXBL1G							K25				
			VCCT_GXBL1G							K26				
			VCCT_GXBL1H							F25				
			VCCT_GXBL1H							F26				
			RREF_BL							AN23				
			RREF_TL							A23				
			VCCERAM							U13				
			VCCERAM							U15				
			VCCERAM							U18				
			VCCERAM							U21				
			VCCLSENSE							Y16				
			VCCL_HPS							J14				
			VCCL_HPS							K12				
			VCCL_HPS							K13				
			VCCL_HPS							K14				
			VCCP							AB12				
			VCCP							AB13				
			VCCP							AB18				
			VCCP							AB20				
			VCCP							N12				
			VCCP							N13				
			VCCP							N18				
			VCCP							N19				
			VCCPLL_HPS							J15				
			VSIGN_0							C4				
			VSIGN_1							B5				
			VSIGP_0							C3				
			VSIGP_1							C5				

Notes:
(1) For more information about pin definition and pin connection guidelines, refer to the [Arria 10 GT, GX, and SX Device Family Pin Connection Guidelines](#).
(2) For more information about the external memory interface schemes of the pins with indices, refer to the [Arria10EMIF.xls](#).
(3) For more information about the Hard Processor System functions of the corresponding pins, refer to the [Arria10HPS.xls](#).

Date	Version Number	Changes Made
10/10/2014	1.0	Initial release.
11/26/2014	1.1	Added Pin List F29.
4/3/2015	1.2	Added HPS_DDR to bank 2J for Pin List F29. Added HPS_DDR to bank 2J & 2I for Pin Lists F34 & F35.
12/30/2015	1.3	Removed the CM_PLL_CLK pins.
March 2017	2017.03.24	Rebranded as Intel.