



Bank Number	VREF	PinName/Function (2, 3)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152 (4)	DGS for X8X9	DGS for X16/ X18	DGS for X32/ X36	HMC pin assignment for DGS1 (5)	HMC pin assignment for LPDORA (6)	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
3B	VREFB3N0	ID			DIFFO_RX_B27n	DIFFOUT_B27n	AC24	DGSnB/QK3B	DQ2B	DQ1B	DGS1_3B	DGS1_3B				
3B	VREFB3N0	ID			DIFFO_RX_B27p	DIFFOUT_B27p	AD24	DGSnB/CQ3B/CQn3B/QKn3B	DQ2B	DQ1B	DGS1_3B	DGS1_3B				
3B	VREFB3N0	ID			DIFFO_RX_B28n	DIFFOUT_B28n	AE25	DQ3B	DQ2B	DQ1B	DQ1_3B_5	DQ1_3B_5				
3B	VREFB3N0	ID			DIFFO_TX_B28p	DIFFOUT_B28p	AJ25	DQ3B	DQ2B	DQ1B	DQ1_3B_5	DQ1_3B_5				
3B	VREFB3N0	ID			DIFFO_RX_B29n	DIFFOUT_B29n	AG24	DQ3B	DQ2B	DQ1B	DQ1_3B_4	DQ1_3B_4				
3B	VREFB3N0	ID			DIFFO_RX_B29p	DIFFOUT_B29p	AH24	DQ3B	DQ2B	DQ1B	DQ1_3B_3	DQ1_3B_3				
3B	VREFB3N0	ID	VREFB3N0				AC25									
3B	VREFB3N0	ID					AC23	DQ3B	DQ2B	DQ1B	DQ1_3B_2	DQ1_3B_2				
3B	VREFB3N0	ID			DIFFO_RX_B30n	DIFFOUT_B30n	AI25	DQ3B	DQ2B	DQ1B	DQ1_3B_1	DQ1_3B_1				
3B	VREFB3N0	ID			DIFFO_RX_B30p	DIFFOUT_B30p	AL24	DQ3B	DQ2B	DQ1B	DQ1_3B_0	DQ1_3B_0				
3B	VREFB3N0	ID			DIFFO_TX_B31n	DIFFOUT_B31n	AJ24	DQ4B	DQ3B	DQ2B	DQ2_3B_8	DQ2_3B_8				
3B	VREFB3N0	ID			DIFFO_RX_B32n	DIFFOUT_B32n	AE23	DQ4B	DQ3B	DQ2B	DQ2_3B_7	DQ2_3B_7				
3B	VREFB3N0	ID			DIFFO_RX_B32p	DIFFOUT_B32p	AF23	DQ4B	DQ3B	DQ2B	DQ2_3B_6	DQ2_3B_6				
3B	VREFB3N0	ID			DIFFO_TX_B33n	DIFFOUT_B33n	AD23	DQ4B	DQ3B	DQ2B	DQ2_3B_5	DQ2_3B_5				
3B	VREFB3N0	ID			DIFFO_TX_B34n	DIFFOUT_B34n	AP25	DGSnB/QK4B	DGSnB/CQ2B	DQ1B	DQ2_3B_3B	DQ2_3B_3B				
3B	VREFB3N0	ID			DIFFO_RX_B34p	DIFFOUT_B34p	AP24	DGSnB/CQ4B/CQn4B/QKn4B	DGSnB/CQ2B/CQn2B/QKn2B	DQ1B	DQ2_3B_3B	DQ2_3B_3B				
3B	VREFB3N0	ID			DIFFO_TX_B35n	DIFFOUT_B35n	AM25	DQ4B	DQ3B	DQ2B	DQ2_3B_5	DQ2_3B_5				
3B	VREFB3N0	ID			DIFFO_RX_B36n	DIFFOUT_B36n	AM23	DQ4B	DQ3B	DQ2B	DQ2_3B_4	DQ2_3B_4				
3B	VREFB3N0	ID			DIFFO_RX_B36p	DIFFOUT_B36p	AM24	DQ4B	DQ3B	DQ2B	DQ2_3B_3	DQ2_3B_3				
3B	VREFB3N0	ID			DIFFO_TX_B37n	DIFFOUT_B37n	AB23	DQ4B	DQ3B	DQ2B	DQ2_3B_2	DQ2_3B_2				
3B	VREFB3N0	ID			DIFFO_RX_B38n	DIFFOUT_B38n	AN23	DQ4B	DQ3B	DQ2B	DQ2_3B_1	DQ2_3B_1				
3B	VREFB3N0	ID			DIFFO_RX_B38p	DIFFOUT_B38p	AP23	DQ4B	DQ3B	DQ2B	DQ2_3B_0	DQ2_3B_0				
3B	VREFB3N0	ID			DIFFO_TX_B39n	DIFFOUT_B39n	AF23	DQ5B	DQ4B	DQ3B	DQ3_3C_8	DQ3_3C_8				
3C	VREFB3C0	ID			DIFFO_RX_B40n	DIFFOUT_B40n	AG23	DQ5B	DQ4B	DQ3B	DQ3_3C_7	DQ3_3C_7				
3C	VREFB3C0	ID			DIFFO_RX_B40p	DIFFOUT_B40p	AF23	DQ5B	DQ4B	DQ3B	DQ3_3C_6	DQ3_3C_6				
3C	VREFB3C0	ID			DIFFO_TX_B41n	DIFFOUT_B41n	AE22	DQ5B	DQ4B	DQ3B	DQ3_3C_5	DQ3_3C_5				
3C	VREFB3C0	ID			DIFFO_RX_B42n	DIFFOUT_B42n	AJ23	DGSnB/QK5B	DGSnB/CQ5B	DQ1B	DQ3_3C_4	DQ3_3C_4				
3C	VREFB3C0	ID			DIFFO_RX_B42p	DIFFOUT_B42p	AJ22	DGSnB/CQ5B/CQn5B/QKn5B	DGSnB/CQ5B	DQ1B	DQ3_3C_3	DQ3_3C_3				
3C	VREFB3C0	ID			DIFFO_TX_B43n	DIFFOUT_B43n	AM22	DQ5B	DQ4B	DQ3B	DQ3_3C_5	DQ3_3C_5				
3C	VREFB3C0	ID			DIFFO_RX_B44n	DIFFOUT_B44n	AG21	DQ5B	DQ4B	DQ3B	DQ3_3C_4	DQ3_3C_4				
3C	VREFB3C0	ID			DIFFO_RX_B44p	DIFFOUT_B44p	AH21	DQ5B	DQ4B	DQ3B	DQ3_3C_3	DQ3_3C_3				
3C	VREFB3C0	ID			DIFFO_TX_B45n	DIFFOUT_B45n	AC22	DQ5B	DQ4B	DQ3B	DQ3_3C_2	DQ3_3C_2				
3C	VREFB3C0	ID			DIFFO_RX_B46n	DIFFOUT_B46n	AK23	DQ5B	DQ4B	DQ3B	DQ3_3C_1	DQ3_3C_1				
3C	VREFB3C0	ID			DIFFO_RX_B46p	DIFFOUT_B46p	AL23	DQ5B	DQ4B	DQ3B	DQ3_3C_0	DQ3_3C_0				
3C	VREFB3C0	ID			DIFFO_TX_B47n	DIFFOUT_B47n	AI22	DQ5B	DQ4B	DQ3B	DQ3_3C_0	DQ3_3C_0				
3C	VREFB3C0	ID			DIFFO_TX_B47p	DIFFOUT_B47p	AM22	DQ5B	DQ4B	DQ3B	DQ4_3C_8	DQ4_3C_8				
3C	VREFB3C0	ID			DIFFO_RX_B48n	DIFFOUT_B48n	AN21	DQ5B	DQ4B	DQ3B	DQ4_3C_7	DQ4_3C_7				
3C	VREFB3C0	ID			DIFFO_RX_B48p	DIFFOUT_B48p	AP21	DQ5B	DQ4B	DQ3B	DQ4_3C_6	DQ4_3C_6				
3C	VREFB3C0	ID			DIFFO_TX_B49n	DIFFOUT_B49n	AB21	DQ5B	DQ4B	DQ3B	DQ4_3C_5	DQ4_3C_5				
3C	VREFB3C0	ID			DIFFO_RX_B50n	DIFFOUT_B50n	AE21	DGSnB/QK6B	DGSnB/CQ6B	DQ1B	DQ4_3C_4	DQ4_3C_4				
3C	VREFB3C0	ID			DIFFO_RX_B50p	DIFFOUT_B50p	AE20	DGSnB/CQ6B/CQn6B/QKn6B	DGSnB/CQ6B/CQn6B/QKn6B	DQ1B	DQ4_3C_3	DQ4_3C_3				
3C	VREFB3C0	ID			DIFFO_TX_B51n	DIFFOUT_B51n	AL20	DQ5B	DQ4B	DQ3B	DQ4_3C_5	DQ4_3C_5				
3C	VREFB3C0	ID			DIFFO_RX_B52n	DIFFOUT_B52n	AF20	DQ5B	DQ4B	DQ3B	DQ4_3C_4	DQ4_3C_4				
3C	VREFB3C0	ID			DIFFO_RX_B52p	DIFFOUT_B52p	AC20	DQ5B	DQ4B	DQ3B	DQ4_3C_3	DQ4_3C_3				
3C	VREFB3C0	ID	VREFB3C0				AB22									
3C	VREFB3C0	ID					AB20	DQ5B	DQ4B	DQ3B	DQ4_3C_2	DQ4_3C_2				
3C	VREFB3C0	ID			DIFFO_RX_B53n	DIFFOUT_B53n	AC21	DQ5B	DQ4B	DQ3B	DQ4_3C_1	DQ4_3C_1				
3C	VREFB3C0	ID			DIFFO_RX_B53p	DIFFOUT_B53p	AL21	DQ5B	DQ4B	DQ3B	DQ4_3C_0	DQ4_3C_0				
3C	VREFB3C0	ID			DIFFO_TX_B54n	DIFFOUT_B54n	AH20	DQ5B	DQ4B	DQ3B	DQ5_3C_8	DQ5_3C_8				
3C	VREFB3C0	ID			DIFFO_RX_B55n	DIFFOUT_B55n	AJ20	DQ5B	DQ4B	DQ3B	DQ5_3C_7	DQ5_3C_7				
3C	VREFB3C0	ID			DIFFO_RX_B55p	DIFFOUT_B55p	AK20	DQ5B	DQ4B	DQ3B	DQ5_3C_6	DQ5_3C_6				
3C	VREFB3C0	ID			DIFFO_TX_B56n	DIFFOUT_B56n	AC21	DQ5B	DQ4B	DQ3B	DQ5_3C_5	DQ5_3C_5				
3C	VREFB3C0	ID			DIFFO_RX_B57n	DIFFOUT_B57n	AP21	DGSnB/QK7B	DGSnB/CQ7B	DQ1B	DQ5_3C_4	DQ5_3C_4				
3C	VREFB3C0	ID			DIFFO_TX_B57p	DIFFOUT_B57p	AP20	DGSnB/CQ7B/CQn7B/QKn7B	DGSnB/CQ7B/CQn7B/QKn7B	DQ1B	DQ5_3C_3	DQ5_3C_3				
3C	VREFB3C0	ID			DIFFO_TX_B58n	DIFFOUT_B58n	AM20	DQ5B	DQ4B	DQ3B	DQ5_3C_5	DQ5_3C_5				
3C	VREFB3C0	ID			DIFFO_RX_B59n	DIFFOUT_B59n	AN20	DQ5B	DQ4B	DQ3B	DQ5_3C_4	DQ5_3C_4				
3C	VREFB3C0	ID			DIFFO_RX_B59p	DIFFOUT_B59p	AP19	DQ5B	DQ4B	DQ3B	DQ5_3C_3	DQ5_3C_3				
3C	VREFB3C0	ID			DIFFO_TX_B60n	DIFFOUT_B60n	AC19	DQ5B	DQ4B	DQ3B	DQ5_3C_2	DQ5_3C_2				
3C	VREFB3C0	ID			DIFFO_RX_B61n	DIFFOUT_B61n	AL20	DQ5B	DQ4B	DQ3B	DQ5_3C_1	DQ5_3C_1				
3C	VREFB3C0	ID			DIFFO_RX_B61p	DIFFOUT_B61p	AD18	DQ5B	DQ4B	DQ3B	DQ5_3C_0	DQ5_3C_0				
3D	VREFB3D0	ID	VREFB3D0				AD18									
3D	VREFB3D0	ID	CLK4n		DIFFO_RX_B76n	DIFFOUT_B76n	AH19									
3D	VREFB3D0	ID	CLK4p		DIFFO_RX_B76p	DIFFOUT_B76p	AI19									
3D	VREFB3D0	ID	CLK5n		DIFFO_RX_B78n	DIFFOUT_B78n	AL19									
3D	VREFB3D0	ID	CLK5p		DIFFO_RX_B78p	DIFFOUT_B78p	AM19									
3D	VREFB3D0	ID	FPLL_BC_CLKOUT1/FPLL_BC_CLKOUTn		DIFFO_TX_B79n	DIFFOUT_B79n	AI18									
3D	VREFB3D0	ID	FPLL_BC_CLKOUT0/FPLL_BC_CLKOUTp/FPLL_BC_FB0		DIFFO_TX_B79p	DIFFOUT_B79p	AF19									
3D	VREFB3D0	ID	FPLL_BC_CLKOUT1/FPLL_BC_FBn		DIFFO_RX_B80n	DIFFOUT_B80n	AM18									
3D	VREFB3D0	ID	FPLL_BC_CLKOUT2/FPLL_BC_FBp/FPLL_BC_FB1		DIFFO_RX_B80p	DIFFOUT_B80p	AN18									
3D	VREFB3D0	ID	CLK6n		DIFFO_RX_B82n	DIFFOUT_B82n	AJ18									
3D	VREFB3D0	ID	CLK6p		DIFFO_RX_B82p	DIFFOUT_B82p	AK18									
3D	VREFB3D0	ID	CLK7n		DIFFO_RX_B84n	DIFFOUT_B84n	AF18									
3D	VREFB3D0	ID	CLK7p		DIFFO_RX_B84p	DIFFOUT_B84p	AG18									
3D	VREFB3D0	ID	VCCD_FPLL				AI17									
3D	VREFB3D0	ID	VCCA_FPLL				AB18									
3D	VREFB3D0	ID	DNI				AB19									
4D	VREFB4D0	ID			DIFFO_TX_B95n	DIFFOUT_B95n	AD17	DQ4B	DQ3B	DQ2B	CSF_4D_1	CSF_4D_1				
4D	VREFB4D0	ID			DIFFO_RX_B95p	DIFFOUT_B95p	AE17	DQ4B	DQ3B	DQ2B	CSF_4D_0	CSF_4D_0				
4D	VREFB4D0	ID			DIFFO_RX_B96n	DIFFOUT_B96n	AC18	DQ4B	DQ3B	DQ2B						
4D	VREFB4D0	ID			DIFFO_RX_B96p	DIFFOUT_B96p	AF16	DQ4B	DQ3B	DQ2B	A_4D_15					
4D	VREFB4D0	ID			DIFFO_TX_B97n	DIFFOUT_B97n	AB18	DQ4B	DQ3B	DQ2B	OOT_4D_1	OOT_4D_1				
4D	VREFB4D0	ID			DIFFO_TX_B97p	DIFFOUT_B97p	AC18	DQ4B	DQ3B	DQ2B	OOT_4D_0	OOT_4D_0				
4D	VREFB4D0	ID			DIFFO_RX_B98n	DIFFOUT_B98n	AG17	DGSnB/QK8B	DQ4B	DQ3B	WEA_4D	WEA_4D				
4D	VREFB4D0	ID			DIFFO_RX_B98p	DIFFOUT_B98p	AG17	DGSnB/CQ8B/CQn8B/QKn8B	DQ4B	DQ3B	CASA_4D	CASA_4D				
4D	VREFB4D0	ID			DIFFO_TX_B99n	DIFFOUT_B99n	AH17	DQ4B	DQ3B	DQ2B	BISA_4D_4D	BISA_4D_4D				
4D	VREFB4D0	ID			DIFFO_TX_B99p	DIFFOUT_B99p	AH16	DQ4B	DQ3B	DQ2B	BA_4D_2	BA_4D_2				
4D	VREFB4D0	ID			DIFFO_RX_898n	DIFFOUT_898n	AJ16	DQ4B	DQ3B	DQ2B	BA_4D_1	BA_4D_1				
4D	VREFB4D0	ID			DIFFO_RX_898p	DIFFOUT_898p	AI17	DQ4B	DQ3B	DQ2B	BA_4D_0	BA_4D_0				
4D	VREFB4D0	ID	VREFB4D0				AB17									
4D	VREFB4D0	ID					AC17	DQ4B	DQ3B	DQ2B	A_4D_14	A_4D_14				
4D	VREFB4D0	ID			DIFFO_RX_899n	DIFFOUT_899n	AK17	DQ4B	DQ3B	DQ2B	A_4D_13	A_4D_13				
4D	VREFB4D0	ID			DIFFO_RX_899p	DIFFOUT_899p	AL16	DQ4B	DQ3B	DQ2B	A_4D_12	A_4D_12				
4D	VREFB4D0	ID			DIFFO_TX_8100n	DIFFOUT_8100n	AL17	DQ4B	DQ3B	DQ2B	A_4D_11	A_4D_11				
4D	VREFB4D0	ID			DIFFO_TX_8100p	DIFFOUT_8100p	AM17	DQ4B	DQ3B	DQ2B	A_4D_10	A_4D_10				
4D	VREFB4D0	ID			DIFFO_RX_8101n	DIFFOUT_8101n	AP17	DQ4B	DQ3B	DQ2B	A_4D_9	CA_4D_9				
4D	VREFB4D0	ID			DIFFO_RX_8101p	DIFFOUT_8101p										



Bank Number	VREF	PinName/Function 2), (3)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152 (4)	DQS for X8X9	DQS for X16/ X18	DQS for X32/ X36	HMC pin assignment for BDR# (5)	HMC pin assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
GXB_R0		GXB_RX_R5a,GXB_REFCLK_R5a					Y1*									
GXB_R0		GXB_TX_R5a					W3*									
GXB_R0		GXB_TX_R5b					W4*									
GXB_R0		REFCLK1Rb					W8									
GXB_R0		REFCLK1Rb					W7									
GB	VREFBAND_HPS	HPS_DDR					T7				HPS_DM_4	HPS_DM_4				
GB	VREFBAND_HPS	HPS_DDR					T8				HPS_DQ_38	HPS_DQ_38				
GB	VREFBAND_HPS	HPS_DDR					U2				HPS_DQ_37	HPS_DQ_37				
GB	VREFBAND_HPS	HPS_DDR					V1				HPS_DQ_38	HPS_DQ_38				
GB	VREFBAND_HPS	HPS_DDR					U3				HPS_DQ_36	HPS_DQ_36				
GB	VREFBAND_HPS	HPS_DDR					T3				HPS_DQS_4	HPS_DQS_4				
GB	VREFBAND_HPS	HPS_GPII3					T1									
GB	VREFBAND_HPS	HPS_DDR					T4				HPS_DQS#_4	HPS_DQS#_4				
GB	VREFBAND_HPS	HPS_DDR					U1				HPS_DQ_35	HPS_DQ_35				
GB	VREFBAND_HPS	HPS_DDR					R1				HPS_DQ_33	HPS_DQ_33				
GB	VREFBAND_HPS	HPS_DDR					T5				HPS_DQ_34	HPS_DQ_34				
GB	VREFBAND_HPS	HPS_DDR					R2				HPS_DQ_32	HPS_DQ_32				
GB	VREFBAND_HPS	HPS_GPII2					T6									
GB	VREFBAND_HPS	HPS_GPII1					P1									
GB	VREFBAND_HPS	HPS_DDR					P2				HPS_DM_3	HPS_DM_3				
GB	VREFBAND_HPS	HPS_GPII0					N1									
GB	VREFBAND_HPS	HPS_DDR					R3				HPS_DQ_31	HPS_DQ_31				
GB	VREFBAND_HPS	HPS_DDR					M4				HPS_DQ_29	HPS_DQ_29				
GB	VREFBAND_HPS	HPS_DDR					P7				HPS_DQ_30	HPS_DQ_30				
GB	VREFBAND_HPS	HPS_DDR					P4				HPS_DQ_28	HPS_DQ_28				
GB	VREFBAND_HPS	VREFBAND_HPS					R7									
GB	VREFBAND_HPS	HPS_DDR					L1				HPS_DQS_3	HPS_DQS_3				
GB	VREFBAND_HPS	HPS_GPIB					M3									
GB	VREFBAND_HPS	HPS_DDR					M2				HPS_DQS#_3	HPS_DQS#_3				
GB	VREFBAND_HPS	HPS_DDR					N3				HPS_DQ_27	HPS_DQ_27				
GB	VREFBAND_HPS	HPS_DDR					X1				HPS_DQ_25	HPS_DQ_25				
GB	VREFBAND_HPS	HPS_DDR					R4				HPS_DQ_26	HPS_DQ_26				
GB	VREFBAND_HPS	HPS_DDR					L2				HPS_DQ_24	HPS_DQ_24				
GB	VREFBAND_HPS	HPS_GPIB					P5									
GB	VREFBAND_HPS	HPS_GPI7					H2									
GB	VREFBAND_HPS	HPS_DDR					H1				HPS_DM_2	HPS_DM_2				
GB	VREFBAND_HPS	HPS_GPI6					J2									
GB	VREFBAND_HPS	HPS_DDR					J1				HPS_DQ_23	HPS_DQ_23				
GB	VREFBAND_HPS	HPS_DDR					J3				HPS_DQ_21	HPS_DQ_21				
GB	VREFBAND_HPS	HPS_DDR					N5				HPS_DQ_22	HPS_DQ_22				
GB	VREFBAND_HPS	HPS_DDR					K3				HPS_DQ_20	HPS_DQ_20				
GB	VREFBAND_HPS	HPS_GPI5					P6									
GB	VREFBAND_HPS	HPS_DDR					K4				HPS_DQS_2	HPS_DQS_2				
GB	VREFBAND_HPS	HPS_DDR					L3				HPS_RESET#	HPS_RESET#				
GB	VREFBAND_HPS	HPS_DDR					L5				HPS_DQS#_2	HPS_DQS#_2				
GB	VREFBAND_HPS	HPS_DDR					M4				HPS_DQ_19	HPS_DQ_19				
GB	VREFBAND_HPS	HPS_DDR					U6				HPS_DQ_17	HPS_DQ_17				
GB	VREFBAND_HPS	HPS_DDR					N6				HPS_DQ_18	HPS_DQ_18				
GB	VREFBAND_HPS	HPS_DDR					M6				HPS_DQ_16	HPS_DQ_16				
GB	VREFBAND_HPS	HPS_GPI4					N7									
GA	VREFBAND_HPS	HPS_GPI3					G3									
GA	VREFBAND_HPS	HPS_DDR					F1				HPS_DM_1	HPS_DM_1				
GA	VREFBAND_HPS	HPS_GPI2					H3									
GA	VREFBAND_HPS	HPS_DDR					G1				HPS_DQ_15	HPS_DQ_15				
GA	VREFBAND_HPS	HPS_DDR					H4				HPS_DQ_13	HPS_DQ_13				
GA	VREFBAND_HPS	HPS_DDR					K5				HPS_DQ_14	HPS_DQ_14				
GA	VREFBAND_HPS	HPS_DDR					J4				HPS_DQ_12	HPS_DQ_12				
GA	VREFBAND_HPS	HPS_DDR					K6				HPS_CKE_0	HPS_CKE_0				
GA	VREFBAND_HPS	HPS_DDR					D1				HPS_DQS_1	HPS_DQS_1				
GA	VREFBAND_HPS	HPS_DDR					E1				HPS_CKE_1	HPS_CKE_1				
GA	VREFBAND_HPS	HPS_DDR					C1				HPS_DQS#_1	HPS_DQS#_1				
GA	VREFBAND_HPS	HPS_DDR					E2				HPS_DQ_11	HPS_DQ_11				
GA	VREFBAND_HPS	HPS_DDR					F3				HPS_DQ_9	HPS_DQ_9				
GA	VREFBAND_HPS	HPS_DDR					J6				HPS_DQ_10	HPS_DQ_10				
GA	VREFBAND_HPS	HPS_DDR					F4				HPS_DQ_8	HPS_DQ_8				
GA	VREFBAND_HPS	HPS_GPI1					F7									
GA	VREFBAND_HPS	HPS_GPI0					G2									
GA	VREFBAND_HPS	HPS_DDR					G4				HPS_DM_0	HPS_DM_0				
GA	VREFBAND_HPS	HPS_DDR					G5				HPS_DQ_7	HPS_DQ_7				
GA	VREFBAND_HPS	HPS_DDR					A2				HPS_DQ_5	HPS_DQ_5				
GA	VREFBAND_HPS	HPS_DDR					K7				HPS_DQ_6	HPS_DQ_6				
GA	VREFBAND_HPS	HPS_DDR					B1				HPS_A_1	HPS_A_1				
GA	VREFBAND_HPS	HPS_DDR					L7				HPS_ODT_1	HPS_ODT_1				
GA	VREFBAND_HPS	HPS_DDR					G3				HPS_DQS_0	HPS_DQS_0				
GA	VREFBAND_HPS	HPS_DDR					E3				HPS_ODT_0	HPS_ODT_0				
GA	VREFBAND_HPS	HPS_DDR					D4				HPS_DQS#_0	HPS_DQS#_0				
GA	VREFBAND_HPS	HPS_DDR					E4				HPS_DQ_3	HPS_DQ_3				
GA	VREFBAND_HPS	HPS_DDR					M4				HPS_DQ_1	HPS_DQ_1				
GA	VREFBAND_HPS	HPS_DDR					M8				HPS_DQ_2	HPS_DQ_2				
GA	VREFBAND_HPS	HPS_DDR					A3				HPS_DQ_0	HPS_DQ_0				
GA	VREFBAND_HPS	VREFBAND_HPS					N9									
GA	VREFBAND_HPS	HPS_DDR					B4				HPS_A_0	HPS_A_0				
GA	VREFBAND_HPS	HPS_DDR					C4				HPS_A_1	HPS_A_1				
GA	VREFBAND_HPS	HPS_DDR					D5				HPS_A_4	HPS_A_4				
GA	VREFBAND_HPS	HPS_DDR					J9				HPS_A_2	HPS_A_2				
GA	VREFBAND_HPS	HPS_DDR					E5				HPS_A_5	HPS_A_5				
GA	VREFBAND_HPS	HPS_DDR					K8				HPS_A_3	HPS_A_3				
GA	VREFBAND_HPS	HPS_DDR					A6				HPS_CK	HPS_CK				
GA	VREFBAND_HPS	HPS_DDR					B5				HPS_A_6	HPS_A_6				
GA	VREFBAND_HPS	HPS_DDR					B7				HPS_CK#	HPS_CK#				
GA	VREFBAND_HPS	HPS_DDR					A8				HPS_A_7	HPS_A_7				
GA	VREFBAND_HPS	HPS_DDR					C7				HPS_BA_1	HPS_BA_1				
GA	VREFBAND_HPS	HPS_DDR					G7				HPS_BA_0	HPS_BA_0				
GA	VREFBAND_HPS	HPS_DDR					H6				HPS_BA_2	HPS_BA_2				
GA	VREFBAND_HPS	HPS_DDR					G6				HPS_CAS#	HPS_CAS#				
GA	VREFBAND_HPS	HPS_DDR					H6				HPS_RAS#	HPS_RAS#				
GA	VREFBAND_HPS	HPS_DDR					F6				HPS_A_8	HPS_A_8				
GA	VREFBAND_HPS	HPS_DDR					F5				HPS_A_10	HPS_A_10				
GA	VREFBAND_HPS	HPS_DDR					F7				HPS_A_9	HPS_A_9				
GA	VREFBAND_HPS	HPS_DDR					G9				HPS_A_11	HPS_A_11				
GA	VREFBAND_HPS	HPS_DDR					G8				HPS_CSI_0	HPS_CSI_0				
GA	VREFBAND_HPS	HPS_DDR					E7				HPS_A_12	HPS_A_12				
GA	VREFBAND_HPS	HPS_DDR					D7				HPS_CSI_1	HPS_CSI_1				
GA	VREFBAND_HPS	HPS_DDR					F9				HPS_A_13	HPS_A_13				
GA	VREFBAND_HPS	HPS_DDR					A8				HPS_A_14	HPS_A_14				
GA	VREFBAND_HPS	HPS_DDR					J9				HPS_WE#	HPS_WE#				
GA	VREFBAND_HPS	HPS_DDR					A7				HPS_A_15	HPS_A_15				
GA	VREFBAND_HPS	HPS_RZQ_0					K9									
		DN1					U4									
		GND					G10									
		GND					H10									
ZA		HPS_nRST					P11									
ZA		HPS_nPOR					D9									
ZA		HPS_TDO					P10									
ZA		VCCRSTCLK_HPS					E9									
ZA		HPS_TMS					A9									
ZA		HPS_TCK					C9									
ZA		HPS_TRST					B10									
ZA		HPS_Tdi					D9									
		GND					N10									



Bank Number	REF	PinName/Function (1, 2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152 (4)	DGS for X8X9	DGS for X16/ X18	DGS for X32/ X36	HMC pin assignment for DDR3 (8)	HMC pin assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
SC	VREFBAND	ID			DIFFO_RX_T58b	DIFFOUT_T58b	B21	DGS1TCQ1TCQnTQknT			D05b_8C	D05b_8C				
SC	VREFBAND	ID			DIFFO_RX_T58b	DIFFOUT_T58b	C21	DGSnTQK1T			D05b_8C	D05b_8C				
SC	VREFBAND	ID			DIFFO_TX_T59b	DIFFOUT_T59b	N20	DO1T			D04b_8C	D04b_8C				
SC	VREFBAND	ID			DIFFO_RX_T60b	DIFFOUT_T60b	H21	DO1T			D05_8C_6	D05_8C_6				
SC	VREFBAND	ID			DIFFO_RX_T60b	DIFFOUT_T60b	J20	DO1T			D05_8C_7	D05_8C_7				
SC	VREFBAND	ID			DIFFO_TX_T61b	DIFFOUT_T61b	E21	DO1T			D05_8C_8	D05_8C_8				
SC	VREFBAND	ID			DIFFO_RX_T62b	DIFFOUT_T62b	F21	DO2T	DO1T		D04_8C_0	D04_8C_0				
SC	VREFBAND	ID			DIFFO_RX_T62b	DIFFOUT_T62b	K21	DO2T	DO1T		D04_8C_1	D04_8C_1				
SC	VREFBAND	ID			DIFFO_RX_T62b	DIFFOUT_T62b	N21	DO2T	DO1T		D04_8C_2	D04_8C_2				
SC	VREFBAND	ID	VREFBAND				F21									
SC	VREFBAND	ID			DIFFO_RX_T63b	DIFFOUT_T63b	M21	DO2T	DO1T		D04_8C_3	D04_8C_3				
SC	VREFBAND	ID			DIFFO_RX_T63b	DIFFOUT_T63b	M20	DO2T	DO1T		D04_8C_4	D04_8C_4				
SC	VREFBAND	ID			DIFFO_TX_T64b	DIFFOUT_T64b	F21	DO1T	DO1T		D04_8C_5	D04_8C_5				
SC	VREFBAND	ID			DIFFO_RX_T65b	DIFFOUT_T65b	D22	DGS2TCQ2TCQnTQknT	DGS1TCQ1TCQnTQknT	DO1T	D05d_8C	D05d_8C				
SC	VREFBAND	ID			DIFFO_RX_T65b	DIFFOUT_T65b	E22	DGSnTQK2T	DGSnTQK1T	DO1T	D05d_8C	D05d_8C				
SC	VREFBAND	ID			DIFFO_TX_T66b	DIFFOUT_T66b	N22	DO2T	DO1T		D04_8C	D04_8C				
SC	VREFBAND	ID			DIFFO_RX_T67b	DIFFOUT_T67b	A24	DO2T	DO1T		D04_8C_6	D04_8C_6				
SC	VREFBAND	ID			DIFFO_RX_T67b	DIFFOUT_T67b	A23	DO2T	DO1T		D04_8C_7	D04_8C_7				
SC	VREFBAND	ID			DIFFO_TX_T68b	DIFFOUT_T68b	E23	DO2T	DO1T		D04_8C_8	D04_8C_8				
SC	VREFBAND	ID			DIFFO_TX_T68b	DIFFOUT_T68b	F23	DO2T	DO1T							
SC	VREFBAND	ID			DIFFO_RX_T69b	DIFFOUT_T69b	G23	DO3T	DO1T		D03_8C_0	D03_8C_0				
SC	VREFBAND	ID			DIFFO_RX_T69b	DIFFOUT_T69b	H23	DO3T	DO1T		D03_8C_1	D03_8C_1				
SC	VREFBAND	ID			DIFFO_TX_T70b	DIFFOUT_T70b	R22	DO3T	DO1T		D03_8C_2	D03_8C_2				
SC	VREFBAND	ID			DIFFO_RX_T71b	DIFFOUT_T71b	G22	DO3T	DO1T		D03_8C_3	D03_8C_3				
SC	VREFBAND	ID			DIFFO_RX_T71b	DIFFOUT_T71b	H22	DO3T	DO1T		D03_8C_4	D03_8C_4				
SC	VREFBAND	ID			DIFFO_TX_T72b	DIFFOUT_T72b	J23	DO3T	DO1T		D03_8C_5	D03_8C_5				
SC	VREFBAND	ID			DIFFO_RX_T73b	DIFFOUT_T73b	K22	DGS1TCQ1TCQnTQknT		DO1T	D05J_8C	D05J_8C				
SC	VREFBAND	ID			DIFFO_RX_T73b	DIFFOUT_T73b	L22	DGSnTQK3T	DO1T	DGSnTQK1T	D05d_8C	D05d_8C				
SC	VREFBAND	ID			DIFFO_TX_T74b	DIFFOUT_T74b	M23	DO3T	DO1T		D03_8C	D03_8C				
SC	VREFBAND	ID			DIFFO_RX_T75b	DIFFOUT_T75b	L23	DO3T	DO1T		D03_8C_6	D03_8C_6				
SC	VREFBAND	ID			DIFFO_RX_T75b	DIFFOUT_T75b	M23	DO3T	DO1T		D03_8C_7	D03_8C_7				
SC	VREFBAND	ID			DIFFO_TX_T76b	DIFFOUT_T76b	G23	DO4T	DO1T		D02_8C_8	D02_8C_8				
SB	VREFBAND	ID			DIFFO_RX_T77b	DIFFOUT_T77b	B23	DO4T	DO1T		D02_8C_9	D02_8C_9				
SB	VREFBAND	ID			DIFFO_RX_T77b	DIFFOUT_T77b	C24	DO4T	DO1T		D02_8B_1	D02_8B_1				
SB	VREFBAND	ID			DIFFO_TX_T78b	DIFFOUT_T78b	H24	DO4T	DO1T		D02_8B_2	D02_8B_2				
SB	VREFBAND	ID			DIFFO_RX_T79b	DIFFOUT_T79b	C23	DO4T	DO1T		D02_8B_3	D02_8B_3				
SB	VREFBAND	ID			DIFFO_RX_T79b	DIFFOUT_T79b	D23	DO4T	DO1T		D02_8B_4	D02_8B_4				
SB	VREFBAND	ID			DIFFO_TX_T80b	DIFFOUT_T80b	G24	DO4T	DO1T		D02_8B_5	D02_8B_5				
SB	VREFBAND	ID			DIFFO_RX_T81b	DIFFOUT_T81b	C25	DGS4TCQ4TCQnTQknT	DGS2TCQ2TCQnTQknT	DO1T	D05e_8B	D05e_8B				
SB	VREFBAND	ID			DIFFO_RX_T81b	DIFFOUT_T81b	D24	DGSnTQK4T	DGSnTQK2T	DO1T	D05e_8B	D05e_8B				
SB	VREFBAND	ID			DIFFO_TX_T82b	DIFFOUT_T82b	E24	DO4T	DO1T		D02_8B_6	D02_8B_6				
SB	VREFBAND	ID			DIFFO_RX_T83b	DIFFOUT_T83b	E24	DO4T	DO1T		D02_8B_6	D02_8B_6				
SB	VREFBAND	ID			DIFFO_RX_T83b	DIFFOUT_T83b	G25	DO4T	DO1T		D02_8B_7	D02_8B_7				
SB	VREFBAND	ID			DIFFO_TX_T84b	DIFFOUT_T84b	H24	DO4T	DO1T		D02_8B_8	D02_8B_8				
SB	VREFBAND	ID			DIFFO_RX_T85b	DIFFOUT_T85b	A25	DO5T	DO1T		D01_8B_0	D01_8B_0				
SB	VREFBAND	ID			DIFFO_RX_T85b	DIFFOUT_T85b	A26	DO5T	DO1T		D01_8B_1	D01_8B_1				
SB	VREFBAND	ID					N26	DO6T			D01_8B_2	D01_8B_2				
SB	VREFBAND	ID	VREFBAND				N26									
SB	VREFBAND	ID			DIFFO_RX_T86b	DIFFOUT_T86b	B26	DO6T	DO1T		D01_8B_3	D01_8B_3				
SB	VREFBAND	ID			DIFFO_RX_T86b	DIFFOUT_T86b	C26	DO6T	DO1T		D01_8B_4	D01_8B_4				
SB	VREFBAND	ID			DIFFO_TX_T87b	DIFFOUT_T87b	A27	DO6T	DO1T		D01_8B_5	D01_8B_5				
SB	VREFBAND	ID			DIFFO_TX_T87b	DIFFOUT_T87b	A28	DO6T	DO1T							
SB	VREFBAND	ID			DIFFO_RX_T88b	DIFFOUT_T88b	D26	DGS1TCQ1TCQnTQknT	DO1T		D05I_8B	D05I_8B				
SB	VREFBAND	ID			DIFFO_RX_T88b	DIFFOUT_T88b	E28	DGSnTQK5T	DO1T		D05I_8B	D05I_8B				
SB	VREFBAND	ID			DIFFO_TX_T89b	DIFFOUT_T89b	K24	DO6T	DO1T		DM1_8B	DM1_8B				
SB	VREFBAND	ID			DIFFO_TX_T89b	DIFFOUT_T89b	L24	DO6T	DO1T							
SB	VREFBAND	ID			DIFFO_RX_T90b	DIFFOUT_T90b	F28	DO6T	DO1T		D01_8B_6	D01_8B_6				
SB	VREFBAND	ID			DIFFO_RX_T90b	DIFFOUT_T90b	F25	DO6T	DO1T		D01_8B_7	D01_8B_7				
SB	VREFBAND	ID			DIFFO_TX_T91b	DIFFOUT_T91b	G26	DO6T	DO1T		D01_8B_8	D01_8B_8				
SB	VREFBAND	ID			DIFFO_TX_T91b	DIFFOUT_T91b	G26	DO6T	DO1T							
SA	VREFBAND	ID			DIFFO_RX_T92b	DIFFOUT_T92b	B27	DO6T	DO1T		RES37A_8A	RES37A_8A				
SA	VREFBAND	ID			DIFFO_RX_T92b	DIFFOUT_T92b	C28	DO6T	DO1T		CKA_8A	CKA_8A				
SA	VREFBAND	ID			DIFFO_TX_T93b	DIFFOUT_T93b	J25	DO6T	DO1T		CKE_8A_0	CKE_8A_0				
SA	VREFBAND	ID			DIFFO_TX_T93b	DIFFOUT_T93b	K25	DO6T	DO1T		CKE_8A_1	CKE_8A_1				
SA	VREFBAND	ID			DIFFO_RX_T94b	DIFFOUT_T94b	B29	DO6T	DO1T		A_8A_0	CA_8A_0				
SA	VREFBAND	ID			DIFFO_RX_T94b	DIFFOUT_T94b	C29	DO6T	DO1T		A_8A_1	CA_8A_1				
SA	VREFBAND	ID			DIFFO_TX_T95b	DIFFOUT_T95b	A29	DO6T	DO1T		A_8A_2	CA_8A_2				
SA	VREFBAND	ID			DIFFO_TX_T95b	DIFFOUT_T95b	A30	DO6T	DO1T		A_8A_3	CA_8A_3				
SA	VREFBAND	ID			DIFFO_RX_T96b	DIFFOUT_T96b	A31	DGS1TCQ1TCQnTQknT	DGS1TCQ1TCQnTQknT	DO1T	A_8A_4	CA_8A_4				
SA	VREFBAND	ID			DIFFO_RX_T96b	DIFFOUT_T96b	B30	DGSnTQK6T	DGSnTQK3T	DO1T	A_8A_5	CA_8A_5				
SA	VREFBAND	ID			DIFFO_TX_T97b	DIFFOUT_T97b	J26	DO6T	DO1T		A_8A_6	CA_8A_6				
SA	VREFBAND	ID			DIFFO_TX_T97b	DIFFOUT_T97b	K26	DO6T	DO1T		A_8A_7	CA_8A_7				
SA	VREFBAND	ID			DIFFO_RX_T98b	DIFFOUT_T98b	A33	DO6T	DO1T		A_8A_8	CA_8A_8				
SA	VREFBAND	ID			DIFFO_RX_T98b	DIFFOUT_T98b	A32	DO6T	DO1T		A_8A_9	CA_8A_9				
SA	VREFBAND	ID			DIFFO_TX_T99b	DIFFOUT_T99b	G33	DO6T	DO1T		A_8A_10	CA_8A_10				
SA	VREFBAND	ID			DIFFO_TX_T99b	DIFFOUT_T99b	H32	DO6T	DO1T		A_8A_11	CA_8A_11				
SA	VREFBAND	ID			DIFFO_RX_T100b	DIFFOUT_T100b	D28	DO7T	DO1T		A_8A_12	CA_8A_12				
SA	VREFBAND	ID			DIFFO_TX_T101b	DIFFOUT_T101b	L28	DO7T	DO1T		A_8A_13	CA_8A_13				
SA	VREFBAND	ID			DIFFO_TX_T101b	DIFFOUT_T101b	M26	DO7T	DO1T		A_8A_14	CA_8A_14				
SA	VREFBAND	ID			DIFFO_RX_T102b	DIFFOUT_T102b	E27	DO7T	DO1T		BA_8A_0	BA_8A_0				
SA	VREFBAND	ID			DIFFO_TX_T103b	DIFFOUT_T103b	F27	DO7T	DO1T		BA_8A_1	BA_8A_1				
SA	VREFBAND	ID			DIFFO_TX_T103b	DIFFOUT_T103b	F28	DO7T	DO1T		BA_8A_2	BA_8A_2				
SA	VREFBAND	ID			DIFFO_TX_T103b	DIFFOUT_T103b	G28	DO7T	DO1T		RASA_8A	RASA_8A				
SA	VREFBAND	ID			DIFFO_RX_T104b	DIFFOUT_T104b	C32	DGS1TCQ1TCQnTQknT	DO1T		CASA_8A	CASA_8A				
SA	VREFBAND	ID			DIFFO_RX_T104b	DIFFOUT_T104b	C31	DGSnTQK7T	DO1T		WEA_8A	WEA_8A				
SA	VREFBAND	ID			DIFFO_TX_T105b	DIFFOUT_T105b	L27	DO7T	DO1T		OOT_8A_0	OOT_8A_0				
SA	VREFBAND	ID			DIFFO_TX_T105b	DIFFOUT_T105b	M28	DO7T	DO1T		OOT_8A_1	OOT_8A_1				
SA	VREFBAND	ID	CLK23b		DIFFO_RX_T106b	DIFFOUT_T106b	D31	DO7T	DO1T							
SA	VREFBAND	ID	CLK23b		DIFFO_RX_T106b	DIFFOUT_T106b	E31	DO7T	DO1T							
SA	VREFBAND	ID			DIFFO_TX_T107b	DIFFOUT_T107b	F30	DO7T	DO1T		CSA_8A_0	CSA_8A_0				
SA	VREFBAND	ID			DIFFO_TX_T107b	DIFFOUT_T107b	F29	DO7T	DO1T		CSA_8A_1	CSA_8A_1				
SA	VREFBAND	ID			DIFFO_RX_T108b	DIFFOUT_T108b	G29									
SA	VREFBAND	ID	CLK22b		DIFFO_RX_T108b	DIFFOUT_T108b	H28									
SA	VREFBAND	ID	VREFBAND				N26									
SA	VREFBAND	ID			FPLL_TL_CLKOUT7_FPLL_TL_FBp_FPLL_TL_FB1	DIFFO_RX_T109b	J29									
SA	VREFBAND	ID			FPLL_TL_CLKOUT7_FPLL_TL_FBp	DIFFO_RX_T109b	J29									
SA	VREFBAND	ID			FPLL_TL_CLKOUT7_FPLL_TL_CLKOUTp_FPLL_TL_FB0	DIFFO_TX_T110b	K28									
SA	VREFBAND	ID			FPLL_TL_CLKOUT7_FPLL_TL_CLKOUTn	DIFFO_TX_T110b	L29									
SA	VREFBAND	ID			CLK21b	DIFFO_RX_T111b	J27									
SA	VREFBAND	ID			CLK21b	DIFFO_RX_T111b	K28									
SA	VREFBAND	ID			CLK20p	DIFFO_RX_T113b	H26									



Bank Number	VREF	PinName/Function (2), (3)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152 (4)	DQS for X8/X9	DQS for X16/ X18	DQS for X32/ X36	HMC pin assignment for BDR# (5)	HMC pin assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		GND					AB27									
		GND					AB28									
		GND					AB30									
		GND					AB31									
		GND					AB32									
		GND					AC30									
		GND					AC33									
		GND					AC34									
		GND					AD11									
		GND					AD32									
		GND					AE30									
		GND					AE33									
		GND					AE34									
		GND					AF31									
		GND					AF32									
		GND					AG29									
		GND					AG33									
		GND					AG34									
		GND					AH31									
		GND					AH32									
		GND					AJ30									
		GND					AJ33									
		GND					AJ34									
		GND					AK31									
		GND					AK32									
		GND					AL33									
		GND					AL34									
		GND					E34									
		GND					F31									
		GND					F32									
		GND					G30									
		GND					G33									
		GND					G34									
		GND					H31									
		GND					H32									
		GND					J30									
		GND					J33									
		GND					J34									
		GND					K31									
		GND					K32									
		GND					L30									
		GND					L33									
		GND					L34									
		GND					M30									
		GND					M31									
		GND					M32									
		GND					N28									
		GND					N29									
		GND					N33									
		GND					N34									
		GND					P27									
		GND					P31									
		GND					P32									
		GND					R28									
		GND					R30									
		GND					R33									
		GND					R34									
		GND					T27									
		GND					T29									
		GND					T31									
		GND					T32									
		GND					U28									
		GND					U33									
		GND					U34									
		GND					V27									
		GND					V31									
		GND					V32									
		GND					W28									
		GND					W30									
		GND					W33									
		GND					W34									
		GND					Y27									
		GND					Y29									
		GND					Y31									
		GND					Y32									
		GND					AA1									
		GND					AA2									
		GND					AB3									
		GND					AB4									
		GND					AC1									
		GND					AC2									
		GND					AC5									
		GND					AD3									
		GND					AD4									
		GND					AE1									
		GND					AE2									
		GND					AE5									
		GND					AF3									
		GND					AF4									
		GND					AG1									
		GND					AG2									
		GND					AG5									
		GND					AH3									
		GND					AH4									
		GND					AJ1									
		GND					AJ2									
		GND					AJ6									
		GND					AK3									
		GND					AK4									
		GND					AL1									
		GND					AL2									
		GND					AL3									
		GND					AN1									
		GND					V3									
		GND					V4									
		GND					V7									
		GND					W1									
		GND					W2									
		GND					W5									
		GND					Y3									
		GND					Y4									
		GND					Y6									
		GND					Y8									
		VCCP					R18									
		VCCP					T21									
		VCCP					V06									
		VCCP					W10									
		VCCP					Y10									
		VCCP					Y12									
		VCCP					Y22									



Bank Number	VREF	PinName/Function (2), (3)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152 (4)	DQS for X8/X9	DQS for X16/ X18	DQS for X32/ X36	HMC pin assignment for BDR3 (5)	HMC pin assignment for LPCR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		VCCP					Y24									
		VCCP					Y25									
		VCCA_FPLL					V26									
		VCCA_FPLL					V9									
		VCCA_FPLL					T26									
		VCCPLL_HPS					M9									
		VCCBRAT					R27									
		VCC_AUX					AA24									
		VCC_AUX					Y11									
		VCC_AUX					R24									
		VCC_AUX_SHARED					R12									
		VCCD_FPLL					Y26									
		VCCD_FPLL					Y9									
		VCCD_FPLL					P26									
		VCCA_GXBLO					Y28									
		VCCA_GXBRO					Y7									
		VCCA_GXBL1					T28									
		VCCD_GXBLO					V28									
		VCCD_GXBRO					Y8									
		VCCD_GXBL1					P28									
		VCCD_GXBLO					V29									
		VCCD_GXBRO					V30									
		VCCD_GXBRO					Y5									
		VCCD_GXBRO					Y5									
		VCCD_GXBL1					P29									
		VCCD_GXBL1					P30									
		VCCR_GXBL					AA30									
		VCCR_GXBL					AA29									
		VCCR_GXBL					R30									
		VCCR_GXBL					R29									
		VCCR_GXBR					AA5									
		VCCR_GXBR					AB6									
		VCCR_GXBR					AB5									
		VCCD_GXBLO					T30									
		VCCD_GXBLO					U29									
		VCCD_GXBLO					U30									
		VCCD_GXBRO					W6									
		VCCD_GXBRO					AA6									
		VCCD_GXBL1					W29									
		VCCD_GXBL1					Y30									
		VCC					AA20									
		VCC					T19									
		VCC					T23									
		VCC					T25									
		VCC					V24									
		VCC					U18									
		VCC					U20									
		VCC					U22									
		VCC					U24									
		VCC					V15									
		VCC					V17									
		VCC					V19									
		VCC					V20									
		VCC					V21									
		VCC					V22									
		VCC					V23									
		VCC					W16									
		VCC					W14									
		VCC					W20									
		VCC					W22									
		VCC					W24									
		VCC					Y13									
		VCC					Y14									
		VCC					Y15									
		VCC					Y16									
		VCC					Y17									
		VCC					Y19									
		VCC					V21									
		VCC					Y23									
		VCC					W18									
		VCC_HPS					T11									
		VCC_HPS					U10									
		VCC_HPS					U12									
		VCC_HPS					U14									
		VCC_HPS					V11									
		VCC_HPS					V12									
		VCC_HPS					V13									
		VCC_HPS					W12									
		VCCD3A					AF27									
		VCCD3A					AF30									
		VCCD3A					AF30									
		VCCD3A					AJ28									
		VCCD3A					AK30									
		VCCD3A					AN29									
		VCCD3B					AF25									
		VCCD3B					AK24									
		VCCD3B					AN24									
		VCCD3C					AK21									
		VCCD3C					AF21									
		VCCD3C					AJ21									
		VCCD3C					AM21									
		VCCD3D					AE18									
		VCCD3D					AH18									
		VCCD3D					AL18									
		VCCD4A					AD5									
		VCCD4A					AE8									
		VCCD4A					AF5									
		VCCD4A					AH5									
		VCCD4A					AK5									
		VCCD4B					AD11									
		VCCD4B					AF10									
		VCCD4B					AJ10									
		VCCD4B					AM9									
		VCCD4C					AE13									
		VCCD4C					AH12									
		VCCD4C					AJ12									
		VCCD4C					AF15									
		VCCD4D					AJ15									
		VCCD4D					AM15									
		VCCD4E					AN17									
		VCCD6A_HPS					B3									
		VCCD6A_HPS					C6									
		VCCD6A_HPS					D3									
		VCCD6A_HPS					D8									
		VCCD6A_HPS					E6									
		VCCD6A_HPS					F2									
		VCCD6A_HPS					H5									
		VCCD6A_HPS					H7									
		VCCD6A_HPS					H9									
		VCCD6B_HPS					L4									



Bank Number	VREF	PinName/Function (2), (3)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152 (4)	DQS for X8/X9	DQS for X16/ X18	DQS for X32/ X36	HMC pin assignment for BDR# (5)	HMC pin assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		VCCIO6B_HPS					M1									
		VCCIO6B_HPS					N8									
		VCCIO6B_HPS					P3									
		VCCIO6B_HPS					R6									
		VCCIO6B_HPS					U5									
		VCCIO6B_HPS					V2									
		VCCIO7A_HPS					R9									
		VCCIO7A_HPS					D11									
		VCCIO7A_HPS					E13									
		VCCIO7A_HPS					K11									
		VCCIO7B_HPS					B13									
		VCCIO7B_HPS					L13									
		VCCIO7C_HPS					H15									
		VCCIO7D_HPS					E17									
		VCCIO7D_HPS					H18									
		VCCIO7E_HPS					L18									
		VCCIO8A					G27									
		VCCIO8A					C30									
		VCCIO8A					E28									
		VCCIO8A					E32									
		VCCIO8A					G27									
		VCCIO8A					A27									
		VCCIO8B					B24									
		VCCIO8B					F24									
		VCCIO8B					J24									
		VCCIO8C					B22									
		VCCIO8C					D21									
		VCCIO8C					G21									
		VCCIO8C					L21									
		VCCIO8D					B18									
		VCCIO8D					B20									
		VCCIO8E					H20									
		VCCIOD1					AA21									
		VCCIOD1					AA23									
		VCCIOD1					AB28									
		VCCIOD1					AC28									
		VCCIOD4					AB8									
		VCCPD4BCD					AA14									
		VCCPD4BCD					AA15									
		VCCPD4BCD					AB8									
		VCCPD4AB6_HPS					P9									
		VCCPD4AB6_HPS					R8									
		VCCPD4AB6_HPS					U7									
		VCCPD4AB6_HPS					U8									
		VCCPD7A_HPS					R11									
		VCCPD7B_HPS					R13									
		VCCPD7C_HPS					T15									
		VCCPD7D_HPS					R16									
		VCCPD7E_HPS					P17									
		VCCPD8					P23									
		VCCPD8					P25									
		VCCPD8					R20									
		VCCPD8					R22									
		VCCPGM					H13									
		VCCPSM					AC29									
		VCCRS12JK_HPS					H9									
		VCC_HPS					R10									
		VCC_HPS					R14									
		VCC_HPS					T13									
		VCC_HPS					T9									
	VREFB7A/B7C/D7E0_HPS	VREFB7A/B7C/D7E0_HPS					P15									
		GND					A19									
		GND					A22									
		GND					A5									
		GND					AA10									
		GND					AA13									
		GND					AA16									
		GND					AA19									
		GND					AA22									
		GND					AA25									
		GND					AB9									
		GND					AB7									
		GND					AC8									
		GND					AD10									
		GND					AD13									
		GND					AD16									
		GND					AD19									
		GND					AD22									
		GND					AD25									
		GND					AD28									
		GND					AD7									
		GND					AG10									
		GND					AG13									
		GND					AG16									
		GND					AG19									
		GND					AG22									
		GND					AG25									
		GND					AG28									
		GND					AG7									
		GND					AK10									
		GND					AK13									
		GND					AK16									
		GND					AK19									
		GND					AK22									
		GND					AK25									
		GND					AK28									
		GND					AK7									
		GND					AN10									
		GND					AN13									
		GND					AN16									
		GND					AN19									
		GND					AN22									
		GND					AN25									
		GND					AN28									
		GND					AN31									
		GND					AN4									
		GND					AN7									
		GND					B11									
		GND					B16									
		GND					B2									
		GND					B25									
		GND					B28									
		GND					B31									
		GND					B33									
		GND					B8									
		GND					C19									
		GND					C22									
		GND					C5									
		GND					D2									



Bank Number	VREF	PinName/Function (2), (3)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152 (4)	DQS for X8/X9	DQS for X16/ X18	DQS for X32/ X36	HMC pin assignment for DDR3 (5)	HMC pin assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		GND					D30									
		GND					E14									
		GND					E25									
		GND					E28									
		GND					E8									
		GND					F19									
		GND					F22									
		GND					F5									
		GND					G11									
		GND					G2									
		GND					H25									
		GND					H28									
		GND					H8									
		GND					J13									
		GND					J19									
		GND					J22									
		GND					J5									
		GND					K16									
		GND					K2									
		GND					L25									
		GND					L28									
		GND					L8									
		GND					M19									
		GND					M22									
		GND					M5									
		GND					N11									
		GND					N15									
		GND					N2									
		GND					N24									
		GND					P13									
		GND					P18									
		GND					P8									
		GND					V18									
		GND					V14									
		GND					V16									
		GND					V8									
		GND					W11									
		GND					W15									
		GND					W15									
		GND					W17									
		GND					W19									
		GND					W21									
		GND					W23									
		GND					W25									
		GND					W9									
		GND					Y18									
		GND					Y20									
		GND					R17									
		GND					R19									
		GND					R21									
		GND					R23									
		GND					R25									
		GND					R5									
		GND					R9									
		GND					T10									
		GND					T12									
		GND					T14									
		GND					T16									
		GND					T2									
		GND					T20									
		GND					T22									
		GND					T24									
		GND					U11									
		GND					U13									
		GND					U17									
		GND					U19									
		GND					U21									
		GND					U23									
		GND					U25									
		GND					U6									
		GND					U9									
		GND					V19									

Notes:
(1) For more information about pin definitions and pin connection guidelines, refer to the [Arria V Device Family Pin Connection Guidelines](#).
(2) GNR_REFCLK pin is not supported in current Quartus II version, but will be supported in future Quartus II release version.
(3) Pins with * contains similar name with other pins in the same column. For the selection of the HPS pins, refer to the "HPS Pin Mux Select" columns.
(4) Pins with ~ are the 10 Gbps transceiver channels. For more information about the 10 Gbps transceiver channels clocking recommendation, refer to the [Transceiver Clocking in Arria V Devices chapter](#).
(5) RESET pin is only applicable for DDR3 device.



Bank Number	VREF	PinName/Function (2), (3)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1517 (4)	DQS for X0/X3	DQS for X16/X18	DQS for X32/X36	HMC pin assignment for DQS3 (5)	HMC pin assignment for FCODE2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		DNU					A38									
		REFCLK0p					B38									
		REFCLK0n					U32									
		REFCLK0p					U31									
		REFCLK0n					C30									
		REFCLK0p					C37									
		REFCLK0n					D30									
		REFCLK0p					D30									
		REFCLK0n					E30									
		REFCLK0p					E37									
		REFCLK0n					F30									
		REFCLK0p					F38									
		REFCLK0n					G30									
		REFCLK0p					G37									
		REFCLK0n					H30									
		REFCLK0p					H38									
		REFCLK0n					J30									
		REFCLK0p					J37									
		REFCLK0n					K30									
		REFCLK0p					K38									
		REFCLK0n					L30									
		REFCLK0p					L37									
		REFCLK0n					M30									
		REFCLK0p					M38									
		REFCLK0n					N30									
		REFCLK0p					N38									
		REFCLK0n					O30									
		REFCLK0p					O37									
		REFCLK0n					P30									
		REFCLK0p					P38									
		REFCLK0n					Q30									
		REFCLK0p					Q37									
		REFCLK0n					R30									
		REFCLK0p					R38									
		REFCLK0n					S30									
		REFCLK0p					S37									
		REFCLK0n					T30									
		REFCLK0p					T38									
		REFCLK0n					U30									
		REFCLK0p					U37									
		REFCLK0n					V30									
		REFCLK0p					V38									
		REFCLK0n					W30									
		REFCLK0p					W38									
		REFCLK0n					X30									
		REFCLK0p					X38									
		REFCLK0n					Y30									
		REFCLK0p					Y38									
		REFCLK0n					Z30									
		REFCLK0p					Z38									
		REFCLK0n					AA30									
		REFCLK0p					AA38									
		REFCLK0n					AB30									
		REFCLK0p					AB38									
		REFCLK0n					AC30									
		REFCLK0p					AC38									
		REFCLK0n					AD30									
		REFCLK0p					AD38									
		REFCLK0n					AE30									
		REFCLK0p					AE38									
		REFCLK0n					AF30									
		REFCLK0p					AF38									
		REFCLK0n					AG30									
		REFCLK0p					AG38									
		REFCLK0n					AH30									
		REFCLK0p					AH38									
		REFCLK0n					AI30									
		REFCLK0p					AI38									
		REFCLK0n					AJ30									
		REFCLK0p					AJ38									
		REFCLK0n					AK30									
		REFCLK0p					AK38									
		REFCLK0n					AL30									
		REFCLK0p					AL38									
		REFCLK0n					AM30									
		REFCLK0p					AM38									
		REFCLK0n					AN30									
		REFCLK0p					AN38									
		REFCLK0n					AO30									
		REFCLK0p					AO38									
		REFCLK0n					AP30									
		REFCLK0p					AP38									
		REFCLK0n					AQ30									
		REFCLK0p					AQ38									
		REFCLK0n					AR30									
		REFCLK0p					AR38									
		REFCLK0n					AS30									
		REFCLK0p					AS38									
		REFCLK0n					AT30									
		REFCLK0p					AT38									
		REFCLK0n					AU30									
		REFCLK0p					AU38									
		REFCLK0n					AV30									
		REFCLK0p					AV38									
		REFCLK0n					AW30									
		REFCLK0p					AW38									
		REFCLK0n					AX30									
		REFCLK0p					AX38									
		REFCLK0n					AY30									
		REFCLK0p					AY38									
		REFCLK0n					AZ30									
		REFCLK0p					AZ38									
		REFCLK0n					BA30									
		REFCLK0p					BA38									
		REFCLK0n					BB30									
		REFCLK0p					BB38									
		REFCLK0n					BC30									
		REFCLK0p					BC38									
		REFCLK0n					BD30									
		REFCLK0p					BD38									
		REFCLK0n					BE30									
		REFCLK0p					BE38									
		REFCLK0n					BF30									
		REFCLK0p					BF38									
		REFCLK0n					BG30									
		REFCLK0p					BG38									
		REFCLK0n					BH30									
		REFCLK0p					BH38									
		REFCLK0n					BI30									
		REFCLK0p					BI38									
		REFCLK0n					BJ30									
		REFCLK0p					BJ38									
		REFCLK0n					BK30									
		REFCLK0p					BK38									
		REFCLK0n					BL30									
		REFCLK0p					BL38									
		REFCLK0n					BM30									
		REFCLK0p					BM38									
		REFCLK0n					BN30									
		REFCLK0p					BN38									
		REFCLK0n					BO30									
		REFCLK0p					BO38									
		REFCLK0n					BP30									
		REFCLK0p					BP38									
		REFCLK0n					BQ30									
		REFCLK0p					BQ38									
		REFCLK0n					BR30									
		REFCLK0p					BR38									
		REFCLK0n					BS30									
		REFCLK0p					BS38									
		REFCLK0n					BT30									
		REFCLK0p					BT38									
		REFCLK0n					BV30									
		REFCLK0p					BV38									
		REFCLK0n					BW30									
		REFCLK0p					BW38									
		REFCLK0n					BX30			</						



Bank Number	REF	PinName/Function (1, 2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1517 (4)	QDS for X8/X9	QDS for X16/X18	QDS for X32/X36	HMC pin assignment for QDS3 (6)	HMC pin assignment for QDS2 (6)	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
3D	VREFB4ND0	IO	CLK6n		DIFFIO_RX_B78n	DIFFOUT_B78n	AE21	DQ11B	DQ6B	DQ2B						
3D	VREFB4ND0	IO	CLK6n		DIFFIO_TX_B78n	DIFFOUT_B78n	AE21	DQ11B	DQ6B	DQ2B						
3D	VREFB4ND0	IO	FPLL_BC_CLKOUT0/FPLL_BC_CLKOUT1		DIFFIO_RX_B79n	DIFFOUT_B79n	AE22	DQ11B	DQ6B	DQ2B						
3D	VREFB4ND0	IO	FPLL_BC_CLKOUT0/FPLL_BC_CLKOUT1		DIFFIO_TX_B79n	DIFFOUT_B79n	AE22	DQ11B	DQ6B	DQ2B						
3D	VREFB4ND0	IO	FPLL_BC_CLKOUT0/FPLL_BC_CLKOUT1		DIFFIO_RX_B80n	DIFFOUT_B80n	AH21	DQ6B18CQ11B/CQ11B/CQ11B	DQ6B	DQ2B						
3D	VREFB4ND0	IO	FPLL_BC_CLKOUT0/FPLL_BC_CLKOUT1		DIFFIO_TX_B80n	DIFFOUT_B80n	AH21	DQ6B18CQ11B/CQ11B/CQ11B	DQ6B	DQ2B						
3D	VREFB4ND0	IO	CLK6n		DIFFIO_RX_B82n	DIFFOUT_B82n	AE21	DQ11B	DQ6B	DQ2B						
3D	VREFB4ND0	IO	CLK6n		DIFFIO_TX_B82n	DIFFOUT_B82n	AE21	DQ11B	DQ6B	DQ2B						
3D	VREFB4ND0	IO	CLK6n		DIFFIO_RX_B83n	DIFFOUT_B83n	AH20	DQ11B	DQ6B	DQ2B						
3D	VREFB4ND0	IO	CLK6n		DIFFIO_TX_B83n	DIFFOUT_B83n	AH20	DQ11B	DQ6B	DQ2B						
3D	VREFB4ND0	IO	CLK6n		DIFFIO_RX_B84n	DIFFOUT_B84n	AH20	DQ11B	DQ6B	DQ2B						
3D	VREFB4ND0	IO	CLK6n		DIFFIO_TX_B84n	DIFFOUT_B84n	AH20	DQ11B	DQ6B	DQ2B						
3D	VREFB4ND0	IO	CLK6n		DIFFIO_RX_B85n	DIFFOUT_B85n	AE20	DQ11B	DQ6B	DQ2B						
3D	VREFB4ND0	IO	CLK6n		DIFFIO_TX_B85n	DIFFOUT_B85n	AE20	DQ11B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_B86n	DIFFOUT_B86n	AE18	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_B86n	DIFFOUT_B86n	AE18	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_B87n	DIFFOUT_B87n	AH19	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_B87n	DIFFOUT_B87n	AH19	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_B88n	DIFFOUT_B88n	AH19	DQ6B12BQK12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_B88n	DIFFOUT_B88n	AH19	DQ6B12BQK12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_B89n	DIFFOUT_B89n	AH18	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_B89n	DIFFOUT_B89n	AH18	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_B90n	DIFFOUT_B90n	AH19	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_B90n	DIFFOUT_B90n	AH19	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_B91n	DIFFOUT_B91n	AE19	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_B91n	DIFFOUT_B91n	AE19	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_B92n	DIFFOUT_B92n	AH17	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_B92n	DIFFOUT_B92n	AH17	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_B93n	DIFFOUT_B93n	AE18	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_B93n	DIFFOUT_B93n	AE18	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_B94n	DIFFOUT_B94n	AH17	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_B94n	DIFFOUT_B94n	AH17	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_B95n	DIFFOUT_B95n	AE19	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_B95n	DIFFOUT_B95n	AE19	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_B96n	DIFFOUT_B96n	AE18	DQ6B18CQ13B/CQ13B/CQ13B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_B96n	DIFFOUT_B96n	AE18	DQ6B18CQ13B/CQ13B/CQ13B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_B97n	DIFFOUT_B97n	AH17	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_B97n	DIFFOUT_B97n	AH17	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_B98n	DIFFOUT_B98n	AE18	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_B98n	DIFFOUT_B98n	AE18	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_B99n	DIFFOUT_B99n	AE18	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_B99n	DIFFOUT_B99n	AE18	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_1000n	DIFFOUT_1000n	AH18	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_1000n	DIFFOUT_1000n	AH18	DQ12B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_1001n	DIFFOUT_1001n	AH17	DQ14B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_1001n	DIFFOUT_1001n	AH17	DQ14B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_1002n	DIFFOUT_1002n	AE16	DQ14B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_1002n	DIFFOUT_1002n	AE16	DQ14B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_1003n	DIFFOUT_1003n	AE16	DQ6B14BQK14B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_1003n	DIFFOUT_1003n	AE16	DQ6B14BQK14B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_1004n	DIFFOUT_1004n	AE16	DQ6B14BQK14B/CQ14B/CQ14B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_1004n	DIFFOUT_1004n	AE16	DQ6B14BQK14B/CQ14B/CQ14B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_1005n	DIFFOUT_1005n	AE16	DQ14B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_1005n	DIFFOUT_1005n	AE16	DQ14B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_1006n	DIFFOUT_1006n	AE16	DQ14B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_1006n	DIFFOUT_1006n	AE16	DQ14B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_RX_1007n	DIFFOUT_1007n	AE16	DQ14B	DQ6B	DQ2B						
4D	VREFB4ND0	IO			DIFFIO_TX_1007n	DIFFOUT_1007n	AE16	DQ14B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1008n	DIFFOUT_1008n	AH15	DQ14B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1008n	DIFFOUT_1008n	AH15	DQ14B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1009n	DIFFOUT_1009n	AH14	DQ14B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1009n	DIFFOUT_1009n	AH14	DQ14B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1010n	DIFFOUT_1010n	AE16	DQ14B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1010n	DIFFOUT_1010n	AE16	DQ14B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1011n	DIFFOUT_1011n	AE16	DQ6B18CQ14B/CQ14B/CQ14B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1011n	DIFFOUT_1011n	AE16	DQ6B18CQ14B/CQ14B/CQ14B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1012n	DIFFOUT_1012n	AE15	DQ15B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1012n	DIFFOUT_1012n	AE15	DQ15B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1013n	DIFFOUT_1013n	AH13	DQ15B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1013n	DIFFOUT_1013n	AH13	DQ15B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1014n	DIFFOUT_1014n	AE15	DQ15B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1014n	DIFFOUT_1014n	AE15	DQ15B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1015n	DIFFOUT_1015n	AE15	DQ15B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1015n	DIFFOUT_1015n	AE15	DQ15B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1016n	DIFFOUT_1016n	AH14	DQ16B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1016n	DIFFOUT_1016n	AH14	DQ16B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1017n	DIFFOUT_1017n	AH13	DQ16B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1017n	DIFFOUT_1017n	AH13	DQ16B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1018n	DIFFOUT_1018n	AE16	DQ6B18CQ16B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1018n	DIFFOUT_1018n	AE16	DQ6B18CQ16B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1019n	DIFFOUT_1019n	AE15	DQ6B18CQ16B/CQ16B/CQ16B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1019n	DIFFOUT_1019n	AE15	DQ6B18CQ16B/CQ16B/CQ16B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1020n	DIFFOUT_1020n	AE14	DQ16B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1020n	DIFFOUT_1020n	AE14	DQ16B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1021n	DIFFOUT_1021n	AH14	DQ16B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1021n	DIFFOUT_1021n	AH14	DQ16B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1022n	DIFFOUT_1022n	AE15	DQ16B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1022n	DIFFOUT_1022n	AE15	DQ16B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_RX_1023n	DIFFOUT_1023n	AE13	DQ16B	DQ6B	DQ2B						
4C	VREFB4ND0	IO			DIFFIO_TX_1023n	DIFFOUT_1023n	AE13	DQ16B	DQ6B	DQ2B						
4B	VREFB4ND0	IO			DIFFIO_RX_1024n	DIFFOUT_1024n	AE13	DQ17B	DQ6B	DQ2B						
4B	VREFB4ND0	IO			DIFFIO_TX_1024n	DIFFOUT_1024n	AE13	DQ17B	DQ6B	DQ2B						
4B	VREFB4ND0	IO			DIFFIO_RX_1025n	DIFFOUT_1025n	AH12	DQ17B	DQ6B	DQ2B						
4B	VREFB4ND0	IO			DIFFIO_TX_1025n	DIFFOUT_1025n	AH12	DQ17B	DQ6B	DQ2B						
4B	VREFB4ND0	IO			DIFFIO_RX_1026n	DIFFOUT_1026n	AE12	DQ6B17BQK17B	DQ6B	DQ2B						
4B	VREFB4ND0	IO			DIFFIO_TX_1026n	DIFFOUT_1026n	AE12	DQ6B17BQK17B	DQ6B	DQ2B						
4B	VREFB4ND0	IO			DIFFIO_RX_1027n	DIFFOUT_1027n	AH13	DQ6B18CQ17B/CQ17B/CQ17B	DQ6B	DQ2B						
4B	VREFB4ND0	IO			DIFFIO_TX_1027n	DIFFOUT_1027n	AH13	DQ6B18CQ17B/CQ17B/CQ17B	DQ6B	DQ2B						
4B	VREFB4ND0	IO			DIFFIO_RX_1028n											



Bank Number	VREF	PinName/Function (2), (3)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1517 (4)	DQS for X0/X3	DQS for X16/X18	DQS for X32/X36	HMC pin assignment for DQES1 (6)	HMC pin assignment for LPDQES1	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
EB	VREFBAND_HPS	HPS_DDR					L1				HPS_DQ_35	HPS_DQ_35				
EB	VREFBAND_HPS	HPS_DDR					L2				HPS_DQ_31	HPS_DQ_31				
EB	VREFBAND_HPS	HPS_DDR					F1				HPS_DQ_33	HPS_DQ_33				
EB	VREFBAND_HPS	HPS_DDR					K1				HPS_DQ_32	HPS_DQ_32				
EB	VREFBAND_HPS	HPS_GPH1					J2									
EB	VREFBAND_HPS	HPS_DDR					D1				HPS_DM_3	HPS_DM_3				
EB	VREFBAND_HPS	HPS_GPH0					K2									
EB	VREFBAND_HPS	HPS_DDR					E1				HPS_DQ_31	HPS_DQ_31				
EB	VREFBAND_HPS	HPS_DDR					F2				HPS_DQ_29	HPS_DQ_29				
EB	VREFBAND_HPS	HPS_DDR					M3				HPS_DQ_30	HPS_DQ_30				
EB	VREFBAND_HPS	HPS_DDR					G2				HPS_DQ_28	HPS_DQ_28				
EB	VREFBAND_HPS	VREFBAND_HPS					M2									
EB	VREFBAND_HPS	HPS_DDR					C2				HPS_DQS_3	HPS_DQS_3				
EB	VREFBAND_HPS	HPS_GPH					B1									
EB	VREFBAND_HPS	HPS_DDR					D3				HPS_DQS_3	HPS_DQS_3				
EB	VREFBAND_HPS	HPS_DDR					C1				HPS_DQ_27	HPS_DQ_27				
EB	VREFBAND_HPS	HPS_DDR					A3				HPS_DQ_25	HPS_DQ_25				
EB	VREFBAND_HPS	HPS_DDR					F7				HPS_DQ_26	HPS_DQ_26				
EB	VREFBAND_HPS	HPS_DDR					A2				HPS_DQ_24	HPS_DQ_24				
EB	VREFBAND_HPS	HPS_GPH					N5									
EB	VREFBAND_HPS	HPS_DDR					K3									
EB	VREFBAND_HPS	HPS_DDR					D3				HPS_DM_2	HPS_DM_2				
EB	VREFBAND_HPS	HPS_GPH					K4									
EB	VREFBAND_HPS	HPS_DDR					C3				HPS_DQ_23	HPS_DQ_23				
EB	VREFBAND_HPS	HPS_DDR					J4				HPS_DQ_21	HPS_DQ_21				
EB	VREFBAND_HPS	HPS_DDR					M5				HPS_DQ_22	HPS_DQ_22				
EB	VREFBAND_HPS	HPS_DDR					L6				HPS_DQ_20	HPS_DQ_20				
EB	VREFBAND_HPS	HPS_GPH					L4									
EB	VREFBAND_HPS	HPS_DDR					G4				HPS_DQS_2	HPS_DQS_2				
EB	VREFBAND_HPS	HPS_DDR					E3				HPS_RESETr	HPS_RESETr				
EB	VREFBAND_HPS	HPS_DDR					H4				HPS_DQS_2	HPS_DQS_2				
EB	VREFBAND_HPS	HPS_DDR					F3				HPS_DQ_19	HPS_DQ_19				
EB	VREFBAND_HPS	HPS_DDR					K7				HPS_DQ_17	HPS_DQ_17				
EB	VREFBAND_HPS	HPS_DDR					N6				HPS_DQ_18	HPS_DQ_18				
EB	VREFBAND_HPS	HPS_GPH					J5				HPS_DQ_16	HPS_DQ_16				
EB	VREFBAND_HPS	HPS_GPH4					M6									
EA	VREFBAND_HPS	HPS_GPH3					C4									
EA	VREFBAND_HPS	HPS_DDR					E4				HPS_DM_1	HPS_DM_1				
EA	VREFBAND_HPS	HPS_GPH2					B4									
EA	VREFBAND_HPS	HPS_DDR					F4									
EA	VREFBAND_HPS	HPS_DDR					A5				HPS_DQ_15	HPS_DQ_15				
EA	VREFBAND_HPS	HPS_DDR					R9				HPS_DQ_13	HPS_DQ_13				
EA	VREFBAND_HPS	HPS_DDR					R9				HPS_DQ_14	HPS_DQ_14				
EA	VREFBAND_HPS	HPS_DDR					A4				HPS_DQ_12	HPS_DQ_12				
EA	VREFBAND_HPS	HPS_DDR					R8				HPS_CK6_0	HPS_CK6_0				
EA	VREFBAND_HPS	HPS_DDR					D5				HPS_DQS_1	HPS_DQS_1				
EA	VREFBAND_HPS	HPS_DDR					F5				HPS_CK6_1	HPS_CK6_1				
EA	VREFBAND_HPS	HPS_DDR					E6				HPS_DQS_1	HPS_DQS_1				
EA	VREFBAND_HPS	HPS_DDR					G6				HPS_DQ_11	HPS_DQ_11				
EA	VREFBAND_HPS	HPS_DDR					G6				HPS_DQ_9	HPS_DQ_9				
EA	VREFBAND_HPS	HPS_DDR					N8				HPS_DQ_10	HPS_DQ_10				
EA	VREFBAND_HPS	HPS_DDR					M7				HPS_DQ_8	HPS_DQ_8				
EA	VREFBAND_HPS	HPS_GPH1					M7									
EA	VREFBAND_HPS	HPS_GPH					B6									
EA	VREFBAND_HPS	HPS_DDR					C6				HPS_DM_0	HPS_DM_0				
EA	VREFBAND_HPS	HPS_DDR					D6				HPS_DQ_7	HPS_DQ_7				
EA	VREFBAND_HPS	HPS_DDR					A7				HPS_DQ_5	HPS_DQ_5				
EA	VREFBAND_HPS	HPS_DDR					L6				HPS_DQ_6	HPS_DQ_6				
EA	VREFBAND_HPS	HPS_DDR					A6				HPS_DQ_4	HPS_DQ_4				
EA	VREFBAND_HPS	HPS_DDR					K6				HPS_ODT_1	HPS_ODT_1				
EA	VREFBAND_HPS	HPS_DDR					F7				HPS_DQS_0	HPS_DQS_0				
EA	VREFBAND_HPS	HPS_DDR					H7				HPS_ODT_0	HPS_ODT_0				
EA	VREFBAND_HPS	HPS_DDR					E7				HPS_DQS_0	HPS_DQS_0				
EA	VREFBAND_HPS	HPS_DDR					G7				HPS_DQ_3	HPS_DQ_3				
EA	VREFBAND_HPS	HPS_DDR					C7				HPS_DQ_1	HPS_DQ_1				
EA	VREFBAND_HPS	HPS_DDR					F8				HPS_DQ_2	HPS_DQ_2				
EA	VREFBAND_HPS	HPS_DDR					D7				HPS_DQ_0	HPS_DQ_0				
EA	VREFBAND_HPS	VREFBAND_HPS					P10									
EA	VREFBAND_HPS	HPS_DDR					N9				HPS_A_0	HPS_CA_0				
EA	VREFBAND_HPS	HPS_DDR					M9				HPS_A_1	HPS_CA_1				
EA	VREFBAND_HPS	HPS_DDR					A8				HPS_A_4	HPS_CA_4				
EA	VREFBAND_HPS	HPS_DDR					N10				HPS_A_2	HPS_CA_2				
EA	VREFBAND_HPS	HPS_DDR					B7				HPS_A_5	HPS_CA_5				
EA	VREFBAND_HPS	HPS_DDR					M10				HPS_A_3	HPS_CA_3				
EA	VREFBAND_HPS	HPS_DDR					A11				HPS_CK	HPS_CK				
EA	VREFBAND_HPS	HPS_DDR					B9				HPS_A_6	HPS_CA_6				
EA	VREFBAND_HPS	HPS_DDR					C10				HPS_CK6	HPS_CK6				
EA	VREFBAND_HPS	HPS_DDR					A9				HPS_A_7	HPS_CA_7				
EA	VREFBAND_HPS	HPS_DDR					B10				HPS_BA_1					
EA	VREFBAND_HPS	HPS_DDR					L7				HPS_BA_0					
EA	VREFBAND_HPS	HPS_DDR					D8				HPS_BA_2					
EA	VREFBAND_HPS	HPS_DDR					G9				HPS_CAS6					
EA	VREFBAND_HPS	HPS_DDR					G9				HPS_RAS6					
EA	VREFBAND_HPS	HPS_DDR					D9				HPS_A_8	HPS_CA_8				
EA	VREFBAND_HPS	HPS_DDR					K7				HPS_A_10					
EA	VREFBAND_HPS	HPS_DDR					C10				HPS_A_9	HPS_CA_9				
EA	VREFBAND_HPS	HPS_DDR					J7				HPS_A_11					
EA	VREFBAND_HPS	HPS_DDR					F9				HPS_CBE_0	HPS_CBE_0				
EA	VREFBAND_HPS	HPS_DDR					E9				HPS_A_17					
EA	VREFBAND_HPS	HPS_DDR					J9				HPS_CBE_1	HPS_CBE_1				
EA	VREFBAND_HPS	HPS_DDR					E9				HPS_A_13					
EA	VREFBAND_HPS	HPS_DDR					D11				HPS_A_14					
EA	VREFBAND_HPS	HPS_DDR					J8				HPS_W#					
EA	VREFBAND_HPS	HPS_DDR					D10				HPS_A_15					
EA	VREFBAND_HPS	HPS_DQZ_0					K9									
EA	VREFBAND_HPS	HPS_DDR					B12									
EA	VREFBAND_HPS	HPS_DDR					C11									
EA	VREFBAND_HPS	HPS_DDR					A12									
EA	VREFBAND_HPS	HPS_DDR					R11									
EA	VREFBAND_HPS	HPS_DDR					K10									
EA	VREFBAND_HPS	HPS_DDR					F11									
EA	VREFBAND_HPS	HPS_DDR					G10									
EA	VREFBAND_HPS	HPS_DDR					F11									
EA	VREFBAND_HPS	HPS_DDR					H10									
EA	VREFBAND_HPS	HPS_DDR					M11									
EA	VREFBAND_HPS	HPS_DDR					C12									
EA	VREFBAND_HPS	HPS_CLK1					N11									
EA	VREFBAND_HPS	HPS_CLK2					D12									
EA	VREFBAND_HPS	TRACE_CLK					L11						TRACE_CLK			HPS_GPH048
EA	VREFBAND_HPS	TRACE_D0					K12						TRACE_D0	SPB0_CLK	UART0_RX	HPS_GPH049
EA	VREFBAND_HPS	TRACE_D1					K11						TRACE_D1	SPB0_M0B	UART0_TX	HPS_GPH050
EA	VREFBAND_HPS	TRACE_D2					L12						TRACE_D2	SPB0_M0D	I2C1_SDA	HPS_GPH051
EA	VREFBAND_HPS	TRACE_D3					H12						TRACE_D3	SPB0_SSD	I2C1_SCL	HPS_GPH052
EA	VREFBAND_HPS	TRACE_D4					F12						TRACE_D4	SPB1_CLK		HPS_GPH053
EA	VREFBAND_HPS	TRACE_D5					G11						TRACE_D5	SPB1_M0B		HPS_GPH054
EA	VREFBAND_HPS	TRACE_D6					F12						TRACE_D6	SPB1_SSD	I2C0_SDA	HPS_GPH055
EA	VREFBAND_HPS	TRACE_D7					A13						TRACE_D7	SPB1_M0D	I2C0_SCL	HPS_GPH056
EA	VREFBAND_HPS	SPB0_CLK					P12						SPB0_CLK	I2C1_SDA	UART0_CTS	HPS_GPH057
EA	VREFBAND_HPS	SPB0_M0B					A14						SPB0_M0B	I2C1_SCL	UART0_RTS	HPS_GPH058
EA	VREFBAND_HPS	SPB0_M0D					N12						SPB0_M0D			HPS_GPH059
EA	VREFBAND_HPS	SPB0_SSD					B15						SPB0_SSD			HPS_GPH060
EA	VREFBAND_HPS	UART0_RX					B14						UART0_RX	SPB0_SST		HPS_GPH061
EA	VREFBAND_HPS	UART0_TX_CLKSEL1					A15						UART0_TX	SPB1_M0B		HPS_GPH062
EA	VREFBAND_HPS	I2C0_SDA			</											



Bank Number	VREF	PinName/Function (2, (3))	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1517 (4)	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36	HMC pin assignment for DQS3 (6)	HMC pin assignment for LPDDR2 (6)	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
BD	VREFBAND0	I0			DIFF0_RX_T00n	DIFFOUT_T00n	E04	DQSnTQK0T	DQSnTQK0T							
BD	VREFBAND0	I0			DIFF0_TX_T01p	DIFFOUT_T01p	J03	DQSnTQK0T	DQSnTQK0T							
BD	VREFBAND0	I0			DIFF0_RX_T02p	DIFFOUT_T02p	F04	DQSnTQK0T	DQSnTQK0T							
BD	VREFBAND0	I0			DIFF0_RX_T03n	DIFFOUT_T03n	G04	DQSnTQK0T	DQSnTQK0T							
BD	VREFBAND0	I0			DIFF0_TX_T03p	DIFFOUT_T03p	H04	DQSnTQK0T	DQSnTQK0T							
BD	VREFBAND0	I0			DIFF0_TX_T03n	DIFFOUT_T03n	J04	DQSnTQK0T	DQSnTQK0T							
BC	VREFBAND0	I0			DIFF0_RX_T04n	DIFFOUT_T04n	I05	DQAT	DQAT	DQ01T	DQ05_EC_0	DQ05_EC_0				
BC	VREFBAND0	I0			DIFF0_RX_T04n	DIFFOUT_T04n	I05	DQAT	DQAT	DQ01T	DQ05_EC_1	DQ05_EC_1				
BC	VREFBAND0	I0			DIFF0_TX_T05p	DIFFOUT_T05p	G05	DQAT	DQAT	DQ01T	DQ05_EC_2	DQ05_EC_2				
BC	VREFBAND0	I0			DIFF0_TX_T05n	DIFFOUT_T05n	H05	DQAT	DQAT	DQ01T	DQ05_EC_3	DQ05_EC_3				
BC	VREFBAND0	I0			DIFF0_RX_T06p	DIFFOUT_T06p	N04	DQAT	DQAT	DQ02T	DQ05_EC_4	DQ05_EC_4				
BC	VREFBAND0	I0			DIFF0_TX_T07p	DIFFOUT_T07p	K04	DQAT	DQAT	DQ02T	DQ05_EC_5	DQ05_EC_5				
BC	VREFBAND0	I0			DIFF0_TX_T07n	DIFFOUT_T07n	I04	DQAT	DQAT	DQ02T	DQ05_EC_6	DQ05_EC_6				
BC	VREFBAND0	I0			DIFF0_RX_T08p	DIFFOUT_T08p	A05	DQSnTQK0T	DQSnTQK0T	DQ02T	DQ05_EC_7	DQ05_EC_7				
BC	VREFBAND0	I0			DIFF0_RX_T08n	DIFFOUT_T08n	B05	DQSnTQK0T	DQSnTQK0T	DQ02T	DQ05_EC_8	DQ05_EC_8				
BC	VREFBAND0	I0			DIFF0_TX_T09p	DIFFOUT_T09p	K04	DQAT	DQAT	DQ02T	DQ05_EC_9	DQ05_EC_9				
BC	VREFBAND0	I0			DIFF0_TX_T09n	DIFFOUT_T09n	L04	DQAT	DQAT	DQ02T	DQ05_EC_10	DQ05_EC_10				
BC	VREFBAND0	I0			DIFF0_RX_T10p	DIFFOUT_T10p	D05	DQAT	DQAT	DQ02T	DQ05_EC_11	DQ05_EC_11				
BC	VREFBAND0	I0			DIFF0_RX_T10n	DIFFOUT_T10n	E05	DQAT	DQAT	DQ02T	DQ05_EC_12	DQ05_EC_12				
BC	VREFBAND0	I0			DIFF0_TX_T11p	DIFFOUT_T11p	R05	DQAT	DQAT	DQ02T	DQ05_EC_13	DQ05_EC_13				
BC	VREFBAND0	I0			DIFF0_TX_T11n	DIFFOUT_T11n	S05	DQAT	DQAT	DQ02T	DQ05_EC_14	DQ05_EC_14				
BC	VREFBAND0	I0			DIFF0_RX_T12p	DIFFOUT_T12p	C06	DQAT	DQAT	DQ02T	DQ05_EC_15	DQ05_EC_15				
BC	VREFBAND0	I0			DIFF0_RX_T12n	DIFFOUT_T12n	D06	DQAT	DQAT	DQ02T	DQ05_EC_16	DQ05_EC_16				
BC	VREFBAND0	I0			DIFF0_RX_T13p	DIFFOUT_T13p	L05	DQAT	DQAT	DQ02T	DQ05_EC_17	DQ05_EC_17				
BC	VREFBAND0	I0			DIFF0_RX_T13n	DIFFOUT_T13n	M05	DQAT	DQAT	DQ02T	DQ05_EC_18	DQ05_EC_18				
BC	VREFBAND0	I0			DIFF0_TX_T14p	DIFFOUT_T14p	A06	DQAT	DQAT	DQ02T	DQ05_EC_19	DQ05_EC_19				
BC	VREFBAND0	I0			DIFF0_TX_T14n	DIFFOUT_T14n	B06	DQAT	DQAT	DQ02T	DQ05_EC_20	DQ05_EC_20				
BC	VREFBAND0	I0			DIFF0_RX_T15p	DIFFOUT_T15p	M06	DQSnTQK0T	DQSnTQK0T	DQ02T	DQ05_EC_21	DQ05_EC_21				
BC	VREFBAND0	I0			DIFF0_RX_T15n	DIFFOUT_T15n	N06	DQSnTQK0T	DQSnTQK0T	DQ02T	DQ05_EC_22	DQ05_EC_22				
BC	VREFBAND0	I0			DIFF0_TX_T16p	DIFFOUT_T16p	J06	DQAT	DQAT	DQ02T	DQ05_EC_23	DQ05_EC_23				
BC	VREFBAND0	I0			DIFF0_TX_T16n	DIFFOUT_T16n	K06	DQAT	DQAT	DQ02T	DQ05_EC_24	DQ05_EC_24				
BC	VREFBAND0	I0			DIFF0_RX_T17p	DIFFOUT_T17p	F06	DQAT	DQAT	DQ02T	DQ05_EC_25	DQ05_EC_25				
BC	VREFBAND0	I0			DIFF0_RX_T17n	DIFFOUT_T17n	G06	DQAT	DQAT	DQ02T	DQ05_EC_26	DQ05_EC_26				
BC	VREFBAND0	I0			DIFF0_TX_T18p	DIFFOUT_T18p	M06	DQAT	DQAT	DQ02T	DQ05_EC_27	DQ05_EC_27				
BC	VREFBAND0	I0			DIFF0_TX_T18n	DIFFOUT_T18n	N06	DQAT	DQAT	DQ02T	DQ05_EC_28	DQ05_EC_28				
BC	VREFBAND0	I0			DIFF0_RX_T19p	DIFFOUT_T19p	P07	DQAT	DQAT	DQ02T	DQ05_EC_29	DQ05_EC_29				
BC	VREFBAND0	I0			DIFF0_RX_T19n	DIFFOUT_T19n	Q07	DQAT	DQAT	DQ02T	DQ05_EC_30	DQ05_EC_30				
BC	VREFBAND0	I0			DIFF0_TX_T20p	DIFFOUT_T20p	H07	DQAT	DQAT	DQ02T	DQ05_EC_31	DQ05_EC_31				
BC	VREFBAND0	I0			DIFF0_TX_T20n	DIFFOUT_T20n	J07	DQAT	DQAT	DQ02T	DQ05_EC_32	DQ05_EC_32				
BC	VREFBAND0	I0			DIFF0_RX_T21p	DIFFOUT_T21p	C07	DQAT	DQAT	DQ02T	DQ05_EC_33	DQ05_EC_33				
BC	VREFBAND0	I0			DIFF0_RX_T21n	DIFFOUT_T21n	D07	DQAT	DQAT	DQ02T	DQ05_EC_34	DQ05_EC_34				
BC	VREFBAND0	I0			DIFF0_TX_T22p	DIFFOUT_T22p	E07	DQAT	DQAT	DQ02T	DQ05_EC_35	DQ05_EC_35				
BC	VREFBAND0	I0			DIFF0_TX_T22n	DIFFOUT_T22n	F07	DQAT	DQAT	DQ02T	DQ05_EC_36	DQ05_EC_36				
BC	VREFBAND0	I0			DIFF0_RX_T23p	DIFFOUT_T23p	R08	DQSnTQK0T	DQSnTQK0T	DQ02T	DQ05_EC_37	DQ05_EC_37				
BC	VREFBAND0	I0			DIFF0_RX_T23n	DIFFOUT_T23n	S08	DQSnTQK0T	DQSnTQK0T	DQ02T	DQ05_EC_38	DQ05_EC_38				
BC	VREFBAND0	I0			DIFF0_TX_T24p	DIFFOUT_T24p	L07	DQAT	DQAT	DQ02T	DQ05_EC_39	DQ05_EC_39				
BC	VREFBAND0	I0			DIFF0_RX_T25p	DIFFOUT_T25p	M07	DQAT	DQAT	DQ02T	DQ05_EC_40	DQ05_EC_40				
BC	VREFBAND0	I0			DIFF0_RX_T25n	DIFFOUT_T25n	N07	DQAT	DQAT	DQ02T	DQ05_EC_41	DQ05_EC_41				
BC	VREFBAND0	I0			DIFF0_TX_T26p	DIFFOUT_T26p	M08	DQAT	DQAT	DQ02T	DQ05_EC_42	DQ05_EC_42				
BC	VREFBAND0	I0			DIFF0_TX_T26n	DIFFOUT_T26n	N08	DQAT	DQAT	DQ02T	DQ05_EC_43	DQ05_EC_43				
BB	VREFBAND0	I0			DIFF0_RX_T27p	DIFFOUT_T27p	F08	DQAT	DQAT	DQ02T	DQ05_EC_44	DQ05_EC_44				
BB	VREFBAND0	I0			DIFF0_RX_T27n	DIFFOUT_T27n	G08	DQAT	DQAT	DQ02T	DQ05_EC_45	DQ05_EC_45				
BB	VREFBAND0	I0			DIFF0_TX_T28p	DIFFOUT_T28p	M09	DQSnTQK0T	DQSnTQK0T	DQ02T	DQ05_EC_46	DQ05_EC_46				
BB	VREFBAND0	I0			DIFF0_RX_T29p	DIFFOUT_T29p	J09	DQAT	DQAT	DQ02T	DQ05_EC_47	DQ05_EC_47				
BB	VREFBAND0	I0			DIFF0_TX_T29n	DIFFOUT_T29n	K09	DQAT	DQAT	DQ02T	DQ05_EC_48	DQ05_EC_48				
BB	VREFBAND0	I0			DIFF0_RX_T30p	DIFFOUT_T30p	M09	DQAT	DQAT	DQ02T	DQ05_EC_49	DQ05_EC_49				
BB	VREFBAND0	I0			DIFF0_RX_T30n	DIFFOUT_T30n	N09	DQAT	DQAT	DQ02T	DQ05_EC_50	DQ05_EC_50				
BB	VREFBAND0	I0			DIFF0_TX_T31p	DIFFOUT_T31p	F09	DQAT	DQAT	DQ02T	DQ05_EC_51	DQ05_EC_51				
BB	VREFBAND0	I0			DIFF0_TX_T31n	DIFFOUT_T31n	G09	DQAT	DQAT	DQ02T	DQ05_EC_52	DQ05_EC_52				
BB	VREFBAND0	I0			DIFF0_RX_T32p	DIFFOUT_T32p	M09	DQAT	DQAT	DQ02T	DQ05_EC_53	DQ05_EC_53				
BB	VREFBAND0	I0			DIFF0_RX_T32n	DIFFOUT_T32n	N09	DQAT	DQAT	DQ02T	DQ05_EC_54	DQ05_EC_54				
BB	VREFBAND0	I0			DIFF0_TX_T33p	DIFFOUT_T33p	F09	DQAT	DQAT	DQ02T	DQ05_EC_55	DQ05_EC_55				
BB	VREFBAND0	I0			DIFF0_TX_T33n	DIFFOUT_T33n	G09	DQAT	DQAT	DQ02T	DQ05_EC_56	DQ05_EC_56				
BB	VREFBAND0	I0			DIFF0_RX_T34p	DIFFOUT_T34p	F09	DQAT	DQAT	DQ02T	DQ05_EC_57	DQ05_EC_57				
BB	VREFBAND0	I0			DIFF0_RX_T34n	DIFFOUT_T34n	G09	DQAT	DQAT	DQ02T	DQ05_EC_58	DQ05_EC_58				
BB	VREFBAND0	I0			DIFF0_RX_T35p	DIFFOUT_T35p	B08	DQAT	DQAT	DQ02T	DQ05_EC_59	DQ05_EC_59				
BB	VREFBAND0	I0			DIFF0_RX_T35n	DIFFOUT_T35n	C09	DQAT	DQAT	DQ02T	DQ05_EC_60	DQ05_EC_60				
BB	VREFBAND0	I0			DIFF0_RX_T36p	DIFFOUT_T36p	A09	DQAT	DQAT	DQ02T	DQ05_EC_61	DQ05_EC_61				
BB	VREFBAND0	I0			DIFF0_RX_T36n	DIFFOUT_T36n	B09	DQAT	DQAT	DQ02T	DQ05_EC_62	DQ05_EC_62				
BB	VREFBAND0	I0			DIFF0_TX_T37p	DIFFOUT_T37p	M10	DQAT	DQAT	DQ02T	DQ05_EC_63	DQ05_EC_63				
BB	VREFBAND0	I0			DIFF0_TX_T37n	DIFFOUT_T37n	N10	DQAT	DQAT	DQ02T	DQ05_EC_64	DQ05_EC_64				
BB	VREFBAND0	I0			DIFF0_RX_T38p	DIFFOUT_T38p	N10	DQSnTQK0T	DQSnTQK0T	DQ02T	DQ05_EC_65	DQ05_EC_65				
BB	VREFBAND0	I0			DIFF0_RX_T38n	DIFFOUT_T38n	P10	DQSnTQK0T	DQSnTQK0T	DQ02T	DQ05_EC_66	DQ05_EC_66				
BB	VREFBAND0	I0			DIFF0_TX_T39p	DIFFOUT_T39p	J10	DQAT	DQAT	DQ02T	DQ05_EC_67	DQ05_EC_67				
BB	VREFBAND0	I0			DIFF0_TX_T39n	DIFFOUT_T39n	K10	DQAT	DQAT	DQ02T	DQ05_EC_68	DQ05_EC_68				
BB	VREFBAND0	I0			DIFF0_RX_T40p	DIFFOUT_T40p	D10	DQAT	DQAT	DQ02T	DQ05_EC_69	DQ05_EC_69				
BB	VREFBAND0	I0			DIFF0_RX_T40n	DIFFOUT_T40n	E09	DQAT	DQAT	DQ02T	DQ05_EC_70	DQ05_EC_70				
BB	VREFBAND0	I0			DIFF0_TX_T41p	DIFFOUT_T41p	F10	DQAT	DQAT	DQ02T	DQ05_EC_71	DQ05_EC_71				
BB	VREFBAND0	I0			DIFF0_TX_T41n	DIFFOUT_T41n	G10	DQAT	DQAT	DQ02T	DQ05_EC_72	DQ05_EC_72				
BA	VREFBAND0	I0			DIFF0_RX_T02p	DIFFOUT_T02p	B00	DQAT	DQAT	DQ01T	CK_BA	CK_BA				
BA	VREFBAND0	I0			DIFF0_RX_T02n	DIFFOUT_T02n	C00	DQAT	DQAT	DQ01T	CK_BA	CK_BA				
BA	VREFBAND0	I0			DIFF0_TX_T03p	DIFFOUT_T03p	E01	DQAT	DQAT	DQ01T	CK_BA_0	CK_BA_0				
BA																



Bank Number	VREF	PinName/Function (2), (3)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1517 (4)	DQS for X0/X9	DQS for X16/X18	DQS for X32/X36	HMC pin assignment for DQS3 (5)	HMC pin assignment for PDS22	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
BA	VREFBAND	I0			DIFFIO_TX_T112n	DIFFFOLUT_T112n	G32									
BA	VREFBAND	I0	CL220B		DIFFIO_RX_T113p	DIFFFOLUT_T113p	G34	DQ11T								
BA	VREFBAND	I0	CL220B		DIFFIO_RX_T113p	DIFFFOLUT_T113p	G34	DQ11T								
BA	VREFBAND	I0			DIFFIO_TX_T114p	DIFFFOLUT_T114p	E33	DQ11T								
BA	VREFBAND	I0	RZQ_6		DIFFIO_TX_T114n	DIFFFOLUT_T114n	F33									
BA		MSEL0		MSEL0			H35									
BA		MSEL1		MSEL1			A34									
BA		MSEL2		MSEL2			D35									
BA		MSEL3		MSEL3			A37									
BA		MSEL4		MSEL4			IP34									
BA		CONF_DONE		CONF_DONE			K35									
BA		nSTATUS		nSTATUS			F35									
BA		nCE		nCE			M35									
BA		nCONENFG		nCONENFG			A36									
		GND					P35									
		VCC_IOPS					V16									
		GND					W16									
		GND					AA33									
		GND					AA35									
		GND					AA38									
		GND					AA39									
		GND					AB31									
		GND					AB32									
		GND					AB34									
		GND					AB36									
		GND					AB37									
		GND					AC33									
		GND					AC38									
		GND					AC39									
		GND					AD32									
		GND					AD36									
		GND					AD37									
		GND					AE33									
		GND					AE35									
		GND					AE38									
		GND					AE39									
		GND					AF31									
		GND					AF32									
		GND					AF34									
		GND					AF36									
		GND					AG37									
		GND					AG38									
		GND					AG39									
		GND					AH33									
		GND					AH33									
		GND					AH34									
		GND					AH35									
		GND					AH36									
		GND					AM37									
		GND					AL35									
		GND					AJ38									
		GND					AJ39									
		GND					AK36									
		GND					AK37									
		GND					AL35									
		GND					AL38									
		GND					AL39									
		GND					AM38									
		GND					AM37									
		GND					AN35									
		GND					AN38									
		GND					AN39									
		GND					AP38									
		GND					AP37									
		GND					AP35									
		GND					AP38									
		GND					AP39									
		GND					AT36									
		GND					AT37									
		GND					AU35									
		GND					AU38									
		GND					AU39									
		GND					AV35									
		GND					AV38									
		GND					AV37									
		GND					AV38									
		GND					AV39									
		GND					AV35									
		GND					AV38									
		GND					BA36									
		GND					B37									
		GND					C35									
		GND					C38									
		GND					C39									
		GND					D36									
		GND					D37									
		GND					E35									
		GND					E38									
		GND					E39									
		GND					F36									
		GND					F37									
		GND					G35									
		GND					G38									
		GND					G39									
		GND					H35									
		GND					H37									
		GND					J35									
		GND					J38									
		GND					J39									
		GND					K36									
		GND					K37									
		GND					L36									
		GND					L39									
		GND					M35									
		GND					M37									
		GND					N35									
		GND					N38									
		GND					N39									
		GND					P36									
		GND					P37									
		GND					R34									
		GND					R38									
		GND					R39									
		GND					T32									
		GND					T38									
		GND					T37									
		GND					U33									
		GND					U35									
		GND					U36									
		GND					U39									
		GND					V32									
		GND					V34									
		GND					V36									
		GND					V37									
		GND					W33									
		GND					W38									
		GND					W39									
		GND					Y31									
		GND					Y32									



Bank Number	VREF	PinName/Function (2), (3)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1517 (4)	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36	HMC pin assignment for DQS3 (5)	HMC pin assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		GND					Y36									
		GND					Y35									
		GND					AA3									
		GND					AA4									
		GND					AA5									
		GND					AA6									
		GND					AB1									
		GND					AB2									
		GND					AB7									
		GND					AC3									
		GND					AC4									
		GND					AC8									
		GND					AD1									
		GND					AD2									
		GND					AD5									
		GND					AD7									
		GND					AE3									
		GND					AE4									
		GND					AE5									
		GND					AE8									
		GND					AF1									
		GND					AF2									
		GND					AP9									
		GND					AG3									
		GND					AG4									
		GND					AG5									
		GND					AG6									
		GND					AG7									
		GND					AG8									
		GND					AH1									
		GND					AH2									
		GND					AH5									
		GND					AL3									
		GND					AL4									
		GND					AK1									
		GND					AK2									
		GND					AK5									
		GND					AL3									
		GND					AL4									
		GND					AM1									
		GND					AM2									
		GND					AM5									
		GND					AN3									
		GND					AN4									
		GND					AP1									
		GND					AP2									
		GND					AP5									
		GND					AR3									
		GND					AR4									
		GND					AT1									
		GND					AT2									
		GND					AT5									
		GND					AT3									
		GND					AU4									
		GND					AV1									
		GND					AV2									
		GND					N3									
		GND					N4									
		GND					P1									
		GND					P2									
		GND					PS									
		GND					R3									
		GND					R4									
		GND					RS									
		GND					T1									
		GND					T2									
		GND					TS									
		GND					U3									
		GND					U4									
		GND					U5									
		GND					U6									
		GND					V1									
		GND					V2									
		GND					V7									
		GND					W3									
		GND					W4									
		GND					W8									
		GND					Y1									
		GND					Y2									
		GND					Y8									
		GND					Y7									
		VCCP					AB21									
		VCCP					AB25									
		VCCP					AB15									
		VCCP					U10									
		VCCP					U16									
		VCCP					V25									
		VCCP					V27									
		VCCP					W10									
		VCCP					V27									
		VCCA_FP1L					AC30									
		VCCA_FP1L					AD9									
		VCCA_FP1L					Y30									
		VCCA_FP1L					AA8									
		VCCA_FP1L					V31									
		VCCP_HPS					U8									
		VCCP_HPS					R33									
		VCC_AUX					AB14									
		VCC_AUX					AB8									
		VCC_AUX					U28									
		VCC_AUX_SHARED					U15									
		VCCD_FP1L					AB1									
		VCCD_FP1L					AB9									
		VCCD_FP1L					W30									
		VCCD_FP1L					W9									
		VCCD_FP1L					T31									
		VCCA_GXBLO					AF33									
		VCCA_GXBRO					AE7									
		VCCA_GXB1					AB33									
		VCCA_GXB1					AB7									
		VCCA_GXB2					V33									
		VCCD_GXBLO					AD33									
		VCCD_GXBRO					AE7									
		VCCD_GXB1					Y33									
		VCCD_GXB1					W7									
		VCCD_GXB2					T33									
		VCCD_GXBLO					AD34									
		VCCD_GXBLO					AD35									
		VCCD_GXBRO					AE5									
		VCCD_GXBRO					AE6									
		VCCD_GXB1					Y34									
		VCCD_GXB1					Y35									
		VCCD_GXB1					W5									
		VCCD_GXB1					W6									
		VCCD_GXB2					T34									
		VCCD_GXB2					T35									
		VCCD_GXB1					U34									
		VCCD_GXB1					W34									
		VCCD_GXB1					AA34									
		VCCD_GXB1					AB35									



Bank Number	VREF	PinName/Function (2), (3)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F15T (4)	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36	HMC pin assignment for DQS3 (5)	HMC pin assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		VCCIOBA					G33									
		VCCIOBA					K31									
		VCCIOBA					K31									
		VCCIOBA					P33									
		VCCIOBB					E38									
		VCCIOBB					E30									
		VCCIOBB					H30									
		VCCIOBB					K28									
		VCCIOBC					C25									
		VCCIOBC					D27									
		VCCIOBC					F25									
		VCCIOBC					G27									
		VCCIOBC					J26									
		VCCIOBC					M24									
		VCCIOBD					G21									
		VCCIOBD					D32									
		VCCIOBD					F21									
		VCCIOBD					G22									
		VCCIOBD					K22									
		VCCIOBD					M21									
		VCCPD3					AA27									
		VCCPD3					AA28									
		VCCPD3					AA29									
		VCCPD3					AB22									
		VCCPD3					AB23									
		VCCPD3					AB24									
		VCCPD3					AB25									
		VCCPD4A					AE10									
		VCCPD4A					AE10									
		VCCPD4B					AB12									
		VCCPD4B					AB13									
		VCCPD4B					AB16									
		VCCPD4B					AB18									
		VCCPD4B					AB19									
		VCCPD6AB_HPS					L9									
		VCCPD6AB_HPS					T10									
		VCCPD6AB_HPS					T6									
		VCCPD7A_HPS					T8									
		VCCPD7A_HPS					R12									
		VCCPD7B_HPS					T14									
		VCCPD7C_HPS					P16									
		VCCPD7D_HPS					T17									
		VCCPD7E_HPS					R18									
		VCCPD7E_C					U21									
		VCCPD8					R32									
		VCCPD8					T30									
		VCCPD8					U22									
		VCCPD8					U24									
		VCCPD8					U26									
		VCCPD8					U29									
		VCCPD8M					J19									
		VCCPD8M					AE29									
		VCCPD8M_CLK_HPS					L10									
		VCC_HPS					T13									
		VCC_LPS					U14									
		VCC_LPS					U9									
		VCC_LPS					V10									
	VREFB/A/TX/C/D7/END_HPS	VREFB/A/TX/C/D7/END_HPS					P14									
		GND					AA11									
		GND					AA13									
		GND					AA15									
		GND					AA17									
		GND					AA19									
		GND					AA23									
		GND					AA30									
		GND					AB10									
		GND					AE11									
		GND					AF14									
		GND					AE17									
		GND					AE20									
		GND					AF23									
		GND					AF26									
		GND					AF29									
		GND					AF30									
		GND					AG31									
		GND					AG3									
		GND					AJ11									
		GND					AJ14									
		GND					AJ17									
		GND					AJ20									
		GND					AK23									
		GND					AL26									
		GND					AJ29									
		GND					AL32									
		GND					AL38									
		GND					AM11									
		GND					AM14									
		GND					AM17									
		GND					AM20									
		GND					AM23									
		GND					AM26									
		GND					AM29									
		GND					AM3									
		GND					AN6									
		GND					AR11									
		GND					AR14									
		GND					AR17									
		GND					AR20									
		GND					AR23									
		GND					AR26									
		GND					AR29									
		GND					AR32									
		GND					AR8									
		GND					AV11									
		GND					AV14									
		GND					AV17									
		GND					AV20									
		GND					AV23									
		GND					AV26									
		GND					AV29									
		GND					AV32									
		GND					AV5									
		GND					AV8									
		GND					B11									
		GND					B15									
		GND					B2									
		GND					B20									
		GND					B23									
		GND					B26									
		GND					B29									



Bank Number	VREF	PinName/Function (2), (3)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1517 (4)	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36	HMC pin assignment for DQS3 (5)	HMC pin assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		GND					B02									
		GND					B5									
		GND					B6									
		GND					E11									
		GND					E17									
		GND					E2									
		GND					E20									
		GND					E23									
		GND					E26									
		GND					E29									
		GND					E32									
		GND					E5									
		GND					E8									
		GND					F14									
		GND					H11									
		GND					H17									
		GND					H2									
		GND					H20									
		GND					H23									
		GND					H26									
		GND					H29									
		GND					H32									
		GND					H5									
		GND					H8									
		GND					H21									
		GND					H29									
		GND					H32									
		GND					H5									
		GND					H8									
		GND					K0									
		GND					K20									
		GND					L1									
		GND					L17									
		GND					L2									
		GND					L23									
		GND					L26									
		GND					L29									
		GND					L32									
		GND					L5									
		GND					L8									
		GND					N14									
		GND					N17									
		GND					N20									
		GND					P11									
		GND					P23									
		GND					P26									
		GND					P29									
		GND					P32									
		GND					P5									
		GND					W21									
		GND					T12									
		GND					T15									
		GND					T16									
		GND					T18									
		GND					T20									
		GND					T9									
		GND					U11									
		GND					U13									
		GND					U17									
		GND					U23									
		GND					U26									
		GND					U27									
		GND					U30									
		GND					U7									
		GND					V14									
		GND					V8									
		GND					V18									
		GND					V21									
		GND					V24									
		GND					V26									
		GND					V28									
		GND					V30									
		GND					V8									
		GND					W27									
		GND					W11									
		GND					W13									
		GND					W15									
		GND					W17									
		GND					W19									
		GND					W23									
		GND					W25									
		GND					W29									
		GND					V10									
		GND					V12									
		GND					V14									
		GND					V15									
		GND					V18									
		GND					V20									
		GND					V22									
		GND					V24									
		GND					V26									
		GND					V28									

Notes:
(1) For more information about pin definitions and pin connection guidelines, refer to the [Arria V Device Family Pin Connection Guidelines](#).
(2) GND_AREFCLK pin is not supported in current Quartus II version, but will be supported in future Quartus II release version.
(3) Pins with * contains similar name with other pins in the same column. For the selection of the "HPS Pin Mux Select x" columns.
(4) Pins with # are the 10 Gbps transceiver channels. For more information about the 10 Gbps transceiver channels clocking recommendation, refer to the [Transceiver Clocking in Arria V Devices chapter](#).
(5) RESET pin is only applicable for DDR3 device.



**Pin Information for the Arria® V 5ASTFD5 Device
Version 1.3**

Version Number	Date	Changes Made
1.0	4/19/2013	Initial release.
1.1	9/30/2014	Remove corresponding bank number from VCCRSTCLK_HPS pin.
1.2	7/31/2015	Renamed the following columns: - Renamed "DDR3/DDR2 hard memory PHY" to "HMC pin assignment for DDR3". - Renamed "LPDDR2 hard memory PHY" to "HMC pin assignment for LPDDR2".
1.3	12/23/2016	-Renamed SDMMC_FB_CLK_IN to HPS_GPIO44.