



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (Z)	HMC Pin Assignment for LPDDR2
GXB L1		REFCLK1Ln					G4				
GXB L1		REFCLK1Lp					F5				
GXB L1		GXB_TX_L4n					E1				
GXB L1		GXB_TX_L4p					E2				
GXB L1		GXB_RX_L4p,GXB_REFCLK_L4p					G2				
GXB L1		GXB_RX_L4n,GXB_REFCLK_L4n					G1				
GXB L1		GXB_TX_L3n					J1				
GXB L1		GXB_TX_L3p					J2				
GXB L1		GXB_RX_L3p,GXB_REFCLK_L3p					L2				
GXB L1		GXB_RX_L3n,GXB_REFCLK_L3n					L1				
GXB L0		GXB_TX_L2n					N1				
GXB L0		GXB_TX_L2p					N2				
GXB L0		GXB_RX_L2p,GXB_REFCLK_L2p					R2				
GXB L0		GXB_RX_L2n,GXB_REFCLK_L2n					R1				
GXB L0		GXB_TX_L1n					U1				
GXB L0		GXB_TX_L1p					U2				
GXB L0		GXB_RX_L1p,GXB_REFCLK_L1p					W2				
GXB L0		GXB_RX_L1n,GXB_REFCLK_L1n					W1				
GXB L0		GXB_TX_L0n					Y3				
GXB L0		GXB_TX_L0p					Y4				
GXB L0		GXB_RX_L0p,GXB_REFCLK_L0p					AA2				
GXB L0		GXB_RX_L0n,GXB_REFCLK_L0n					AA1				
GXB L0		REFCLK0Lp					V4				
GXB L0		REFCLK0Ln					U4				
3A		TDO		TDO			V3				
3A		nCS0		DATA4			AB6				
3A		TMS		TMS			R4				
3A		AS_DATA3		DATA3			AA5				
3A		TCK		TCK			V5				
3A		AS_DATA2		DATA2			T5				
3A		TDI		TDI			P5				
3A		AS_DATA1		DATA1			W5				
3A		DCLK		DCLK			M5				
3A		AS_DATA0,ASD0		DATA0			AB4				
3A	VREFB3AN0	IO		DATA6	DIFFIO_RX_B1n	DIFFOUT_B1n	P6	DQ1B			
3A	VREFB3AN0	IO		DATA5	DIFFIO_TX_B2n	DIFFOUT_B2n	U7				
3A	VREFB3AN0	IO		DATA8	DIFFIO_RX_B1p	DIFFOUT_B1p	N6	DQ1B			
3A	VREFB3AN0	IO		DATA7	DIFFIO_TX_B2p	DIFFOUT_B2p	U6	DQ1B			
3A	VREFB3AN0	IO		DATA10	DIFFIO_RX_B3n	DIFFOUT_B3n	M6	DQS1B			
3A	VREFB3AN0	IO		DATA9	DIFFIO_TX_B4n	DIFFOUT_B4n	R5	DQ1B			
3A	VREFB3AN0	IO		DATA12	DIFFIO_RX_B3p	DIFFOUT_B3p	M7	DQS1B			
3A	VREFB3AN0	IO		DATA11	DIFFIO_TX_B4p	DIFFOUT_B4p	R6				
3A	VREFB3AN0	IO		DATA14	DIFFIO_RX_B5n	DIFFOUT_B5n	R7	DQ1B			
3A	VREFB3AN0	IO		DATA13	DIFFIO_TX_B6n	DIFFOUT_B6n	L7	DQ1B			
3A	VREFB3AN0	IO		CLKUSR	DIFFIO_RX_B5p	DIFFOUT_B5p	T7	DQ1B			
3A	VREFB3AN0	IO		DATA15	DIFFIO_TX_B6p	DIFFOUT_B6p	L8	DQ1B			
3A	VREFB3AN0	IO		PR_DONE	DIFFIO_RX_B7n	DIFFOUT_B7n	T8				
3A	VREFB3AN0	IO		PR_READY	DIFFIO_TX_B8n	DIFFOUT_B8n	P7	DQ1B			
3A	VREFB3AN0	IO		PR_ERROR	DIFFIO_RX_B7p	DIFFOUT_B7p	T9				
3A	VREFB3AN0	IO			DIFFIO_TX_B8p	DIFFOUT_B8p	P8	DQ1B			
3B	VREFB3BN0	IO			DIFFIO_TX_B33n	DIFFOUT_B33n	V8			GND	GND
3B	VREFB3BN0	IO			DIFFIO_RX_B34n	DIFFOUT_B34n	N8	DQ5B		B_A_15	
3B	VREFB3BN0	IO			DIFFIO_TX_B33p	DIFFOUT_B33p	W8	DQ5B		B_WE#	
3B	VREFB3BN0	IO			DIFFIO_RX_B34p	DIFFOUT_B34p	M8	DQ5B		B_A_14	
3B	VREFB3BN0	IO			DIFFIO_RX_B35n	DIFFOUT_B35n	N9	DQS1B		B_CS#_1	B_CS#_1
3B	VREFB3BN0	IO			DIFFIO_TX_B36n	DIFFOUT_B36n	AA7	DQ5B		B_A_13	
3B	VREFB3BN0	IO			DIFFIO_RX_B35p	DIFFOUT_B35p	N10	DQS5B		B_CS#_0	B_CS#_0
3B	VREFB3BN0	IO			DIFFIO_TX_B36p	DIFFOUT_B36p	AB7			B_A_12	
3B	VREFB3BN0	IO			DIFFIO_TX_B37n	DIFFOUT_B37n	Y7	DQ5B		B_A_11	
3B	VREFB3BN0	IO			DIFFIO_RX_B38n	DIFFOUT_B38n	U8	DQ5B		B_A_9	B_CA_9
3B	VREFB3BN0	IO			DIFFIO_TX_B37p	DIFFOUT_B37p	W7	DQ5B		B_A_10	
3B	VREFB3BN0	IO			DIFFIO_RX_B38p	DIFFOUT_B38p	V9	DQ5B		B_A_8	B_CA_8
3B	VREFB3BN0	IO	CLK0n,FPLL_BL_FBn		DIFFIO_RX_B39n	DIFFOUT_B39n	R9				
3B	VREFB3BN0	IO			DIFFIO_TX_B40n	DIFFOUT_B40n	AB8	DQ5B		B_RAS#	
3B	VREFB3BN0	IO	CLK0p,FPLL_BL_FBp		DIFFIO_RX_B39p	DIFFOUT_B39p	P9				
3B	VREFB3BN0	IO			DIFFIO_TX_B40p	DIFFOUT_B40p	AA8	DQ5B		B_CAS#	
3B	VREFB3BN0	IO			DIFFIO_TX_B41n	DIFFOUT_B41n	Y10			GND	GND
3B	VREFB3BN0	IO			DIFFIO_RX_B42n	DIFFOUT_B42n	AA9	DQ6B		B_BA_2	
3B	VREFB3BN0	IO			DIFFIO_TX_B41p	DIFFOUT_B41p	AA10	DQ6B		B_BA_0	
3B	VREFB3BN0	IO			DIFFIO_RX_B42p	DIFFOUT_B42p	Y9	DQ6B		B_BA_1	
3B	VREFB3BN0	IO			DIFFIO_RX_B43n	DIFFOUT_B43n	L9	DQS1B		B_CK#	B_CK#



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (Z)	HMC Pin Assignment for LPDDR2
3B	VREFB3B0	IO			DIFFIO_TX_B44n	DIFFOUT_B44n	W11	DQ6B		B_A_7	B_CA_7
3B	VREFB3B0	IO			DIFFIO_RX_B43p	DIFFOUT_B43p	M10	DQS6B		B_CK	B_CK
3B	VREFB3B0	IO			DIFFIO_TX_B44p	DIFFOUT_B44p	Y11			B_A_6	B_CA_6
3B	VREFB3B0	IO	FPLL_BL_CLKOUT1,FPLL_BL_CLKOUTn		DIFFIO_TX_B45n	DIFFOUT_B45n	AB10	DQ6B		B_A_3	B_CA_3
3B	VREFB3B0	IO			DIFFIO_RX_B46n	DIFFOUT_B46n	U10	DQ6B		B_A_5	B_CA_5
3B	VREFB3B0	IO	FPLL_BL_CLKOUT0,FPLL_BL_CLKOUTp,FPLL_BL_FB		DIFFIO_TX_B45p	DIFFOUT_B45p	AB11	DQ6B		B_A_2	B_CA_2
3B	VREFB3B0	IO			DIFFIO_RX_B46p	DIFFOUT_B46p	U11	DQ6B		B_A_4	B_CA_4
3B	VREFB3B0	IO	CLK1n		DIFFIO_RX_B47n	DIFFOUT_B47n	T10				
3B	VREFB3B0	IO			DIFFIO_TX_B48n	DIFFOUT_B48n	R11	DQ6B		B_A_1	B_CA_1
3B	VREFB3B0	IO	CLK1p		DIFFIO_RX_B47p	DIFFOUT_B47p	R10				
3B	VREFB3B0	IO			DIFFIO_TX_B48p	DIFFOUT_B48p	P12	DQ6B		B_A_0	B_CA_0
4A	VREFB4A0	IO	RZQ_0		DIFFIO_TX_B49n	DIFFOUT_B49n	AA13				
4A	VREFB4A0	IO			DIFFIO_RX_B50n	DIFFOUT_B50n	W12	DQ7B		B_DQ_0	B_DQ_0
4A	VREFB4A0	IO			DIFFIO_TX_B49p	DIFFOUT_B49p	AB13	DQ7B		B_DQ_2	B_DQ_2
4A	VREFB4A0	IO			DIFFIO_RX_B50p	DIFFOUT_B50p	Y12	DQ7B		B_DQ_1	B_DQ_1
4A	VREFB4A0	IO			DIFFIO_RX_B51n	DIFFOUT_B51n	U12	DQS#7B		B_DQS#_0	B_DQS#_0
4A	VREFB4A0	IO			DIFFIO_TX_B52n	DIFFOUT_B52n	R12	DQ7B		B_DQ_3	B_DQ_3
4A	VREFB4A0	IO			DIFFIO_RX_B51p	DIFFOUT_B51p	T12	DQS7B		B_DQS_0	B_DQS_0
4A	VREFB4A0	IO			DIFFIO_TX_B52p	DIFFOUT_B52p	T13			B_ODT_0	B_ODT_0
4A	VREFB4A0	IO			DIFFIO_TX_B53n	DIFFOUT_B53n	AB15	DQ7B		B_ODT_1	B_ODT_1
4A	VREFB4A0	IO			DIFFIO_RX_B54n	DIFFOUT_B54n	W13	DQ7B		B_DQ_4	B_DQ_4
4A	VREFB4A0	IO			DIFFIO_TX_B53p	DIFFOUT_B53p	AB16	DQ7B		B_DQ_6	B_DQ_6
4A	VREFB4A0	IO			DIFFIO_RX_B54p	DIFFOUT_B54p	V13	DQ7B		B_DQ_5	B_DQ_5
4A	VREFB4A0	IO	CLK2n		DIFFIO_RX_B55n	DIFFOUT_B55n	T14				
4A	VREFB4A0	IO			DIFFIO_TX_B56n	DIFFOUT_B56n	AB18	DQ7B		B_DQ_7	B_DQ_7
4A	VREFB4A0	IO	CLK2p		DIFFIO_RX_B55p	DIFFOUT_B55p	U13				
4A	VREFB4A0	IO			DIFFIO_TX_B56p	DIFFOUT_B56p	AA18	DQ7B		B_DM_0	B_DM_0
4A	VREFB4A0	IO			DIFFIO_TX_B57n	DIFFOUT_B57n	AA19			GND	GND
4A	VREFB4A0	IO			DIFFIO_RX_B58n	DIFFOUT_B58n	Y14	DQ8B	DQ1B	B_DQ_8	B_DQ_8
4A	VREFB4A0	IO			DIFFIO_TX_B57p	DIFFOUT_B57p	Y19	DQ8B	DQ1B	B_DQ_10	B_DQ_10
4A	VREFB4A0	IO			DIFFIO_RX_B58p	DIFFOUT_B58p	W14	DQ8B	DQ1B	B_DQ_9	B_DQ_9
4A	VREFB4A0	IO			DIFFIO_RX_B59n	DIFFOUT_B59n	P14	DQS#8B	DQ1B	B_DQS#_1	B_DQS#_1
4A	VREFB4A0	IO			DIFFIO_TX_B60n	DIFFOUT_B60n	AA20	DQ8B	DQ1B	B_DQ_11	B_DQ_11
4A	VREFB4A0	IO			DIFFIO_RX_B59p	DIFFOUT_B59p	R14	DQS8B	DQ1B	B_DQS_1	B_DQS_1
4A	VREFB4A0	IO			DIFFIO_TX_B60p	DIFFOUT_B60p	Y20			B_CKE_1	B_CKE_1
4A	VREFB4A0	IO			DIFFIO_TX_B61n	DIFFOUT_B61n	AA15	DQ8B	DQ1B	B_CKE_0	B_CKE_0
4A	VREFB4A0	IO			DIFFIO_RX_B62n	DIFFOUT_B62n	U15	DQ8B	DQ1B	B_DQ_12	B_DQ_12
4A	VREFB4A0	IO			DIFFIO_TX_B61p	DIFFOUT_B61p	Y15	DQ8B	DQ1B	B_DQ_14	B_DQ_14
4A	VREFB4A0	IO			DIFFIO_RX_B62p	DIFFOUT_B62p	V15	DQ8B	DQ1B	B_DQ_13	B_DQ_13
4A	VREFB4A0	IO	CLK3n		DIFFIO_RX_B63n	DIFFOUT_B63n	R15				
4A	VREFB4A0	IO			DIFFIO_TX_B64n	DIFFOUT_B64n	AB20	DQ8B	DQ1B	B_DQ_15	B_DQ_15
4A	VREFB4A0	IO	CLK3p		DIFFIO_RX_B63p	DIFFOUT_B63p	T15				
4A	VREFB4A0	IO			DIFFIO_TX_B64p	DIFFOUT_B64p	AB21	DQ8B	DQ1B	B_DM_1	B_DM_1
4A	VREFB4A0	IO			DIFFIO_TX_B65n	DIFFOUT_B65n	AB22			GND	GND
4A	VREFB4A0	IO			DIFFIO_RX_B66n	DIFFOUT_B66n	Y16	DQ9B	DQ1B	B_DQ_16	B_DQ_16
4A	VREFB4A0	IO			DIFFIO_TX_B65p	DIFFOUT_B65p	AA22	DQ9B	DQ1B	B_DQ_18	B_DQ_18
4A	VREFB4A0	IO			DIFFIO_RX_B66p	DIFFOUT_B66p	Y17	DQ9B	DQ1B	B_DQ_17	B_DQ_17
4A	VREFB4A0	IO			DIFFIO_RX_B67n	DIFFOUT_B67n	U16	DQS#9B	DQS#1B	B_DQS#_2	B_DQS#_2
4A	VREFB4A0	IO			DIFFIO_TX_B68n	DIFFOUT_B68n	AA17	DQ9B	DQ1B	B_DQ_19	B_DQ_19
4A	VREFB4A0	IO			DIFFIO_RX_B67p	DIFFOUT_B67p	U17	DQS9B	DQS1B	B_DQS_2	B_DQS_2
4A	VREFB4A0	IO			DIFFIO_TX_B68p	DIFFOUT_B68p	AB17			B_RESET#	B_RESET#
4A	VREFB4A0	IO			DIFFIO_TX_B69n	DIFFOUT_B69n	Y22	DQ9B	DQ1B	GND	GND
4A	VREFB4A0	IO			DIFFIO_RX_B70n	DIFFOUT_B70n	V18	DQ9B	DQ1B	B_DQ_20	B_DQ_20
4A	VREFB4A0	IO			DIFFIO_TX_B69p	DIFFOUT_B69p	Y21	DQ9B	DQ1B	B_DQ_22	B_DQ_22
4A	VREFB4A0	IO			DIFFIO_RX_B70p	DIFFOUT_B70p	W18	DQ9B	DQ1B	B_DQ_21	B_DQ_21
4A	VREFB4A0	IO			DIFFIO_RX_B71n	DIFFOUT_B71n	W16			GND	GND
4A	VREFB4A0	IO			DIFFIO_TX_B72n	DIFFOUT_B72n	W21	DQ9B	DQ1B	B_DQ_23	B_DQ_23
4A	VREFB4A0	IO			DIFFIO_RX_B71p	DIFFOUT_B71p	W17			GND	GND
4A	VREFB4A0	IO			DIFFIO_TX_B72p	DIFFOUT_B72p	W22	DQ9B	DQ1B	B_DM_2	B_DM_2
5A	VREFB5A0	IO	RZQ_1		DIFFIO_TX_R1p	DIFFOUT_R1p	U22	DQ1R			
5A	VREFB5A0	IO		INIT_DONE	DIFFIO_RX_R2p	DIFFOUT_R2p	V20				
5A	VREFB5A0	IO		PR_REQUEST	DIFFIO_TX_R1n	DIFFOUT_R1n	U21	DQ1R			
5A	VREFB5A0	IO		CRC_ERROR	DIFFIO_RX_R2n	DIFFOUT_R2n	V19				
5A	VREFB5A0	IO		nCEO	DIFFIO_TX_R3p	DIFFOUT_R3p	T19	DQ1R			
5A	VREFB5A0	IO			DIFFIO_RX_R4p	DIFFOUT_R4p	T17	DQ1R			
5A	VREFB5A0	IO		CvP_CONFDONE	DIFFIO_TX_R3n	DIFFOUT_R3n	T20	DQ1R			
5A	VREFB5A0	IO			DIFFIO_RX_R4n	DIFFOUT_R4n	T18	DQ1R			
5A	VREFB5A0	IO		DEV_OE	DIFFIO_TX_R5p	DIFFOUT_R5p	T22				
5A	VREFB5A0	IO			DIFFIO_RX_R6p	DIFFOUT_R6p	R16	DQS1R			
5A	VREFB5A0	IO		DEV_CLRn	DIFFIO_TX_R5n	DIFFOUT_R5n	R22	DQ1R			
5A	VREFB5A0	IO		nPERSTL1	DIFFIO_RX_R6n	DIFFOUT_R6n	R17	DQS#1R			



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (Z)	HMC Pin Assignment for LPDDR2
5A	VREFB5A0	IO			DIFFIO_TX_R7p	DIFFOUT_R7p	R20	DQ1R			
5A	VREFB5A0	IO			DIFFIO_RX_R8p	DIFFOUT_R8p	R19	DQ1R			
5A	VREFB5A0	IO			DIFFIO_TX_R7n	DIFFOUT_R7n	R21				
5A	VREFB5A0	IO			DIFFIO_RX_R8n	DIFFOUT_R8n	P19	DQ1R			
5B	VREFB5B0	IO			DIFFIO_RX_R25p	DIFFOUT_R25p	P16				
5B	VREFB5B0	IO			DIFFIO_TX_R26p	DIFFOUT_R26p	P21	DQ4R			
5B	VREFB5B0	IO			DIFFIO_RX_R25n	DIFFOUT_R25n	N16				
5B	VREFB5B0	IO			DIFFIO_TX_R26n	DIFFOUT_R26n	P22	DQ4R			
5B	VREFB5B0	IO			DIFFIO_RX_R27p	DIFFOUT_R27p	N20	DQ4R			
5B	VREFB5B0	IO			DIFFIO_TX_R28p	DIFFOUT_R28p	M22	DQ4R			
5B	VREFB5B0	IO			DIFFIO_RX_R27n	DIFFOUT_R27n	N21	DQ4R			
5B	VREFB5B0	IO			DIFFIO_TX_R28n	DIFFOUT_R28n	L22	DQ4R			
5B	VREFB5B0	IO			DIFFIO_RX_R29p	DIFFOUT_R29p	P18	DQS4R			
5B	VREFB5B0	IO			DIFFIO_TX_R30p	DIFFOUT_R30p	K22				
5B	VREFB5B0	IO			DIFFIO_RX_R29n	DIFFOUT_R29n	N18	DQSn4R			
5B	VREFB5B0	IO			DIFFIO_TX_R30n	DIFFOUT_R30n	J22	DQ4R			
5B	VREFB5B0	IO			DIFFIO_RX_R31p	DIFFOUT_R31p	M21	DQ4R			
5B	VREFB5B0	IO			DIFFIO_TX_R32p	DIFFOUT_R32p	F22	DQ4R			
5B	VREFB5B0	IO			DIFFIO_RX_R31n	DIFFOUT_R31n	M20	DQ4R			
5B	VREFB5B0	IO			DIFFIO_TX_R32n	DIFFOUT_R32n	E22				
5B	VREFB5B0	IO	CLK7p,FPLL_BR_FBp		DIFFIO_RX_R33p	DIFFOUT_R33p	M16				
5B	VREFB5B0	IO			DIFFIO_TX_R34p	DIFFOUT_R34p	E21	DQ5R			
5B	VREFB5B0	IO	CLK7n,FPLL_BR_FBn		DIFFIO_RX_R33n	DIFFOUT_R33n	M17				
5B	VREFB5B0	IO			DIFFIO_TX_R34n	DIFFOUT_R34n	D22	DQ5R			
5B	VREFB5B0	IO			DIFFIO_RX_R35p	DIFFOUT_R35p	L19	DQ5R			
5B	VREFB5B0	IO			DIFFIO_TX_R36p	DIFFOUT_R36p	K21	DQ5R			
5B	VREFB5B0	IO			DIFFIO_RX_R35n	DIFFOUT_R35n	L20	DQ5R			
5B	VREFB5B0	IO			DIFFIO_TX_R36n	DIFFOUT_R36n	J21	DQ5R			
5B	VREFB5B0	IO			DIFFIO_RX_R37p	DIFFOUT_R37p	L15	DQS5R			
5B	VREFB5B0	IO			DIFFIO_TX_R38p	DIFFOUT_R38p	G22				
5B	VREFB5B0	IO			DIFFIO_RX_R37n	DIFFOUT_R37n	K15	DQSn5R			
5B	VREFB5B0	IO			DIFFIO_TX_R38n	DIFFOUT_R38n	G21	DQ5R			
5B	VREFB5B0	IO			DIFFIO_RX_R39p	DIFFOUT_R39p	L18	DQ5R			
5B	VREFB5B0	IO			DIFFIO_TX_R40p	DIFFOUT_R40p	G20	DQ5R			
5B	VREFB5B0	IO			DIFFIO_RX_R39n	DIFFOUT_R39n	K19	DQ5R			
5B	VREFB5B0	IO			DIFFIO_TX_R40n	DIFFOUT_R40n	H21				
5B	VREFB5B0	IO	CLK6p		DIFFIO_RX_R41p	DIFFOUT_R41p	L17				
5B	VREFB5B0	IO			DIFFIO_TX_R42p	DIFFOUT_R42p	E20	DQ6R			
5B	VREFB5B0	IO	CLK6n		DIFFIO_RX_R41n	DIFFOUT_R41n	K17				
5B	VREFB5B0	IO			DIFFIO_TX_R42n	DIFFOUT_R42n	F20	DQ6R			
5B	VREFB5B0	IO			DIFFIO_RX_R43p	DIFFOUT_R43p	H20	DQ6R			
5B	VREFB5B0	IO	FPLL_BR_CLKOUT0,FPLL_BR_CLKOUTp,FPLL_BR_FB		DIFFIO_TX_R44p	DIFFOUT_R44p	G18	DQ6R			
5B	VREFB5B0	IO			DIFFIO_RX_R43n	DIFFOUT_R43n	H19	DQ6R			
5B	VREFB5B0	IO	FPLL_BR_CLKOUT1,FPLL_BR_CLKOUTn		DIFFIO_TX_R44n	DIFFOUT_R44n	G17	DQ6R			
5B	VREFB5B0	IO			DIFFIO_RX_R45p	DIFFOUT_R45p	K16	DQS6R			
5B	VREFB5B0	IO			DIFFIO_TX_R46p	DIFFOUT_R46p	F19				
5B	VREFB5B0	IO			DIFFIO_RX_R45n	DIFFOUT_R45n	J16	DQSn6R			
5B	VREFB5B0	IO			DIFFIO_TX_R46n	DIFFOUT_R46n	F18	DQ6R			
5B	VREFB5B0	IO			DIFFIO_RX_R47p	DIFFOUT_R47p	J17	DQ6R			
5B	VREFB5B0	IO			DIFFIO_TX_R48p	DIFFOUT_R48p	J19	DQ6R			
5B	VREFB5B0	IO			DIFFIO_RX_R47n	DIFFOUT_R47n	J18	DQ6R			
5B	VREFB5B0	IO			DIFFIO_TX_R48n	DIFFOUT_R48n	H18				
		GND					F17				
7A	VREFB7A0	IO			DIFFIO_RX_T25p	DIFFOUT_T25p	H16			GND	GND
7A	VREFB7A0	IO			DIFFIO_TX_T26p	DIFFOUT_T26p	C21	DQ4T	DQ1T	T_DM_2	T_DM_2
7A	VREFB7A0	IO			DIFFIO_RX_T25n	DIFFOUT_T25n	G16			GND	GND
7A	VREFB7A0	IO			DIFFIO_TX_T26n	DIFFOUT_T26n	C20	DQ4T	DQ1T	T_DQ_23	T_DQ_23
7A	VREFB7A0	IO			DIFFIO_RX_T27p	DIFFOUT_T27p	D18	DQ4T	DQ1T	T_DQ_21	T_DQ_21
7A	VREFB7A0	IO			DIFFIO_TX_T28p	DIFFOUT_T28p	B20	DQ4T	DQ1T	T_DQ_22	T_DQ_22
7A	VREFB7A0	IO			DIFFIO_RX_T27n	DIFFOUT_T27n	E17	DQ4T	DQ1T	T_DQ_20	T_DQ_20
7A	VREFB7A0	IO			DIFFIO_TX_T28n	DIFFOUT_T28n	B21	DQ4T	DQ1T	GND	GND
7A	VREFB7A0	IO			DIFFIO_RX_T29p	DIFFOUT_T29p	G15	DQS4T	DQS1T	T_DQS_2	T_DQS_2
7A	VREFB7A0	IO			DIFFIO_TX_T30p	DIFFOUT_T30p	B22			T_RESET#	T_RESET#
7A	VREFB7A0	IO			DIFFIO_RX_T29n	DIFFOUT_T29n	G14	DQSn4T	DQSn1T	T_DQS#_2	T_DQS#_2
7A	VREFB7A0	IO			DIFFIO_TX_T30n	DIFFOUT_T30n	A22	DQ4T	DQ1T	T_DQ_19	T_DQ_19
7A	VREFB7A0	IO			DIFFIO_RX_T31p	DIFFOUT_T31p	E16	DQ4T	DQ1T	T_DQ_17	T_DQ_17
7A	VREFB7A0	IO			DIFFIO_TX_T32p	DIFFOUT_T32p	A20	DQ4T	DQ1T	T_DQ_18	T_DQ_18
7A	VREFB7A0	IO			DIFFIO_RX_T31n	DIFFOUT_T31n	D17	DQ4T	DQ1T	T_DQ_16	T_DQ_16
7A	VREFB7A0	IO			DIFFIO_TX_T32n	DIFFOUT_T32n	A19			GND	GND
7A	VREFB7A0	IO	CLK11p		DIFFIO_RX_T33p	DIFFOUT_T33p	G13				
7A	VREFB7A0	IO			DIFFIO_TX_T34p	DIFFOUT_T34p	C19	DQ5T	DQ1T	T_DM_1	T_DM_1



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (Z)	HMC Pin Assignment for LPDDR2
7A	VREFB7A0	IO	CLK11n		DIFFIO_RX_T33n	DIFFOUT_T33n	F14				
7A	VREFB7A0	IO			DIFFIO_TX_T34n	DIFFOUT_T34n	C18	DQ5T	DQ1T	T_DQ_15	T_DQ_15
7A	VREFB7A0	IO			DIFFIO_RX_T35p	DIFFOUT_T35p	C16	DQ5T	DQ1T	T_DQ_13	T_DQ_13
7A	VREFB7A0	IO			DIFFIO_TX_T36p	DIFFOUT_T36p	B16	DQ5T	DQ1T	T_DQ_14	T_DQ_14
7A	VREFB7A0	IO			DIFFIO_RX_T35n	DIFFOUT_T35n	C15	DQ5T	DQ1T	T_DQ_12	T_DQ_12
7A	VREFB7A0	IO			DIFFIO_TX_T36n	DIFFOUT_T36n	B15	DQ5T	DQ1T	T_CKE_0	T_CKE_0
7A	VREFB7A0	IO			DIFFIO_RX_T37p	DIFFOUT_T37p	G12	DQS5T	DQ1T	T_DQS_1	T_DQS_1
7A	VREFB7A0	IO			DIFFIO_TX_T38p	DIFFOUT_T38p	A18			T_CKE_1	T_CKE_1
7A	VREFB7A0	IO			DIFFIO_RX_T37n	DIFFOUT_T37n	H12	DQSn5T	DQ1T	T_DQS#_1	T_DQS#_1
7A	VREFB7A0	IO			DIFFIO_TX_T38n	DIFFOUT_T38n	A17	DQ5T	DQ1T	T_DQ_11	T_DQ_11
7A	VREFB7A0	IO			DIFFIO_RX_T39p	DIFFOUT_T39p	F15	DQ5T	DQ1T	T_DQ_9	T_DQ_9
7A	VREFB7A0	IO			DIFFIO_TX_T40p	DIFFOUT_T40p	B18	DQ5T	DQ1T	T_DQ_10	T_DQ_10
7A	VREFB7A0	IO			DIFFIO_RX_T39n	DIFFOUT_T39n	E14	DQ5T	DQ1T	T_DQ_8	T_DQ_8
7A	VREFB7A0	IO			DIFFIO_TX_T40n	DIFFOUT_T40n	B17			GND	GND
7A	VREFB7A0	IO	CLK10p		DIFFIO_RX_T41p	DIFFOUT_T41p	H10				
7A	VREFB7A0	IO			DIFFIO_TX_T42p	DIFFOUT_T42p	A15	DQ6T		T_DM_0	T_DM_0
7A	VREFB7A0	IO	CLK10n		DIFFIO_RX_T41n	DIFFOUT_T41n	G11				
7A	VREFB7A0	IO			DIFFIO_TX_T42n	DIFFOUT_T42n	A14	DQ6T		T_DQ_7	T_DQ_7
7A	VREFB7A0	IO			DIFFIO_RX_T43p	DIFFOUT_T43p	D13	DQ6T		T_DQ_5	T_DQ_5
7A	VREFB7A0	IO			DIFFIO_TX_T44p	DIFFOUT_T44p	C14	DQ6T		T_DQ_6	T_DQ_6
7A	VREFB7A0	IO			DIFFIO_RX_T43n	DIFFOUT_T43n	C13	DQ6T		T_DQ_4	T_DQ_4
7A	VREFB7A0	IO			DIFFIO_TX_T44n	DIFFOUT_T44n	D14	DQ6T		T_ODT_1	T_ODT_1
7A	VREFB7A0	IO			DIFFIO_RX_T45p	DIFFOUT_T45p	H9	DQS6T		T_DQS_0	T_DQS_0
7A	VREFB7A0	IO			DIFFIO_TX_T46p	DIFFOUT_T46p	A13			T_ODT_0	T_ODT_0
7A	VREFB7A0	IO			DIFFIO_RX_T45n	DIFFOUT_T45n	G8	DQS6T		T_DQS#_0	T_DQS#_0
7A	VREFB7A0	IO			DIFFIO_TX_T46n	DIFFOUT_T46n	B13	DQ6T		T_DQ_3	T_DQ_3
7A	VREFB7A0	IO			DIFFIO_RX_T47p	DIFFOUT_T47p	E12	DQ6T		T_DQ_1	T_DQ_1
7A	VREFB7A0	IO			DIFFIO_TX_T48p	DIFFOUT_T48p	B12	DQ6T		T_DQ_2	T_DQ_2
7A	VREFB7A0	IO			DIFFIO_RX_T47n	DIFFOUT_T47n	F12	DQ6T		T_DQ_0	T_DQ_0
7A	VREFB7A0	IO	RZQ_2		DIFFIO_TX_T48n	DIFFOUT_T48n	A12				
8A	VREFB8A0	IO	CLK9p		DIFFIO_RX_T49p	DIFFOUT_T49p	G10				
8A	VREFB8A0	IO			DIFFIO_TX_T50p	DIFFOUT_T50p	C11	DQ7T		T_A_0	T_CA_0
8A	VREFB8A0	IO	CLK9n		DIFFIO_RX_T49n	DIFFOUT_T49n	F10				
8A	VREFB8A0	IO			DIFFIO_TX_T50n	DIFFOUT_T50n	B11	DQ7T		T_A_1	T_CA_1
8A	VREFB8A0	IO			DIFFIO_RX_T51p	DIFFOUT_T51p	D11	DQ7T		T_A_4	T_CA_4
8A	VREFB8A0	IO	FPLL_TL_CLKOUT0,FPLL_TL_CLKOUTp,FPLL_TL_FB		DIFFIO_TX_T52p	DIFFOUT_T52p	A8	DQ7T		T_A_2	T_CA_2
8A	VREFB8A0	IO			DIFFIO_RX_T51n	DIFFOUT_T51n	E11	DQ7T		T_A_5	T_CA_5
8A	VREFB8A0	IO	FPLL_TL_CLKOUT1,FPLL_TL_CLKOUTn		DIFFIO_TX_T52n	DIFFOUT_T52n	A7	DQ7T		T_A_3	T_CA_3
8A	VREFB8A0	IO			DIFFIO_RX_T53p	DIFFOUT_T53p	J9	DQS7T		T_CK	T_CK
8A	VREFB8A0	IO			DIFFIO_TX_T54p	DIFFOUT_T54p	F8			T_A_6	T_CA_6
8A	VREFB8A0	IO			DIFFIO_RX_T53n	DIFFOUT_T53n	J8	DQSn7T		T_CK#	T_CK#
8A	VREFB8A0	IO			DIFFIO_TX_T54n	DIFFOUT_T54n	E7	DQ7T		T_A_7	T_CA_7
8A	VREFB8A0	IO			DIFFIO_RX_T55p	DIFFOUT_T55p	C10	DQ7T		T_BA_1	
8A	VREFB8A0	IO			DIFFIO_TX_T56p	DIFFOUT_T56p	C6	DQ7T		T_BA_0	
8A	VREFB8A0	IO			DIFFIO_RX_T55n	DIFFOUT_T55n	C9	DQ7T		T_BA_2	
8A	VREFB8A0	IO			DIFFIO_TX_T56n	DIFFOUT_T56n	D7			GND	GND
8A	VREFB8A0	IO	CLK8p,FPLL_TL_FBp		DIFFIO_RX_T57p	DIFFOUT_T57p	K7				
8A	VREFB8A0	IO			DIFFIO_TX_T58p	DIFFOUT_T58p	A10	DQ8T		T_CAS#	
8A	VREFB8A0	IO	CLK8n,FPLL_TL_FBn		DIFFIO_RX_T57n	DIFFOUT_T57n	J7				
8A	VREFB8A0	IO			DIFFIO_TX_T58n	DIFFOUT_T58n	A9	DQ8T		T_RAS#	
8A	VREFB8A0	IO			DIFFIO_RX_T59p	DIFFOUT_T59p	D9	DQ8T		T_A_8	T_CA_8
8A	VREFB8A0	IO			DIFFIO_TX_T60p	DIFFOUT_T60p	B6	DQ8T		T_A_10	
8A	VREFB8A0	IO			DIFFIO_RX_T59n	DIFFOUT_T59n	D8	DQ8T		T_A_9	T_CA_9
8A	VREFB8A0	IO			DIFFIO_TX_T60n	DIFFOUT_T60n	B5	DQ8T		T_A_11	
8A	VREFB8A0	IO			DIFFIO_RX_T61p	DIFFOUT_T61p	H8	DQS8T		T_CS#_0	T_CS#_0
8A	VREFB8A0	IO			DIFFIO_TX_T62p	DIFFOUT_T62p	C8			T_A_12	
8A	VREFB8A0	IO			DIFFIO_RX_T61n	DIFFOUT_T61n	G7	DQSn8T		T_CS#_1	T_CS#_1
8A	VREFB8A0	IO			DIFFIO_TX_T62n	DIFFOUT_T62n	B8	DQ8T		T_A_13	
8A	VREFB8A0	IO			DIFFIO_RX_T63p	DIFFOUT_T63p	H6	DQ8T		T_A_14	
8A	VREFB8A0	IO			DIFFIO_TX_T64p	DIFFOUT_T64p	E6	DQ8T		T_WE#	
8A	VREFB8A0	IO			DIFFIO_RX_T63n	DIFFOUT_T63n	G6	DQ8T		T_A_15	
8A	VREFB8A0	IO			DIFFIO_TX_T64n	DIFFOUT_T64n	F7			GND	GND
9A		MSELO		MSELO			L6				
9A		CONF_DONE		CONF_DONE			J6				
9A		MSEL1		MSEL1			K6				
9A		nSTATUS		nSTATUS			G5				
9A		nCE		nCE			H5				
9A		MSEL2		MSEL2			A2				
9A		MSEL3		MSEL3			E5				
9A		nCONFIG		nCONFIG			A4				
9A		MSEL4		MSEL4			C5				



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (Z)	HMC Pin Assignment for LPDDR2
		GND					F3				
		GND					M9				
		GND					V22				
		GND					L3				
		GND					N11				
		GND					W20				
		GND					F11				
		GND					C3				
		GND					Y8				
		GND					K14				
		GND					D1				
		GND					K8				
		GND					V2				
		GND					C7				
		GND					A5				
		GND					B2				
		GND					M14				
		GND					M4				
		GND					G9				
		GND					D2				
		GND					L5				
		GND					J5				
		GND					K1				
		GND					F1				
		GND					C22				
		GND					AB1				
		GND					L16				
		GND					C4				
		GND					H2				
		GND					H1				
		GND					J13				
		GND					AB2				
		GND					E4				
		GND					AB19				
		GND					D5				
		GND					J20				
		GND					V17				
		GND					A11				
		GND					U5				
		GND					G3				
		GND					H14				
		GND					T11				
		GND					M2				
		GND					J15				
		GND					D10				
		GND					J3				
		GND					L13				
		GND					F6				
		GND					H4				
		GND					U9				
		GND					N7				
		GND					U19				
		GND					N15				
		GND					K12				
		GND					AA11				
		GND					K2				
		GND					E3				
		GND					P10				
		GND					A21				
		GND					F2				
		GND					M1				
		GND					P1				
		GND					K10				
		GND					Y5				
		GND					D20				
		GND					B14				
		GND					Y2				
		GND					T2				
		GND					K4				
		GND					P4				
		GND					C17				



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (Z)	HMC Pin Assignment for LPDDR2
		GND					M12				
		GND					N22				
		GND					Y1				
		GND					N13				
		GND					W4				
		GND					AA3				
		GND					B1				
		GND					U14				
		GND					R3				
		GND					AA16				
		GND					T1				
		GND					AA4				
		GND					H3				
		GND					V1				
		GND					F21				
		GND					N5				
		GND					M19				
		GND					U3				
		GND					J11				
		GND					Y13				
		GND					E13				
		GND					P2				
		GND					N3				
		GND					R13				
		GND					L11				
		GND					W3				
		GND					F16				
		VCC					M13				
		VCC					K13				
		VCC					J10				
		VCC					M11				
		VCC					P13				
		VCC					H15				
		VCC					M15				
		VCC					N14				
		VCC					L12				
		VCC					J12				
		VCC					H13				
		VCC					L10				
		VCC					K9				
		VCC					P11				
		VCC					P15				
		VCC					N12				
		VCC					H11				
		VCC					J14				
		VCC					L14				
		VCC					K11				
		DNU					B3				
		DNU					B4				
		DNU					AB3				
		DNU					V11				
		DNU					D21				
		DNU					E10				
		VCCPGM					Y6				
		VCCPGM					U20				
		VCCPGM					B7				
		VCCBAT					A3				
		VCCIO3A					AA6				
		VCCIO3A					T6				
		VCCIO3B					R8				
		VCCIO3B					AB9				
		VCCIO3B					W10				
		VCCIO3B					V7				
		VCCIO4A					Y18				
		VCCIO4A					W15				
		VCCIO4A					T16				
		VCCIO4A					V12				
		VCCIO4A					AB14				
		VCCIO4A					AA21				
		VCCIO5A					T21				
		VCCIO5A					R18				



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (Z)	HMC Pin Assignment for LPDDR2
		VCCIO5B					G19				
		VCCIO5B					N17				
		VCCIO5B					P20				
		VCCIO5B					K18				
		VCCIO5B					L21				
		VCCIO5B					H22				
		VCCIO7A					H17				
		VCCIO7A					C12				
		VCCIO7A					D15				
		VCCIO7A					B19				
		VCCIO7A					A16				
		VCCIO7A					E18				
		VCCIO8A					E8				
		VCCIO8A					A6				
		VCCIO8A					H7				
		VCCIO8A					B9				
		VCCPD3A					V6				
		VCCPD3B4A					V14				
		VCCPD3B4A					V10				
		VCCPD3B4A					W9				
		VCCPD3B4A					V16				
		VCCPD5A					P17				
		VCCPD5B					N19				
		VCCPD5B					M18				
		VCCPD7A8A					E9				
		VCCPD7A8A					F13				
		VCCPD7A8A					F9				
		VCCPD7A8A					E15				
3A	VREFB3AN0	VREFB3AN0					W6				
3B	VREFB3BN0	VREFB3BN0					AB12				
4A	VREFB4AN0	VREFB4AN0					AA14				
5A	VREFB5AN0	VREFB5AN0					V21				
5B	VREFB5BN0	VREFB5BN0					K20				
7A	VREFB7AN0	VREFB7AN0					D16				
8A	VREFB8AN0	VREFB8AN0					B10				
		NC					C2				
		NC					C1				
		NC					D4				
		NC					D3				
		VCCH_GXBL					T3				
		VCCH_GXBL					M3				
		VCCL_GXBL					P3				
		VCCL_GXBL					K3				
		RREF_TL					A1				
		VCCA_FPLL					T4				
		VCCA_FPLL					F4				
		VCCA_FPLL					U18				
		VCCA_FPLL					E19				
		VCC_AUX					D19				
		VCC_AUX					AA12				
		VCC_AUX					W19				
		VCC_AUX					D6				
		VCC_AUX					D12				
		VCC_AUX					AB5				
		VCCE_GXBL					N4				
		VCCE_GXBL					L4				
		VCCE_GXBL					J4				
		VCCE_GXBL					K5				

Notes:
 (1) For more information about pin definition and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).
 (2) RESET pin is only applicable for DDR3 device.



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2), (3)	HMC Pin Assignment for LPDDR2 (3)
GXB L1		REFCLK1Ln					F5				
GXB L1		REFCLK1Lp					G4				
GXB L1		GXB_TX_L5n					D3				
GXB L1		GXB_TX_L5p					D4				
GXB L1		GXB_RX_L5p,GXB_REFCLK_L5p					C2				
GXB L1		GXB_RX_L5n,GXB_REFCLK_L5n					C1				
GXB L1		GXB_TX_L4n					E1				
GXB L1		GXB_TX_L4p					E2				
GXB L1		GXB_RX_L4p,GXB_REFCLK_L4p					G2				
GXB L1		GXB_RX_L4n,GXB_REFCLK_L4n					G1				
GXB L1		GXB_TX_L3n					J1				
GXB L1		GXB_TX_L3p					J2				
GXB L1		GXB_RX_L3p,GXB_REFCLK_L3p					L2				
GXB L1		GXB_RX_L3n,GXB_REFCLK_L3n					L1				
GXB L0		GXB_TX_L2n					N1				
GXB L0		GXB_TX_L2p					N2				
GXB L0		GXB_RX_L2p,GXB_REFCLK_L2p					R2				
GXB L0		GXB_RX_L2n,GXB_REFCLK_L2n					R1				
GXB L0		GXB_TX_L1n					U1				
GXB L0		GXB_TX_L1p					U2				
GXB L0		GXB_RX_L1p,GXB_REFCLK_L1p					W2				
GXB L0		GXB_RX_L1n,GXB_REFCLK_L1n					W1				
GXB L0		GXB_TX_L0n					Y3				
GXB L0		GXB_TX_L0p					Y4				
GXB L0		GXB_RX_L0p,GXB_REFCLK_L0p					AA2				
GXB L0		GXB_RX_L0n,GXB_REFCLK_L0n					AA1				
GXB L0		REFCLK0Lp					V4				
GXB L0		REFCLK0Ln					U4				
3A		TDO		TDO			M5				
3A		nCSO		DATA4			R4				
3A		TMS		TMS			P5				
3A		AS_DATA3		DATA3			T4				
3A		TCK		TCK			V5				
3A		AS_DATA2		DATA2			AA5				
3A		TDI		TDI			W5				
3A		AS_DATA1		DATA1			AB3				
3A		DCLK		DCLK			V3				
3A		AS_DATA0,ASDO		DATA0			AB4				
3A	VREFB3AN0	IO		DATA6	DIFFIO_RX_B1n	DIFFFOUT_B1n	R6	DQ1B			
3A	VREFB3AN0	IO		DATA5	DIFFIO_TX_B2n	DIFFFOUT_B2n	U7				
3A	VREFB3AN0	IO		DATA8	DIFFIO_RX_B1p	DIFFFOUT_B1p	R5	DQ1B			
3A	VREFB3AN0	IO		DATA7	DIFFIO_TX_B2p	DIFFFOUT_B2p	U8	DQ1B			
3A	VREFB3AN0	IO		DATA10	DIFFIO_RX_B3n	DIFFFOUT_B3n	P6	DQS1B			
3A	VREFB3AN0	IO		DATA9	DIFFIO_TX_B4n	DIFFFOUT_B4n	W8	DQ1B			
3A	VREFB3AN0	IO		DATA12	DIFFIO_RX_B3p	DIFFFOUT_B3p	N6	DQS1B			
3A	VREFB3AN0	IO		DATA11	DIFFIO_TX_B4p	DIFFFOUT_B4p	W9				
3A	VREFB3AN0	IO		DATA14	DIFFIO_RX_B5n	DIFFFOUT_B5n	T7	DQ1B			
3A	VREFB3AN0	IO		DATA13	DIFFIO_TX_B6n	DIFFFOUT_B6n	U6	DQ1B			
3A	VREFB3AN0	IO		CLKUSR	DIFFIO_RX_B5p	DIFFFOUT_B5p	T8	DQ1B			
3A	VREFB3AN0	IO		DATA15	DIFFIO_TX_B6p	DIFFFOUT_B6p	V6	DQ1B			
3A	VREFB3AN0	IO		PR_DONE	DIFFIO_RX_B7n	DIFFFOUT_B7n	M6				
3A	VREFB3AN0	IO		PR_READY	DIFFIO_TX_B8n	DIFFFOUT_B8n	R7	DQ1B			
3A	VREFB3AN0	IO		PR_ERROR	DIFFIO_RX_B7p	DIFFFOUT_B7p	M7				
3A	VREFB3AN0	IO			DIFFIO_TX_B8p	DIFFFOUT_B8p	P7	DQ1B			
3B	VREFB3BN0	IO			DIFFIO_TX_B33n	DIFFFOUT_B33n	AB6			GND	GND
3B	VREFB3BN0	IO			DIFFIO_RX_B34n	DIFFFOUT_B34n	V9	DQ2B		B_A_15	
3B	VREFB3BN0	IO			DIFFIO_TX_B33p	DIFFFOUT_B33p	AB5	DQ2B		B_WE#	
3B	VREFB3BN0	IO			DIFFIO_RX_B34p	DIFFFOUT_B34p	V10	DQ2B		B_A_14	
3B	VREFB3BN0	IO			DIFFIO_RX_B35n	DIFFFOUT_B35n	P8	DQS2B		B_CS#_1	B_CS#_1
3B	VREFB3BN0	IO			DIFFIO_TX_B36n	DIFFFOUT_B36n	AA7	DQ2B		B_A_13	
3B	VREFB3BN0	IO			DIFFIO_RX_B35p	DIFFFOUT_B35p	N8	DQS2B		B_CS#_0	B_CS#_0
3B	VREFB3BN0	IO			DIFFIO_TX_B36p	DIFFFOUT_B36p	AB7			B_A_12	
3B	VREFB3BN0	IO			DIFFIO_TX_B37n	DIFFFOUT_B37n	AA8	DQ2B		B_A_11	
3B	VREFB3BN0	IO			DIFFIO_RX_B38n	DIFFFOUT_B38n	T9	DQ2B		B_A_9	B_CA_9
3B	VREFB3BN0	IO			DIFFIO_TX_B37p	DIFFFOUT_B37p	AB8	DQ2B		B_A_10	
3B	VREFB3BN0	IO			DIFFIO_RX_B38p	DIFFFOUT_B38p	U10	DQ2B		B_A_8	B_CA_8
3B	VREFB3BN0	IO	CLK0n,FPLL_BL_FBn		DIFFIO_RX_B39n	DIFFFOUT_B39n	M8				
3B	VREFB3BN0	IO			DIFFIO_TX_B40n	DIFFFOUT_B40n	AA10	DQ2B		B_RAS#	
3B	VREFB3BN0	IO	CLK0p,FPLL_BL_FBp		DIFFIO_RX_B39p	DIFFFOUT_B39p	M9				
3B	VREFB3BN0	IO			DIFFIO_TX_B40p	DIFFFOUT_B40p	AA9	DQ2B		B_CAS#	
3B	VREFB3BN0	IO			DIFFIO_TX_B41n	DIFFFOUT_B41n	Y10			GND	GND



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2), (3)	HMC Pin Assignment for LPDDR2 (3)
5A	VREFB5A0	IO		DEV OE	DIFFIO_TX_R5p	DIFFOUT_R5p	R21				
5A	VREFB5A0	IO			DIFFIO_RX_R6p	DIFFOUT_R6p	R16	DQS1R			
5A	VREFB5A0	IO		DEV CLRn	DIFFIO_TX_R5n	DIFFOUT_R5n	P22	DQ1R			
5A	VREFB5A0	IO		nPERSTL1	DIFFIO_RX_R6n	DIFFOUT_R6n	R17	DQSn1R			
5A	VREFB5A0	IO			DIFFIO_TX_R7p	DIFFOUT_R7p	P19	DQ1R			
5A	VREFB5A0	IO			DIFFIO_RX_R8p	DIFFOUT_R8p	P16	DQ1R			
5A	VREFB5A0	IO			DIFFIO_TX_R7n	DIFFOUT_R7n	P18				
5A	VREFB5A0	IO			DIFFIO_RX_R8n	DIFFOUT_R8n	P17	DQ1R			
5B	VREFB5B0	IO	CLK6p		DIFFIO_RX_R41p	DIFFOUT_R41p	N16				
5B	VREFB5B0	IO			DIFFIO_TX_R42p	DIFFOUT_R42p	N20	DQ2R			
5B	VREFB5B0	IO	CLK6n		DIFFIO_RX_R41n	DIFFOUT_R41n	M16				
5B	VREFB5B0	IO			DIFFIO_TX_R42n	DIFFOUT_R42n	N21	DQ2R			
5B	VREFB5B0	IO			DIFFIO_RX_R43p	DIFFOUT_R43p	N19	DQ2R			
5B	VREFB5B0	IO	FPLL_BR_CLKOUT0,FPLL_BR_CLKOUTp,FPLL_BR_FB		DIFFIO_TX_R44p	DIFFOUT_R44p	M22	DQ2R			
5B	VREFB5B0	IO			DIFFIO_RX_R43n	DIFFOUT_R43n	M18	DQ2R			
5B	VREFB5B0	IO	FPLL_BR_CLKOUT1,FPLL_BR_CLKOUTn		DIFFIO_TX_R44n	DIFFOUT_R44n	L22	DQ2R			
5B	VREFB5B0	IO			DIFFIO_RX_R45p	DIFFOUT_R45p	K17	DQS2R			
5B	VREFB5B0	IO			DIFFIO_TX_R46p	DIFFOUT_R46p	M20				
5B	VREFB5B0	IO			DIFFIO_RX_R45n	DIFFOUT_R45n	L17	DQSn2R			
5B	VREFB5B0	IO			DIFFIO_TX_R46n	DIFFOUT_R46n	M21	DQ2R			
5B	VREFB5B0	IO			DIFFIO_RX_R47p	DIFFOUT_R47p	L19	DQ2R			
5B	VREFB5B0	IO			DIFFIO_TX_R48p	DIFFOUT_R48p	K21	DQ2R			
5B	VREFB5B0	IO			DIFFIO_RX_R47n	DIFFOUT_R47n	L18	DQ2R			
5B	VREFB5B0	IO			DIFFIO_TX_R48n	DIFFOUT_R48n	K22				
7A		GND					F17				
7A	VREFB7A0	IO			DIFFIO_RX_T9p	DIFFOUT_T9p	H21			GND	GND
7A	VREFB7A0	IO			DIFFIO_TX_T10p	DIFFOUT_T10p	E21	DQ1T		T_DM_4	T_DM_4
7A	VREFB7A0	IO			DIFFIO_RX_T9n	DIFFOUT_T9n	G21			GND	GND
7A	VREFB7A0	IO			DIFFIO_TX_T10n	DIFFOUT_T10n	D21	DQ1T		T_DQ_39	T_DQ_39
7A	VREFB7A0	IO			DIFFIO_RX_T11p	DIFFOUT_T11p	E19	DQ1T		T_DQ_37	T_DQ_37
7A	VREFB7A0	IO			DIFFIO_TX_T12p	DIFFOUT_T12p	C20	DQ1T		T_DQ_38	T_DQ_38
7A	VREFB7A0	IO			DIFFIO_RX_T11n	DIFFOUT_T11n	D19	DQ1T		T_DQ_36	T_DQ_36
7A	VREFB7A0	IO			DIFFIO_TX_T12n	DIFFOUT_T12n	B20	DQ1T		GND	GND
7A	VREFB7A0	IO			DIFFIO_RX_T13p	DIFFOUT_T13p	J21	DQS1T		T_DQS_4	T_DQS_4
7A	VREFB7A0	IO			DIFFIO_TX_T14p	DIFFOUT_T14p	B18			GND	GND
7A	VREFB7A0	IO			DIFFIO_RX_T13n	DIFFOUT_T13n	J22	DQSn1T		T_DQS#_4	T_DQS#_4
7A	VREFB7A0	IO			DIFFIO_TX_T14n	DIFFOUT_T14n	B17	DQ1T		T_DQ_35	T_DQ_35
7A	VREFB7A0	IO			DIFFIO_RX_T15p	DIFFOUT_T15p	C21	DQ1T		T_DQ_33	T_DQ_33
7A	VREFB7A0	IO			DIFFIO_TX_T16p	DIFFOUT_T16p	G22	DQ1T		T_DQ_34	T_DQ_34
7A	VREFB7A0	IO			DIFFIO_RX_T15n	DIFFOUT_T15n	B21	DQ1T		T_DQ_32	T_DQ_32
7A	VREFB7A0	IO			DIFFIO_TX_T16n	DIFFOUT_T16n	F22			GND	GND
7A	VREFB7A0	IO			DIFFIO_RX_T25p	DIFFOUT_T25p	K20			GND	GND
7A	VREFB7A0	IO			DIFFIO_TX_T26p	DIFFOUT_T26p	B16	DQ2T	DQ1T	T_DM_2	T_DM_2
7A	VREFB7A0	IO			DIFFIO_RX_T25n	DIFFOUT_T25n	K19			GND	GND
7A	VREFB7A0	IO			DIFFIO_TX_T26n	DIFFOUT_T26n	C16	DQ2T	DQ1T	T_DQ_23	T_DQ_23
7A	VREFB7A0	IO			DIFFIO_RX_T27p	DIFFOUT_T27p	D17	DQ2T	DQ1T	T_DQ_21	T_DQ_21
7A	VREFB7A0	IO			DIFFIO_TX_T28p	DIFFOUT_T28p	G17	DQ2T	DQ1T	T_DQ_22	T_DQ_22
7A	VREFB7A0	IO			DIFFIO_RX_T27n	DIFFOUT_T27n	E16	DQ2T	DQ1T	T_DQ_20	T_DQ_20
7A	VREFB7A0	IO			DIFFIO_TX_T28n	DIFFOUT_T28n	G16	DQ2T	DQ1T	GND	GND
7A	VREFB7A0	IO			DIFFIO_RX_T29p	DIFFOUT_T29p	G18	DQS2T	DQS1T	T_DQS_2	T_DQS_2
7A	VREFB7A0	IO			DIFFIO_TX_T30p	DIFFOUT_T30p	J19			T_RESET#	T_RESET#
7A	VREFB7A0	IO			DIFFIO_RX_T29n	DIFFOUT_T29n	H18	DQSn2T	DQSn1T	T_DQS#_2	T_DQS#_2
7A	VREFB7A0	IO			DIFFIO_TX_T30n	DIFFOUT_T30n	J18	DQ2T	DQ1T	T_DQ_19	T_DQ_19
7A	VREFB7A0	IO			DIFFIO_RX_T31p	DIFFOUT_T31p	E15	DQ2T	DQ1T	T_DQ_17	T_DQ_17
7A	VREFB7A0	IO			DIFFIO_TX_T32p	DIFFOUT_T32p	A15	DQ2T	DQ1T	T_DQ_18	T_DQ_18
7A	VREFB7A0	IO			DIFFIO_RX_T31n	DIFFOUT_T31n	F15	DQ2T	DQ1T	T_DQ_16	T_DQ_16
7A	VREFB7A0	IO			DIFFIO_TX_T32n	DIFFOUT_T32n	A14			GND	GND
7A	VREFB7A0	IO	CLK11p		DIFFIO_RX_T33p	DIFFOUT_T33p	H16				
7A	VREFB7A0	IO			DIFFIO_TX_T34p	DIFFOUT_T34p	J17	DQ3T	DQ1T	T_DM_1	T_DM_1
7A	VREFB7A0	IO	CLK11n		DIFFIO_RX_T33n	DIFFOUT_T33n	H15				
7A	VREFB7A0	IO			DIFFIO_TX_T34n	DIFFOUT_T34n	K16	DQ3T	DQ1T	T_DQ_15	T_DQ_15
7A	VREFB7A0	IO			DIFFIO_RX_T35p	DIFFOUT_T35p	C15	DQ3T	DQ1T	T_DQ_13	T_DQ_13
7A	VREFB7A0	IO			DIFFIO_TX_T36p	DIFFOUT_T36p	G15	DQ3T	DQ1T	T_DQ_14	T_DQ_14
7A	VREFB7A0	IO			DIFFIO_RX_T35n	DIFFOUT_T35n	B15	DQ3T	DQ1T	T_DQ_12	T_DQ_12
7A	VREFB7A0	IO			DIFFIO_TX_T36n	DIFFOUT_T36n	F14	DQ3T	DQ1T	T_CKE_0	T_CKE_0
7A	VREFB7A0	IO			DIFFIO_RX_T37p	DIFFOUT_T37p	H14	DQS3T	DQ1T	T_DQS_1	T_DQS_1
7A	VREFB7A0	IO			DIFFIO_TX_T38p	DIFFOUT_T38p	B13			T_CKE_1	T_CKE_1
7A	VREFB7A0	IO			DIFFIO_RX_T37n	DIFFOUT_T37n	J13	DQSn3T	DQ1T	T_DQS#_1	T_DQS#_1
7A	VREFB7A0	IO			DIFFIO_TX_T38n	DIFFOUT_T38n	A13	DQ3T	DQ1T	T_DQ_11	T_DQ_11
7A	VREFB7A0	IO			DIFFIO_RX_T39p	DIFFOUT_T39p	E14	DQ3T	DQ1T	T_DQ_9	T_DQ_9
7A	VREFB7A0	IO			DIFFIO_TX_T40p	DIFFOUT_T40p	J11	DQ3T	DQ1T	T_DQ_10	T_DQ_10



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2), (3)	HMC Pin Assignment for LPDDR2 (3)
7A	VREFB7A0	IO			DIFFIO_RX_T39n	DIFFOUT_T39n	F13	DQ3T	DQ1T	T_DQ_8	T_DQ_8
7A	VREFB7A0	IO			DIFFIO_TX_T40n	DIFFOUT_T40n	H10			GND	GND
7A	VREFB7A0	IO	CLK10p		DIFFIO_RX_T41p	DIFFOUT_T41p	H13				
7A	VREFB7A0	IO			DIFFIO_TX_T42p	DIFFOUT_T42p	G11	DQ4T		T_DM_0	T_DM_0
7A	VREFB7A0	IO	CLK10n		DIFFIO_RX_T41n	DIFFOUT_T41n	G13				
7A	VREFB7A0	IO			DIFFIO_TX_T42n	DIFFOUT_T42n	F12	DQ4T		T_DQ_7	T_DQ_7
7A	VREFB7A0	IO			DIFFIO_RX_T43p	DIFFOUT_T43p	D13	DQ4T		T_DQ_5	T_DQ_5
7A	VREFB7A0	IO			DIFFIO_TX_T44p	DIFFOUT_T44p	B12	DQ4T		T_DQ_6	T_DQ_6
7A	VREFB7A0	IO			DIFFIO_RX_T43n	DIFFOUT_T43n	C13	DQ4T		T_DQ_4	T_DQ_4
7A	VREFB7A0	IO			DIFFIO_TX_T44n	DIFFOUT_T44n	A12	DQ4T		T_ODT_1	T_ODT_1
7A	VREFB7A0	IO			DIFFIO_RX_T45p	DIFFOUT_T45p	H11	DQS4T		T_DQS_0	T_DQS_0
7A	VREFB7A0	IO			DIFFIO_TX_T46p	DIFFOUT_T46p	L8			T_ODT_0	T_ODT_0
7A	VREFB7A0	IO			DIFFIO_RX_T45n	DIFFOUT_T45n	G12	DQS4T		T_DQS#_0	T_DQS#_0
7A	VREFB7A0	IO			DIFFIO_TX_T46n	DIFFOUT_T46n	K9	DQ4T		T_DQ_3	T_DQ_3
7A	VREFB7A0	IO			DIFFIO_RX_T47p	DIFFOUT_T47p	D12	DQ4T		T_DQ_1	T_DQ_1
7A	VREFB7A0	IO			DIFFIO_TX_T48p	DIFFOUT_T48p	C11	DQ4T		T_DQ_2	T_DQ_2
7A	VREFB7A0	IO			DIFFIO_RX_T47n	DIFFOUT_T47n	E12	DQ4T		T_DQ_0	T_DQ_0
7A	VREFB7A0	IO	RZQ_2		DIFFIO_TX_T48n	DIFFOUT_T48n	B11				
8A	VREFB8A0	IO	CLK9p		DIFFIO_RX_T49p	DIFFOUT_T49p	G10				
8A	VREFB8A0	IO			DIFFIO_TX_T50p	DIFFOUT_T50p	L7	DQ5T		T_A_0	T_CA_0
8A	VREFB8A0	IO	CLK9n		DIFFIO_RX_T49n	DIFFOUT_T49n	F10				
8A	VREFB8A0	IO			DIFFIO_TX_T50n	DIFFOUT_T50n	K7	DQ5T		T_A_1	T_CA_1
8A	VREFB8A0	IO			DIFFIO_RX_T51p	DIFFOUT_T51p	J7	DQ5T		T_A_4	T_CA_4
8A	VREFB8A0	IO	FPLL_TL_CLKOUT0,FPLL_TL_CLKOUTp,FPLL_TL_FB		DIFFIO_TX_T52p	DIFFOUT_T52p	H8	DQ5T		T_A_2	T_CA_2
8A	VREFB8A0	IO			DIFFIO_RX_T51n	DIFFOUT_T51n	J8	DQ5T		T_A_5	T_CA_5
8A	VREFB8A0	IO	FPLL_TL_CLKOUT1,FPLL_TL_CLKOUTn		DIFFIO_TX_T52n	DIFFOUT_T52n	G8	DQ5T		T_A_3	T_CA_3
8A	VREFB8A0	IO			DIFFIO_RX_T53p	DIFFOUT_T53p	J9	DQS5T		T_CK	T_CK
8A	VREFB8A0	IO			DIFFIO_TX_T54p	DIFFOUT_T54p	A10			T_A_6	T_CA_6
8A	VREFB8A0	IO			DIFFIO_RX_T53n	DIFFOUT_T53n	H9	DQS5T		T_CK#	T_CK#
8A	VREFB8A0	IO			DIFFIO_TX_T54n	DIFFOUT_T54n	A9	DQ5T		T_A_7	T_CA_7
8A	VREFB8A0	IO			DIFFIO_RX_T55p	DIFFOUT_T55p	B10	DQ5T		T_BA_1	
8A	VREFB8A0	IO			DIFFIO_TX_T56p	DIFFOUT_T56p	A5	DQ5T		T_BA_0	
8A	VREFB8A0	IO			DIFFIO_RX_T55n	DIFFOUT_T55n	C9	DQ5T		T_BA_2	
8A	VREFB8A0	IO			DIFFIO_TX_T56n	DIFFOUT_T56n	B5			GND	GND
8A	VREFB8A0	IO	CLK8p,FPLL_TL_FBp		DIFFIO_RX_T57p	DIFFOUT_T57p	E10				
8A	VREFB8A0	IO			DIFFIO_TX_T58p	DIFFOUT_T58p	B6	DQ6T		T_CAS#	
8A	VREFB8A0	IO	CLK8n,FPLL_TL_FBn		DIFFIO_RX_T57n	DIFFOUT_T57n	F9				
8A	VREFB8A0	IO			DIFFIO_TX_T58n	DIFFOUT_T58n	B7	DQ6T		T_RAS#	
8A	VREFB8A0	IO			DIFFIO_RX_T59p	DIFFOUT_T59p	A8	DQ6T		T_A_8	T_CA_8
8A	VREFB8A0	IO			DIFFIO_TX_T60p	DIFFOUT_T60p	C6	DQ6T		T_A_10	
8A	VREFB8A0	IO			DIFFIO_RX_T59n	DIFFOUT_T59n	A7	DQ6T		T_A_9	T_CA_9
8A	VREFB8A0	IO			DIFFIO_TX_T60n	DIFFOUT_T60n	D6	DQ6T		T_A_11	
8A	VREFB8A0	IO			DIFFIO_RX_T61p	DIFFOUT_T61p	E9	DQS6T		T_CS#_0	T_CS#_0
8A	VREFB8A0	IO			DIFFIO_TX_T62p	DIFFOUT_T62p	D7			T_A_12	
8A	VREFB8A0	IO			DIFFIO_RX_T61n	DIFFOUT_T61n	D9	DQS6T		T_CS#_1	T_CS#_1
8A	VREFB8A0	IO			DIFFIO_TX_T62n	DIFFOUT_T62n	C8	DQ6T		T_A_13	
8A	VREFB8A0	IO			DIFFIO_RX_T63p	DIFFOUT_T63p	G6	DQ6T		T_A_14	
8A	VREFB8A0	IO			DIFFIO_TX_T64p	DIFFOUT_T64p	F7	DQ6T		T_WE#	
8A	VREFB8A0	IO			DIFFIO_RX_T63n	DIFFOUT_T63n	H6	DQ6T		T_A_15	
8A	VREFB8A0	IO			DIFFIO_TX_T64n	DIFFOUT_T64n	E7			GND	GND
9A		MSEL0		MSEL0			L6				
9A		CONF_DONE		CONF_DONE			K6				
9A		MSEL1		MSEL1			J6				
9A		nSTATUS		nSTATUS			H5				
9A		nCE		nCE			G5				
9A		MSEL2		MSEL2			A2				
9A		MSEL3		MSEL3			E5				
9A		nCONFIG		nCONFIG			A4				
9A		MSEL4		MSEL4			F3				
9A		GND					C5				
		GND					J20				
		GND					L21				
		GND					N22				
		GND					T21				
		GND					Y18				
		GND					AB14				
		GND					V12				
		GND					AA6				
		GND					V7				
		GND					U5				
		GND					AA4				



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2), (3)	HMC Pin Assignment for LPDDR2 (3)
		GND					Y5				
		GND					U3				
		GND					R3				
		GND					P4				
		GND					P2				
		GND					N5				
		GND					L3				
		GND					M4				
		GND					L5				
		GND					K2				
		GND					J5				
		GND					K4				
		GND					H2				
		GND					H3				
		GND					J5				
		GND					G3				
		GND					H4				
		GND					F2				
		GND					B1				
		GND					E3				
		GND					AB19				
		GND					AB9				
		GND					AB2				
		GND					AB1				
		GND					AA11				
		GND					AA3				
		GND					Y2				
		GND					Y1				
		GND					W4				
		GND					W3				
		GND					V22				
		GND					V17				
		GND					V2				
		GND					V1				
		GND					U9				
		GND					T16				
		GND					T2				
		GND					T1				
		GND					R13				
		GND					P10				
		GND					P1				
		GND					N17				
		GND					N15				
		GND					N13				
		GND					N11				
		GND					N7				
		GND					N3				
		GND					M14				
		GND					M12				
		GND					M10				
		GND					M2				
		GND					M1				
		GND					L15				
		GND					L13				
		GND					L11				
		GND					K14				
		GND					K12				
		GND					K10				
		GND					K8				
		GND					K1				
		GND					J15				
		GND					H22				
		GND					H12				
		GND					H7				
		GND					H1				
		GND					G19				
		GND					G9				
		GND					F16				
		GND					F6				
		GND					F1				
		GND					E13				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2), (3)	HMC Pin Assignment for LPDDR2 (3)
		GND					E4				
		GND					D20				
		GND					D10				
		GND					D5				
		GND					D2				
		GND					D1				
		GND					C17				
		GND					C4				
		GND					C3				
		GND					B14				
		GND					B9				
		GND					B2				
		GND					A21				
		GND					A11				
		VCC					P15				
		VCC					P13				
		VCC					P11				
		VCC					N14				
		VCC					N12				
		VCC					N10				
		VCC					M15				
		VCC					M13				
		VCC					M11				
		VCC					L16				
		VCC					L14				
		VCC					L12				
		VCC					L10				
		VCC					K15				
		VCC					K13				
		VCC					K11				
		VCC					J16				
		VCC					J14				
		VCC					J12				
		VCC					J10				
		DNU					B3				
		DNU					B4				
		DNU					Y6				
		DNU					V11				
		DNU					E17				
		DNU					L9				
		VCCPGM					V8				
		VCCPGM					R19				
		VCCPGM					F8				
		VCCBAT					A3				
		VCCIO3A					T6				
		VCCIO3A					Y8				
		VCCIO3B					R8				
		VCCIO3B					Y13				
		VCCIO3B					W10				
		VCCIO3B					T11				
		VCCIO4A					U19				
		VCCIO4A					AA21				
		VCCIO4A					AA16				
		VCCIO4A					W20				
		VCCIO4A					W15				
		VCCIO4A					U14				
		VCCIO5A					P20				
		VCCIO5A					R18				
		VCCIO5B					M19				
		VCCIO5B					K18				
		VCCIO7A					B19				
		VCCIO7A					H17				
		VCCIO7A					G14				
		VCCIO7A					F21				
		VCCIO7A					F11				
		VCCIO7A					E18				
		VCCIO7A					D15				
		VCCIO7A					C22				
		VCCIO7A					C12				
		VCCIO7A					A16				
		VCCIO8A					A6				



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2), (3)	HMC Pin Assignment for LPDDR2 (3)
		VCCIO8A					G7				
		VCCIO8A					E8				
		VCCIO8A					C7				
		VCCPD3A					W6				
		VCCPD3B4A					W12				
		VCCPD3B4A					W17				
		VCCPD3B4A					W14				
		VCCPD3B4A					W11				
		VCCPD5A					P21				
		VCCPD5B					M17				
		VCCPD5B					N18				
		VCCPD7A8A					D8				
		VCCPD7A8A					E11				
		VCCPD7A8A					D16				
		VCCPD7A8A					D14				
		VCCPD7A8A					C10				
3A	VREFB3AN0	VREFB3AN0					Y7				
3B	VREFB3BN0	VREFB3BN0					Y12				
4A	VREFB4AN0	VREFB4AN0					AB16				
5A	VREFB5AN0	VREFB5AN0					R20				
5B	VREFB5BN0	VREFB5BN0					L20				
7A	VREFB7AN0	VREFB7AN0					C14				
8A	VREFB8AN0	VREFB8AN0					B8				
		NC					H20				
		NC					G20				
		NC					F20				
		NC					F19				
		NC					F18				
		NC					E22				
		NC					E20				
		NC					D22				
		NC					C19				
		NC					C18				
		NC					B22				
		NC					A22				
		NC					A20				
		NC					A19				
		NC					A18				
		NC					A17				
		VCCH_GXBL					M3				
		VCCH_GXBL					T3				
		VCCL_GXBL					K3				
		VCCL_GXBL					P3				
		RREF_TL					A1				
		VCCA_FPLL					T5				
		VCCA_FPLL					F4				
		VCCA_FPLL					U18				
		VCCA_FPLL					H19				
		VCC_AUX					E6				
		VCC_AUX					D11				
		VCC_AUX					W18				
		VCC_AUX					W13				
		VCC_AUX					W7				
		VCC_AUX					D18				
		VCCE_GXBL					J4				
		VCCE_GXBL					N4				
		VCCE_GXBL					L4				
		VCCE_GXBL					K5				

Notes:
 (1) For more information about pin definition and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).
 (2) RESET pin is only applicable for DDR3 device.
 (3) This package supports only a 24-bit HMC using T_DQ_[0..23] pins. The T_DQ_[32..39] pins cannot be used for HMC.



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
GXB_L2		GXB_TX_L8n					C3				
GXB_L2		GXB_TX_L8p					C4				
GXB_L2		GXB_RX_L8p,GXB_REFCLK_L8p					D2				
GXB_L2		GXB_RX_L8n,GXB_REFCLK_L8n					D1				
GXB_L2		GXB_TX_L7n					E3				
GXB_L2		GXB_TX_L7p					E4				
GXB_L2		GXB_RX_L7p,GXB_REFCLK_L7p					F2				
GXB_L2		GXB_RX_L7n,GXB_REFCLK_L7n					F1				
GXB_L2		GXB_TX_L6n					G3				
GXB_L2		GXB_TX_L6p					G4				
GXB_L2		GXB_RX_L6p,GXB_REFCLK_L6p					H2				
GXB_L2		GXB_RX_L6n,GXB_REFCLK_L6n					H1				
GXB_L2		REFCLK2Lp					M6				
GXB_L2		REFCLK2Ln					L5				
GXB_L1		REFCLK1Ln					P6				
GXB_L1		REFCLK1Lp					N7				
GXB_L1		GXB_TX_L5n					K1				
GXB_L1		GXB_TX_L5p					K2				
GXB_L1		GXB_RX_L5p,GXB_REFCLK_L5p					M2				
GXB_L1		GXB_RX_L5n,GXB_REFCLK_L5n					M1				
GXB_L1		GXB_TX_L4n					P1				
GXB_L1		GXB_TX_L4p					P2				
GXB_L1		GXB_RX_L4p,GXB_REFCLK_L4p					T2				
GXB_L1		GXB_RX_L4n,GXB_REFCLK_L4n					T1				
GXB_L1		GXB_TX_L3n					W3				
GXB_L1		GXB_TX_L3p					W4				
GXB_L1		GXB_RX_L3p,GXB_REFCLK_L3p					V2				
GXB_L1		GXB_RX_L3n,GXB_REFCLK_L3n					V1				
GXB_L0		GXB_TX_L2n					AA3				
GXB_L0		GXB_TX_L2p					AA4				
GXB_L0		GXB_RX_L2p,GXB_REFCLK_L2p					Y2				
GXB_L0		GXB_RX_L2n,GXB_REFCLK_L2n					Y1				
GXB_L0		GXB_TX_L1n					AC3				
GXB_L0		GXB_TX_L1p					AC4				
GXB_L0		GXB_RX_L1p,GXB_REFCLK_L1p					AB2				
GXB_L0		GXB_RX_L1n,GXB_REFCLK_L1n					AB1				
GXB_L0		GXB_TX_L0n					AE3				
GXB_L0		GXB_TX_L0p					AE4				
GXB_L0		GXB_RX_L0p,GXB_REFCLK_L0p					AD2				
GXB_L0		GXB_RX_L0n,GXB_REFCLK_L0n					AD1				
GXB_L0		REFCLK0Lp					V6				
GXB_L0		REFCLK0Ln					W6				
3A		TDO		TDO			V7				
3A		nCS0		DATA4			Y6				
3A		TMS		TMS			R6				
3A		AS_DATA3		DATA3			U6				
3A		TCK		TCK			Y5				
3A		AS_DATA2		DATA2			AB5				
3A		TDI		TDI			T6				
3A		AS_DATA1		DATA1			AD5				
3A		DCLK		DCLK			N8				
3A		AS_DATA0,ASDO		DATA0			AF5				
3A	VREFB3AN0	IO		DATA6	DIFFIO RX B1n	DIFFOUT B1n	T7	DQ1B			
3A	VREFB3AN0	IO		DATA5	DIFFIO TX B2n	DIFFOUT B2n	U7				
3A	VREFB3AN0	IO		DATA8	DIFFIO RX B1p	DIFFOUT B1p	T8	DQ1B			
3A	VREFB3AN0	IO		DATA7	DIFFIO TX B2p	DIFFOUT B2p	V8	DQ1B			
3A	VREFB3AN0	IO		DATA10	DIFFIO RX B3p	DIFFOUT B3p	W8	DQS1B			
3A	VREFB3AN0	IO		DATA9	DIFFIO TX B4n	DIFFOUT B4n	AB6	DQ1B			
3A	VREFB3AN0	IO		DATA12	DIFFIO RX B3p	DIFFOUT B3p	Y9	DQS1B			
3A	VREFB3AN0	IO		DATA11	DIFFIO TX B4p	DIFFOUT B4p	AA6				
3A	VREFB3AN0	IO		DATA14	DIFFIO RX B5n	DIFFOUT B5n	R10	DQ1B			
3A	VREFB3AN0	IO		DATA13	DIFFIO TX B6n	DIFFOUT B6n	AA7	DQ1B			
3A	VREFB3AN0	IO		CLKUSR	DIFFIO RX B5p	DIFFOUT B5p	R9	DQ1B			
3A	VREFB3AN0	IO		DATA15	DIFFIO TX B6p	DIFFOUT B6p	Y8	DQ1B			
3A	VREFB3AN0	IO		PR_DONE	DIFFIO RX B7n	DIFFOUT B7n	R8				
3A	VREFB3AN0	IO		PR_READY	DIFFIO TX B8n	DIFFOUT B8n	AD6	DQ1B			
3A	VREFB3AN0	IO		PR_ERROR	DIFFIO RX B7p	DIFFOUT B7p	P8				
3A	VREFB3AN0	IO			DIFFIO TX B8p	DIFFOUT B8p	AD7	DQ1B			
3B	VREFB3BN0	IO			DIFFIO TX B33n	DIFFOUT B33n	U9			GND	GND
3B	VREFB3BN0	IO			DIFFIO RX B34n	DIFFOUT B34n	Y11	DQ2B		B A 15	
3B	VREFB3BN0	IO			DIFFIO TX B33p	DIFFOUT B33p	T9	DQ2B		B WE#	
3B	VREFB3BN0	IO			DIFFIO RX B34p	DIFFOUT B34p	W11	DQ2B		B A 14	
3B	VREFB3BN0	IO			DIFFIO RX B35n	DIFFOUT B35n	T11	DQS2B		B CS# 1	B CS# 1
3B	VREFB3BN0	IO			DIFFIO TX B36n	DIFFOUT B36n	AC10	DQ2B		B A 13	
3B	VREFB3BN0	IO			DIFFIO RX B35p	DIFFOUT B35p	R11	DQS2B		B CS# 0	B CS# 0
3B	VREFB3BN0	IO			DIFFIO TX B36p	DIFFOUT B36p	AB10			B A 12	
3B	VREFB3BN0	IO			DIFFIO TX B37n	DIFFOUT B37n	AC8	DQ2B		B A 11	
3B	VREFB3BN0	IO			DIFFIO RX B38n	DIFFOUT B38n	AB11	DQ2B		B A 9	B CA 9



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
9A		CONF_DONE		CONF_DONE			A6				
9A		MSEL1		MSEL1			L6				
9A		nSTATUS		nSTATUS			B5				
9A		nCE		nCE			D5				
9A		MSEL2		MSEL2			A2				
9A		MSEL3		MSEL3			K5				
9A		nCONFIG		nCONFIG			F5				
9A		MSEL4		MSEL4			J5				
9A		GND					H5				
		GND					E7				
		GND					G5				
		GND					C11				
		GND					D14				
		GND					E17				
		GND					F20				
		GND					G23				
		GND					L25				
		GND					N21				
		GND					P24				
		GND					P19				
		GND					T20				
		GND					U23				
		GND					Y22				
		GND					AA15				
		GND					AE17				
		GND					AD14				
		GND					M8				
		GND					A25				
		GND					D24				
		GND					H26				
		GND					V26				
		GND					AA25				
		GND					AC26				
		GND					AF25				
		GND					K22				
		GND					AD24				
		GND					C21				
		GND					L20				
		GND					K19				
		GND					M19				
		GND					W19				
		GND					AC21				
		GND					AF20				
		GND					B18				
		GND					L18				
		GND					K17				
		GND					J18				
		GND					N18				
		GND					M17				
		GND					R19				
		GND					P17				
		GND					AB18				
		GND					A15				
		GND					H16				
		GND					L16				
		GND					L14				
		GND					K15				
		GND					J14				
		GND					N16				
		GND					N14				
		GND					M15				
		GND					T15				
		GND					R16				
		GND					R14				
		GND					P15				
		GND					V16				
		GND					G13				
		GND					K13				
		GND					K12				
		GND					M13				
		GND					R12				
		GND					P13				
		GND					U13				
		GND					Y12				
		GND					F10				
		GND					L10				
		GND					J9				
		GND					N11				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		GND					T10				
		GND					P9				
		GND					W9				
		GND					AC11				
		GND					AF10				
		GND					B8				
		GND					H6				
		GND					N6				
		GND					R7				
		GND					P7				
		GND					AB8				
		GND					AE7				
		GND					C5				
		GND					B4				
		GND					F4				
		GND					E5				
		GND					D4				
		GND					H4				
		GND					L4				
		GND					J4				
		GND					N4				
		GND					M5				
		GND					T5				
		GND					R4				
		GND					P5				
		GND					V5				
		GND					V4				
		GND					U4				
		GND					AA5				
		GND					Y4				
		GND					W5				
		GND					AC5				
		GND					AB4				
		GND					AF4				
		GND					AE5				
		GND					AD4				
		GND					C2				
		GND					C1				
		GND					B3				
		GND					B2				
		GND					F3				
		GND					E2				
		GND					E1				
		GND					D3				
		GND					H3				
		GND					G2				
		GND					G1				
		GND					L2				
		GND					L1				
		GND					K3				
		GND					J2				
		GND					J1				
		GND					N2				
		GND					N1				
		GND					M3				
		GND					T3				
		GND					R2				
		GND					R1				
		GND					P3				
		GND					V3				
		GND					U2				
		GND					U1				
		GND					AA2				
		GND					AA1				
		GND					Y3				
		GND					W2				
		GND					W1				
		GND					AC2				
		GND					AC1				
		GND					AB3				
		GND					AF3				
		GND					AF2				
		GND					AE2				
		GND					AE1				
		GND					AD3				
		VCC					J19				
		VCC					L19				
		VCC					K20				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F672	QDS for X8	QDS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		VCC					N19				
		VCC					M20				
		VCC					R19				
		VCC					L17				
		VCC					K18				
		VCC					J17				
		VCC					N17				
		VCC					M18				
		VCC					T18				
		VCC					R17				
		VCC					P18				
		VCC					L15				
		VCC					K16				
		VCC					K14				
		VCC					J15				
		VCC					N15				
		VCC					M16				
		VCC					M14				
		VCC					T16				
		VCC					T14				
		VCC					R15				
		VCC					P16				
		VCC					P14				
		VCC					L13				
		VCC					J13				
		VCC					N13				
		VCC					R13				
		DNU					A4				
		DNU					A3				
		DNU					AB7				
		DNU					AA12				
		DNU					C24				
		DNU					F14				
		VCCPGM					AA9				
		VCCPGM					W22				
		VCCPGM					F8				
		VCCBAT					E8				
		VCCIO3A					Y7				
		VCCIO3A					AC6				
		VCCIO3B					V11				
		VCCIO3B					AA10				
		VCCIO3B					AD9				
		VCCIO3B					U8				
		VCCIO4A					U18				
		VCCIO4A					AE22				
		VCCIO4A					AA20				
		VCCIO4A					AD19				
		VCCIO4A					Y17				
		VCCIO4A					W14				
		VCCIO4A					AC16				
		VCCIO4A					AF15				
		VCCIO4A					AB13				
		VCCIO4A					AE12				
		VCCIO6A					V21				
		VCCIO6A					AB23				
		VCCIO6B					N26				
		VCCIO6B					T25				
		VCCIO6B					W24				
		VCCIO6B					R22				
		VCCIO6A					C26				
		VCCIO6A					F25				
		VCCIO6A					J24				
		VCCIO6A					E22				
		VCCIO6A					M23				
		VCCIO7A					H21				
		VCCIO7A					B23				
		VCCIO7A					A20				
		VCCIO7A					D19				
		VCCIO7A					G18				
		VCCIO7A					C16				
		VCCIO7A					F15				
		VCCIO7A					B13				
		VCCIO7A					E12				
		VCCIO7A					A10				
		VCCIO7A					H11				
		VCCIO8A					C6				
		VCCIO8A					D9				
		VCCIO8A					G8				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		VCCIO8A					K7				
		VCCPD3A					AB9				
		VCCPD3B4A					AA17				
		VCCPD3B4A					AA11				
		VCCPD3B4A					AA19				
		VCCPD3B4A					AB21				
		VCCPD3B4A					AA13				
		VCCPD5A					U21				
		VCCPD5B					N22				
		VCCPD5B					R21				
		VCCPD6A					J22				
		VCCPD6A					L21				
		VCCPD7A8A					F19				
		VCCPD7A8A					F17				
		VCCPD7A8A					F13				
		VCCPD7A8A					F11				
		VCCPD7A8A					F9				
3A	VREFB3AN0	VREFB3AN0					AC7				
3B	VREFB3BN0	VREFB3BN0					AC12				
4A	VREFB4AN0	VREFB4AN0					AD15				
5A	VREFB5AN0	VREFB5AN0					W23				
5B	VREFB5BN0	VREFB5BN0					P25				
6A	VREFB6AN0	VREFB6AN0					L26				
7A	VREFB7AN0	VREFB7AN0					B16				
8A	VREFB8AN0	VREFB8AN0					C8				
		VCCH GXBL					R3				
		VCCH GXBL					T4				
		VCCH GXBL					L3				
		VCCL GXBL					J3				
		VCCL GXBL					N3				
		VCCL GXBL					U3				
		RREF TL					B1				
		VCCA FPLL					W7				
		VCCA FPLL					J6				
		VCCA FPLL					Y21				
		VCCA FPLL					G21				
		VCC AUX					G9				
		VCC AUX					E14				
		VCC AUX					G19				
		VCC AUX					AB20				
		VCC AUX					AB14				
		VCC AUX					AA8				
		VCCE GXBL					U5				
		VCCE GXBL					K4				
		VCCE GXBL					N5				
		VCCE GXBL					M4				
		VCCE GXBL					R5				
		VCCE GXBL					P4				

Notes:

- (1) For more information about pin definition and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).
- (2) RESET pin is only applicable for DDR3 device.

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
GXB_L3		REFCLK3Ln					L7				
GXB_L3		REFCLK3Lp					K8				
GXB_L3		GXB_TX_L11n					D3				
GXB_L3		GXB_TX_L11p					D4				
GXB_L3		GXB_RX_L11p,GXB_REFCLK_L11p					E2				
GXB_L3		GXB_RX_L11n,GXB_REFCLK_L11n					E1				
GXB_L3		GXB_TX_L10n					F3				
GXB_L3		GXB_TX_L10p					F4				
GXB_L3		GXB_RX_L10p,GXB_REFCLK_L10p					G2				
GXB_L3		GXB_RX_L10n,GXB_REFCLK_L10n					G1				
GXB_L3		GXB_TX_L9n					H3				
GXB_L3		GXB_TX_L9p					H4				
GXB_L3		GXB_RX_L9p,GXB_REFCLK_L9p					J2				
GXB_L3		GXB_RX_L9n,GXB_REFCLK_L9n					J1				
GXB_L2		GXB_TX_L8n					K3				
GXB_L2		GXB_TX_L8p					K4				
GXB_L2		GXB_RX_L8p,GXB_REFCLK_L8p					L2				
GXB_L2		GXB_RX_L8n,GXB_REFCLK_L8n					L1				
GXB_L2		GXB_TX_L7n					M3				
GXB_L2		GXB_TX_L7p					M4				
GXB_L2		GXB_RX_L7p,GXB_REFCLK_L7p					N2				
GXB_L2		GXB_RX_L7n,GXB_REFCLK_L7n					N1				
GXB_L2		GXB_TX_L6n					P3				
GXB_L2		GXB_TX_L6p					P4				
GXB_L2		GXB_RX_L6p,GXB_REFCLK_L6p					R2				
GXB_L2		GXB_RX_L6n,GXB_REFCLK_L6n					R1				
GXB_L2		REFCLK2Lp					P8				
GXB_L2		REFCLK2Ln					N7				
GXB_L1		REFCLK1Ln					R7				
GXB_L1		REFCLK1Lp					R8				
GXB_L1		GXB_TX_L5n					T3				
GXB_L1		GXB_TX_L5p					T4				
GXB_L1		GXB_RX_L5p,GXB_REFCLK_L5p					U2				
GXB_L1		GXB_RX_L5n,GXB_REFCLK_L5n					U1				
GXB_L1		GXB_TX_L4n					V3				
GXB_L1		GXB_TX_L4p					V4				
GXB_L1		GXB_RX_L4p,GXB_REFCLK_L4p					W2				
GXB_L1		GXB_RX_L4n,GXB_REFCLK_L4n					W1				
GXB_L1		GXB_TX_L3n					Y3				
GXB_L1		GXB_TX_L3p					Y4				
GXB_L1		GXB_RX_L3p,GXB_REFCLK_L3p					AA2				
GXB_L1		GXB_RX_L3n,GXB_REFCLK_L3n					AA1				
GXB_L0		GXB_TX_L2n					AB3				
GXB_L0		GXB_TX_L2p					AB4				
GXB_L0		GXB_RX_L2p,GXB_REFCLK_L2p					AC2				
GXB_L0		GXB_RX_L2n,GXB_REFCLK_L2n					AC1				
GXB_L0		GXB_TX_L1n					AD3				
GXB_L0		GXB_TX_L1p					AD4				
GXB_L0		GXB_RX_L1p,GXB_REFCLK_L1p					AE2				
GXB_L0		GXB_RX_L1n,GXB_REFCLK_L1n					AE1				
GXB_L0		GXB_TX_L0n					AF3				
GXB_L0		GXB_TX_L0p					AF4				
GXB_L0		GXB_RX_L0p,GXB_REFCLK_L0p					AG2				
GXB_L0		GXB_RX_L0n,GXB_REFCLK_L0n					AG1				
GXB_L0		REFCLK0Lp					W8				
GXB_L0		REFCLK0Ln					W7				
3A		TDO		TDO			W9				
3A		nCS0		DATA4			AA7				
3A		TMS		TMS			V7				
3A		AS_DATA3		DATA3			AB7				
3A		TCK		TCK			AC7				
3A		AS_DATA2		DATA2			AE7				
3A		TDI		TDI			U7				
3A		AS_DATA1		DATA1			AE5				
3A		DCLK		DCLK			T7				
3A		AS_DATA0,ASDO		DATA0			AG5				
3A	VREFB3AN0	IO		DATA6	DIFFIO_RX_B1n	DIFFOUT_B1n	U12	DQ1B			
3A	VREFB3AN0	IO		DATA5	DIFFIO_TX_B2n	DIFFOUT_B2n	AA10				
3A	VREFB3AN0	IO		DATA8	DIFFIO_RX_B1p	DIFFOUT_B1p	U11	DQ1B			
3A	VREFB3AN0	IO		DATA7	DIFFIO_TX_B2p	DIFFOUT_B2p	Y10	DQ1B			
3A	VREFB3AN0	IO		DATA10	DIFFIO_RX_B3n	DIFFOUT_B3n	Y11	DQSn1B			
3A	VREFB3AN0	IO		DATA9	DIFFIO_TX_B4n	DIFFOUT_B4n	AD9	DQ1B			
3A	VREFB3AN0	IO		DATA12	DIFFIO_RX_B3p	DIFFOUT_B3p	AA11	DQS1B			
3A	VREFB3AN0	IO		DATA11	DIFFIO_TX_B4p	DIFFOUT_B4p	AC9				
3A	VREFB3AN0	IO		DATA14	DIFFIO_RX_B5n	DIFFOUT_B5n	R10	DQ1B			
3A	VREFB3AN0	IO		DATA13	DIFFIO_TX_B6n	DIFFOUT_B6n	W10	DQ1B			
3A	VREFB3AN0	IO		CLKUSR	DIFFIO_RX_B5p	DIFFOUT_B5p	T11	DQ1B			
3A	VREFB3AN0	IO		DATA15	DIFFIO_TX_B6p	DIFFOUT_B6p	V9	DQ1B			



Pin Information for the Cyclone® V 5CGXFC9 Device

Version 1.2

Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
5A	VREFB5A0	IO		DEV_OE	DIFFIO_TX R5p	DIFFOUT_R5p	AB26				
5A	VREFB5A0	IO		nPERSTL0	DIFFIO_RX R6p	DIFFOUT_R6p	Y23	DQS1R			
5A	VREFB5A0	IO		DEV_CLRn	DIFFIO_TX R5n	DIFFOUT_R5n	AA26	DO1R			
5A	VREFB5A0	IO		nPERSTL1	DIFFIO_RX R6n	DIFFOUT_R6n	W24	DQSn1R			
5A	VREFB5A0	IO			DIFFIO_TX R7p	DIFFOUT_R7p	AC26	DO1R			
5A	VREFB5A0	IO			DIFFIO_RX R8p	DIFFOUT_R8p	Y22	DO1R			
5A	VREFB5A0	IO			DIFFIO_TX R7n	DIFFOUT_R7n	AC27				
5A	VREFB5A0	IO			DIFFIO_RX R8n	DIFFOUT_R8n	AA23	DO1R			
5A	VREFB5A0	IO			DIFFIO_RX R17p	DIFFOUT_R17p	AA24				
5A	VREFB5A0	IO			DIFFIO_TX R18p	DIFFOUT_R18p	AE23	DO2R			
5A	VREFB5A0	IO			DIFFIO_RX R17n	DIFFOUT_R17n	AA25				
5A	VREFB5A0	IO			DIFFIO_TX R18n	DIFFOUT_R18n	AF24	DO2R			
5A	VREFB5A0	IO			DIFFIO_RX R19p	DIFFOUT_R19p	AE27	DO2R			
5A	VREFB5A0	IO			DIFFIO_TX R20p	DIFFOUT_R20p	AE25	DO2R			
5A	VREFB5A0	IO			DIFFIO_RX R19n	DIFFOUT_R19n	AD27	DO2R			
5A	VREFB5A0	IO			DIFFIO_TX R20n	DIFFOUT_R20n	AE26	DO2R			
5A	VREFB5A0	IO			DIFFIO_RX R21p	DIFFOUT_R21p	V21	DQS2R			
5A	VREFB5A0	IO			DIFFIO_TX R22p	DIFFOUT_R22p	AF25				
5A	VREFB5A0	IO			DIFFIO_RX R21n	DIFFOUT_R21n	V22	DQS2R			
5A	VREFB5A0	IO			DIFFIO_TX R22n	DIFFOUT_R22n	AF26	DO2R			
5A	VREFB5A0	IO			DIFFIO_RX R23p	DIFFOUT_R23p	Y27	DO2R			
5A	VREFB5A0	IO			DIFFIO_TX R24p	DIFFOUT_R24p	AH27	DO2R			
5A	VREFB5A0	IO			DIFFIO_RX R23n	DIFFOUT_R23n	W27	DO2R			
5A	VREFB5A0	IO			DIFFIO_TX R24n	DIFFOUT_R24n	AG27				
5B	VREFB5B0	IO			DIFFIO_RX R25p	DIFFOUT_R25p	V24				
5B	VREFB5B0	IO			DIFFIO_TX R26p	DIFFOUT_R26p	AJ28	DO3R	DO1R		
5B	VREFB5B0	IO			DIFFIO_RX R25n	DIFFOUT_R25n	V25				
5B	VREFB5B0	IO			DIFFIO_TX R26n	DIFFOUT_R26n	AJ29	DO3R	DO1R		
5B	VREFB5B0	IO			DIFFIO_RX R27p	DIFFOUT_R27p	AA28	DO3R	DO1R		
5B	VREFB5B0	IO			DIFFIO_TX R28p	DIFFOUT_R28p	AH29	DO3R	DO1R		
5B	VREFB5B0	IO			DIFFIO_RX R27n	DIFFOUT_R27n	Y28	DO3R	DO1R		
5B	VREFB5B0	IO			DIFFIO_TX R28n	DIFFOUT_R28n	AG29	DO3R	DO1R		
5B	VREFB5B0	IO			DIFFIO_RX R29p	DIFFOUT_R29p	V26	DQS3R	DQS1R		
5B	VREFB5B0	IO			DIFFIO_TX R30p	DIFFOUT_R30p	AJ30				
5B	VREFB5B0	IO			DIFFIO_RX R29n	DIFFOUT_R29n	U26	DQS3R	DQS1R		
5B	VREFB5B0	IO			DIFFIO_TX R30n	DIFFOUT_R30n	AH30	DO3R	DO1R		
5B	VREFB5B0	IO			DIFFIO_RX R31p	DIFFOUT_R31p	AE30	DO3R	DO1R		
5B	VREFB5B0	IO			DIFFIO_TX R32p	DIFFOUT_R32p	AG28	DO3R	DO1R		
5B	VREFB5B0	IO			DIFFIO_RX R31n	DIFFOUT_R31n	AD30	DO3R	DO1R		
5B	VREFB5B0	IO			DIFFIO_TX R32n	DIFFOUT_R32n	AF28				
5B	VREFB5B0	IO	CLK7p,FPLL_BR_FBp		DIFFIO_RX R33p	DIFFOUT_R33p	U21				
5B	VREFB5B0	IO			DIFFIO_TX R34p	DIFFOUT_R34p	AF29	DO4R	DO1R		
5B	VREFB5B0	IO	CLK7n,FPLL_BR_FBn		DIFFIO_RX R33n	DIFFOUT_R33n	U22				
5B	VREFB5B0	IO			DIFFIO_TX R34n	DIFFOUT_R34n	AF30	DO4R	DO1R		
5B	VREFB5B0	IO			DIFFIO_RX R35p	DIFFOUT_R35p	V27	DO4R	DO1R		
5B	VREFB5B0	IO			DIFFIO_TX R36p	DIFFOUT_R36p	AE28	DO4R	DO1R		
5B	VREFB5B0	IO			DIFFIO_RX R35n	DIFFOUT_R35n	W28	DO4R	DO1R		
5B	VREFB5B0	IO			DIFFIO_TX R36n	DIFFOUT_R36n	AD28	DO4R	DO1R		
5B	VREFB5B0	IO			DIFFIO_RX R37p	DIFFOUT_R37p	U27	DQS4R	DO1R		
5B	VREFB5B0	IO			DIFFIO_TX R38p	DIFFOUT_R38p	AD29				
5B	VREFB5B0	IO			DIFFIO_RX R37n	DIFFOUT_R37n	U28	DQS4R	DO1R		
5B	VREFB5B0	IO			DIFFIO_TX R38n	DIFFOUT_R38n	AC29	DO4R	DO1R		
5B	VREFB5B0	IO			DIFFIO_RX R39p	DIFFOUT_R39p	AA29	DO4R	DO1R		
5B	VREFB5B0	IO			DIFFIO_TX R40p	DIFFOUT_R40p	AB27	DO4R	DO1R		
5B	VREFB5B0	IO			DIFFIO_RX R39n	DIFFOUT_R39n	AA30	DO4R	DO1R		
5B	VREFB5B0	IO			DIFFIO_TX R40n	DIFFOUT_R40n	AB28				
5B	VREFB5B0	IO	CLK6p		DIFFIO_RX R41p	DIFFOUT_R41p	U23				
5B	VREFB5B0	IO			DIFFIO_TX R42p	DIFFOUT_R42p	AB29	DQS5R			
5B	VREFB5B0	IO	CLK6n		DIFFIO_RX R41n	DIFFOUT_R41n	T24				
5B	VREFB5B0	IO			DIFFIO_TX R42n	DIFFOUT_R42n	AC30	DO5R			
5B	VREFB5B0	IO	FPLL_BR_CLKOUT0,FPLL_BR_CLKOUTp,FPLL_BR_FB		DIFFIO_RX R43p	DIFFOUT_R43p	T28	DQS5R			
5B	VREFB5B0	IO			DIFFIO_TX R44p	DIFFOUT_R44p	Y30	DQS5R			
5B	VREFB5B0	IO			DIFFIO_RX R43n	DIFFOUT_R43n	T29	DQS5R			
5B	VREFB5B0	IO	FPLL_BR_CLKOUT1,FPLL_BR_CLKOUTn		DIFFIO_TX R44n	DIFFOUT_R44n	W30	DQS5R			
5B	VREFB5B0	IO			DIFFIO_RX R45p	DIFFOUT_R45p	T25	DQS5R			
5B	VREFB5B0	IO			DIFFIO_TX R46p	DIFFOUT_R46p	V29				
5B	VREFB5B0	IO			DIFFIO_RX R45n	DIFFOUT_R45n	R26	DQS5R			
5B	VREFB5B0	IO			DIFFIO_TX R46n	DIFFOUT_R46n	W29	DQS5R			
5B	VREFB5B0	IO			DIFFIO_RX R47p	DIFFOUT_R47p	T30	DQS5R			
5B	VREFB5B0	IO			DIFFIO_TX R48p	DIFFOUT_R48p	U29	DQS5R			
5B	VREFB5B0	IO			DIFFIO_RX R47n	DIFFOUT_R47n	R30	DQS5R			
5B	VREFB5B0	IO			DIFFIO_TX R48n	DIFFOUT_R48n	V30				
6A	VREFB6A0	IO	CLK5p		DIFFIO_RX R49p	DIFFOUT_R49p	T23				
6A	VREFB6A0	IO			DIFFIO_TX R50p	DIFFOUT_R50p	P28	DO6R			
6A	VREFB6A0	IO	CLK5n		DIFFIO_RX R49n	DIFFOUT_R49n	R23				
6A	VREFB6A0	IO			DIFFIO_TX R50n	DIFFOUT_R50n	N29	DO6R			
6A	VREFB6A0	IO			DIFFIO_RX R51p	DIFFOUT_R51p	P29	DO6R			
6A	VREFB6A0	IO	FPLL_TR_CLKOUT0,FPLL_TR_CLKOUTp,FPLL_TR_FB		DIFFIO_TX R52p	DIFFOUT_R52p	M29	DO6R			



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	QDS for X8	QDS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
6A	VREFB6AN0	IO			DIFFIO_RX_R51n	DIFFOUT_R51n	P30	DQ6R			
6A	VREFB6AN0	IO	FPLL_TR_CLKOUT1,FPLL_TR_CLKOUTn		DIFFIO_TX_R52n	DIFFOUT_R52n	N30	DQ6R			
6A	VREFB6AN0	IO			DIFFIO_RX_R53p	DIFFOUT_R53p	P25	DQS6R			
6A	VREFB6AN0	IO			DIFFIO_TX_R54p	DIFFOUT_R54p	L28				
6A	VREFB6AN0	IO			DIFFIO_RX_R53n	DIFFOUT_R53n	R25	DQSn6R			
6A	VREFB6AN0	IO			DIFFIO_TX_R54n	DIFFOUT_R54n	K28	DQ6R			
6A	VREFB6AN0	IO			DIFFIO_RX_R55p	DIFFOUT_R55p	R27	DQ6R			
6A	VREFB6AN0	IO			DIFFIO_TX_R56p	DIFFOUT_R56p	M27	DQ6R			
6A	VREFB6AN0	IO			DIFFIO_RX_R55n	DIFFOUT_R55n	R28	DQ6R			
6A	VREFB6AN0	IO			DIFFIO_TX_R56n	DIFFOUT_R56n	M28				
6A	VREFB6AN0	IO	CLK4p,FPLL_TR_FBp		DIFFIO_RX_R57p	DIFFOUT_R57p	P22				
6A	VREFB6AN0	IO			DIFFIO_TX_R58p	DIFFOUT_R58p	K25	DQ7R	DQ2R		
6A	VREFB6AN0	IO	CLK4n,FPLL_TR_FBn		DIFFIO_RX_R57n	DIFFOUT_R57n	P23				
6A	VREFB6AN0	IO			DIFFIO_TX_R58n	DIFFOUT_R58n	K26	DQ7R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_RX_R59p	DIFFOUT_R59p	N26	DQ7R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_TX_R60p	DIFFOUT_R60p	L29	DQ7R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_RX_R59n	DIFFOUT_R59n	N27	DQ7R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_TX_R60n	DIFFOUT_R60n	L30	DQ7R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_RX_R61p	DIFFOUT_R61p	N24	DQS7R	DQS2R		
6A	VREFB6AN0	IO			DIFFIO_TX_R62p	DIFFOUT_R62p	K30				
6A	VREFB6AN0	IO			DIFFIO_RX_R61n	DIFFOUT_R61n	N25	DQSn7R	DQSn2R		
6A	VREFB6AN0	IO			DIFFIO_TX_R62n	DIFFOUT_R62n	J30	DQ7R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_RX_R63p	DIFFOUT_R63p	L25	DQ7R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_TX_R64p	DIFFOUT_R64p	G27	DQ7R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_RX_R63n	DIFFOUT_R63n	L26	DQ7R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_TX_R64n	DIFFOUT_R64n	G28				
6A	VREFB6AN0	IO			DIFFIO_RX_R65p	DIFFOUT_R65p	R21				
6A	VREFB6AN0	IO			DIFFIO_TX_R66p	DIFFOUT_R66p	J28	DQ8R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_RX_R65n	DIFFOUT_R65n	R22				
6A	VREFB6AN0	IO			DIFFIO_TX_R66n	DIFFOUT_R66n	J29	DQ8R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_RX_R67p	DIFFOUT_R67p	K27	DQ8R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_TX_R68p	DIFFOUT_R68p	H29	DQ8R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_RX_R67n	DIFFOUT_R67n	J27	DQ8R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_TX_R68n	DIFFOUT_R68n	H30	DQ8R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_RX_R69p	DIFFOUT_R69p	N22	DQS8R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_TX_R70p	DIFFOUT_R70p	H27				
6A	VREFB6AN0	IO			DIFFIO_RX_R69n	DIFFOUT_R69n	M23	DQSn8R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_TX_R70n	DIFFOUT_R70n	G26	DQ8R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_RX_R71p	DIFFOUT_R71p	F25	DQ8R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_TX_R72p	DIFFOUT_R72p	F30	DQ8R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_RX_R71n	DIFFOUT_R71n	F26	DQ8R	DQ2R		
6A	VREFB6AN0	IO			DIFFIO_TX_R72n	DIFFOUT_R72n	E30				
6A	VREFB6AN0	IO			DIFFIO_RX_R73p	DIFFOUT_R73p	R20				
6A	VREFB6AN0	IO			DIFFIO_TX_R74p	DIFFOUT_R74p	G29	DQ9R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_RX_R73n	DIFFOUT_R73n	T21				
6A	VREFB6AN0	IO			DIFFIO_TX_R74n	DIFFOUT_R74n	F29	DQ9R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_RX_R75p	DIFFOUT_R75p	L23	DQ9R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_TX_R76p	DIFFOUT_R76p	D30	DQ9R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_RX_R75n	DIFFOUT_R75n	L24	DQ9R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_TX_R76n	DIFFOUT_R76n	C30	DQ9R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_RX_R77p	DIFFOUT_R77p	N21	DQS9R	DQS3R		
6A	VREFB6AN0	IO			DIFFIO_TX_R78p	DIFFOUT_R78p	F28				
6A	VREFB6AN0	IO			DIFFIO_RX_R77n	DIFFOUT_R77n	M22	DQSn9R	DQSn3R		
6A	VREFB6AN0	IO			DIFFIO_TX_R78n	DIFFOUT_R78n	E28	DQ9R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_RX_R79p	DIFFOUT_R79p	K21	DQ9R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_TX_R80p	DIFFOUT_R80p	C29	DQ9R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_RX_R79n	DIFFOUT_R79n	K22	DQ9R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_TX_R80n	DIFFOUT_R80n	E29				
6A	VREFB6AN0	IO			DIFFIO_RX_R81p	DIFFOUT_R81p	M21				
6A	VREFB6AN0	IO			DIFFIO_TX_R82p	DIFFOUT_R82p	B28	DQ10R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_RX_R81n	DIFFOUT_R81n	L21				
6A	VREFB6AN0	IO			DIFFIO_TX_R82n	DIFFOUT_R82n	A29	DQ10R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_RX_R83p	DIFFOUT_R83p	H25	DQ10R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_TX_R84p	DIFFOUT_R84p	D28	DQ10R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_RX_R83n	DIFFOUT_R83n	H26	DQ10R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_TX_R84n	DIFFOUT_R84n	D29	DQ10R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_RX_R85p	DIFFOUT_R85p	P20	DQS10R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_TX_R86p	DIFFOUT_R86p	E27				
6A	VREFB6AN0	IO			DIFFIO_RX_R85n	DIFFOUT_R85n	N20	DQSn10R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_TX_R86n	DIFFOUT_R86n	D27	DQ10R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_RX_R87p	DIFFOUT_R87p	J22	DQ10R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_TX_R88p	DIFFOUT_R88p	H24	DQ10R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_RX_R87n	DIFFOUT_R87n	J23	DQ10R	DQ3R		
6A	VREFB6AN0	IO			DIFFIO_TX_R88n	DIFFOUT_R88n	J25				
7A		GND					G24			GND	GND
7A	VREFB7AN0	IO			DIFFIO_RX_T9p	DIFFOUT_T9p	H21				
7A	VREFB7AN0	IO			DIFFIO_TX_T10p	DIFFOUT_T10p	E26	DQ1T	DQ1T	T_DM 4	T_DM 4
7A	VREFB7AN0	IO			DIFFIO_RX_T9n	DIFFOUT_T9n	G21			GND	GND



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
8A	VREFB8A0	IO			DIFFIO_TX_T50p	DIFFOUT_T50p	B11	DQ6T		T_A 0	T CA 0
8A	VREFB8A0	IO	CLK9n		DIFFIO_RX_T49n	DIFFOUT_T49n	K15				
8A	VREFB8A0	IO			DIFFIO_TX_T50n	DIFFOUT_T50n	A11	DQ6T		T_A 1	T CA 1
8A	VREFB8A0	IO			DIFFIO_RX_T51p	DIFFOUT_T51p	F16	DQ6T		T_A 4	T CA 4
8A	VREFB8A0	IO	FPLL_TL_CLKOUT0,FPLL_TL_CLKOUTp,FPLL_TL_FB		DIFFIO_TX_T52p	DIFFOUT_T52p	F9	DQ6T		T_A 2	T CA 2
8A	VREFB8A0	IO			DIFFIO_RX_T51n	DIFFOUT_T51n	E16	DQ6T		T_A 5	T CA 5
8A	VREFB8A0	IO	FPLL_TL_CLKOUT1,FPLL_TL_CLKOUTn		DIFFIO_TX_T52n	DIFFOUT_T52n	E10	DQ6T		T_A 3	T CA 3
8A	VREFB8A0	IO			DIFFIO_RX_T53p	DIFFOUT_T53p	M9	DQS6T		T CK	T CK
8A	VREFB8A0	IO			DIFFIO_TX_T54p	DIFFOUT_T54p	D9			T_A 6	T CA 6
8A	VREFB8A0	IO			DIFFIO_RX_T53n	DIFFOUT_T53n	M8	DQS6T		T CK#	T CK#
8A	VREFB8A0	IO			DIFFIO_TX_T54n	DIFFOUT_T54n	C10	DQ6T		T_A 7	T CA 7
8A	VREFB8A0	IO			DIFFIO_RX_T55p	DIFFOUT_T55p	F15	DQ6T		T BA 1	
8A	VREFB8A0	IO			DIFFIO_TX_T56p	DIFFOUT_T56p	A10	DQ6T		T BA 0	
8A	VREFB8A0	IO			DIFFIO_RX_T55n	DIFFOUT_T55n	E15	DQ6T		T BA 2	
8A	VREFB8A0	IO			DIFFIO_TX_T56n	DIFFOUT_T56n	A9			GND	GND
8A	VREFB8A0	IO	CLK8p,FPLL_TL_FBp		DIFFIO_RX_T57p	DIFFOUT_T57p	L14				
8A	VREFB8A0	IO			DIFFIO_TX_T58p	DIFFOUT_T58p	C9	DO7T		T CAS#	
8A	VREFB8A0	IO	CLK8n,FPLL_TL_Fbn		DIFFIO_RX_T57n	DIFFOUT_T57n	L13				
8A	VREFB8A0	IO			DIFFIO_TX_T58n	DIFFOUT_T58n	B8	DO7T		T RAS#	
8A	VREFB8A0	IO			DIFFIO_RX_T59p	DIFFOUT_T59p	E12	DO7T		T_A 8	T CA 8
8A	VREFB8A0	IO			DIFFIO_TX_T60p	DIFFOUT_T60p	B7	DO7T		T_A 10	
8A	VREFB8A0	IO			DIFFIO_RX_T59n	DIFFOUT_T59n	D13	DO7T		T_A 9	T CA 9
8A	VREFB8A0	IO			DIFFIO_TX_T60n	DIFFOUT_T60n	A8	DO7T		T_A 11	
8A	VREFB8A0	IO			DIFFIO_RX_T61p	DIFFOUT_T61p	J15	DQS7T		T CS# 0	T CS# 0
8A	VREFB8A0	IO			DIFFIO_TX_T62p	DIFFOUT_T62p	B6			T_A 12	
8A	VREFB8A0	IO			DIFFIO_RX_T61n	DIFFOUT_T61n	H15	DQS7T		T CS# 1	T CS# 1
8A	VREFB8A0	IO			DIFFIO_TX_T62n	DIFFOUT_T62n	A6	DO7T		T_A 13	
8A	VREFB8A0	IO			DIFFIO_RX_T63p	DIFFOUT_T63p	E11	DO7T		T_A 14	
8A	VREFB8A0	IO			DIFFIO_TX_T64p	DIFFOUT_T64p	C7	DO7T		T WE#	
8A	VREFB8A0	IO			DIFFIO_RX_T63n	DIFFOUT_T63n	D10	DO7T		T_A 15	
8A	VREFB8A0	IO			DIFFIO_TX_T64n	DIFFOUT_T64n	C6			GND	GND
8A	VREFB8A0	IO			DIFFIO_RX_T65p	DIFFOUT_T65p	L10				
8A	VREFB8A0	IO			DIFFIO_TX_T66p	DIFFOUT_T66p	F13	DQ8T			
8A	VREFB8A0	IO			DIFFIO_RX_T65n	DIFFOUT_T65n	L9				
8A	VREFB8A0	IO			DIFFIO_TX_T66n	DIFFOUT_T66n	E13	DQ8T			
8A	VREFB8A0	IO			DIFFIO_RX_T67p	DIFFOUT_T67p	G14	DQ8T			
8A	VREFB8A0	IO			DIFFIO_TX_T68p	DIFFOUT_T68p	A5	DQ8T			
8A	VREFB8A0	IO			DIFFIO_RX_T67n	DIFFOUT_T67n	F14	DQ8T			
8A	VREFB8A0	IO			DIFFIO_TX_T68n	DIFFOUT_T68n	A4	DQ8T			
8A	VREFB8A0	IO			DIFFIO_RX_T69p	DIFFOUT_T69p	J14	DQS8T			
8A	VREFB8A0	IO			DIFFIO_TX_T70p	DIFFOUT_T70p	J7				
8A	VREFB8A0	IO			DIFFIO_RX_T69n	DIFFOUT_T69n	H14	DQS8T			
8A	VREFB8A0	IO			DIFFIO_TX_T70n	DIFFOUT_T70n	H7	DQ8T			
8A	VREFB8A0	IO			DIFFIO_RX_T71p	DIFFOUT_T71p	L11	DQ8T			
8A	VREFB8A0	IO			DIFFIO_TX_T72p	DIFFOUT_T72p	J9	DQ8T			
8A	VREFB8A0	IO			DIFFIO_RX_T71n	DIFFOUT_T71n	K11	DQ8T			
8A	VREFB8A0	IO			DIFFIO_TX_T72n	DIFFOUT_T72n	H9				
8A	VREFB8A0	IO			DIFFIO_RX_T73p	DIFFOUT_T73p	P12				
8A	VREFB8A0	IO			DIFFIO_TX_T74p	DIFFOUT_T74p	G9	DQ9T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_RX_T73n	DIFFOUT_T73n	N12				
8A	VREFB8A0	IO			DIFFIO_TX_T74n	DIFFOUT_T74n	F8	DQ9T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_RX_T75p	DIFFOUT_T75p	H12	DQ9T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_TX_T76p	DIFFOUT_T76p	E8	DQ9T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_RX_T75n	DIFFOUT_T75n	G12	DQ9T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_TX_T76n	DIFFOUT_T76n	D8	DQ9T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_RX_T77p	DIFFOUT_T77p	K13	DQS9T	DQS3T		
8A	VREFB8A0	IO			DIFFIO_TX_T78p	DIFFOUT_T78p	A3				
8A	VREFB8A0	IO			DIFFIO_RX_T77n	DIFFOUT_T77n	J13	DQS9T	DQS3T		
8A	VREFB8A0	IO			DIFFIO_TX_T78n	DIFFOUT_T78n	A2	DQ9T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_RX_T79p	DIFFOUT_T79p	F10	DQ9T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_TX_T80p	DIFFOUT_T80p	D7	DQ9T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_RX_T79n	DIFFOUT_T79n	N11	DQ9T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_TX_T80n	DIFFOUT_T80n	D6				
8A	VREFB8A0	IO			DIFFIO_RX_T81p	DIFFOUT_T81p	R12				
8A	VREFB8A0	IO			DIFFIO_TX_T82p	DIFFOUT_T82p	E7	DQ10T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_RX_T81n	DIFFOUT_T81n	R11				
8A	VREFB8A0	IO			DIFFIO_TX_T82n	DIFFOUT_T82n	E6	DQ10T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_RX_T83p	DIFFOUT_T83p	K12	DQ10T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_TX_T84p	DIFFOUT_T84p	K10	DQ10T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_RX_T83n	DIFFOUT_T83n	J12	DQ10T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_TX_T84n	DIFFOUT_T84n	J10	DQ10T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_RX_T85p	DIFFOUT_T85p	N10	DQS10T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_TX_T86p	DIFFOUT_T86p	G6				
8A	VREFB8A0	IO			DIFFIO_RX_T85n	DIFFOUT_T85n	N9	DQS10T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_TX_T86n	DIFFOUT_T86n	F6	DQ10T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_RX_T87p	DIFFOUT_T87p	M12	DQ10T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_TX_T88p	DIFFOUT_T88p	G8	DQ10T	DQ3T		
8A	VREFB8A0	IO			DIFFIO_RX_T87n	DIFFOUT_T87n	M11	DQ10T	DQ3T		



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
8A	VREFB8A0	IO			DIFFIO_TX_T88n	DIFFOUT_T88n	G7				
9A		MSEL0		MSEL0			T8				
9A		CONF_DONE		CONF_DONE			L8				
9A		MSEL1		MSEL1			P9				
9A		nSTATUS		nSTATUS			K7				
9A		nCE		nCE			H6				
9A		MSEL2		MSEL2			G5				
9A		MSEL3		MSEL3			P7				
9A		nCONFIG		nCONFIG			C5				
9A		MSEL4		MSEL4			M7				
9A		GND					E5				
		GND					F22				
		GND					AK2				
		GND					AK14				
		GND					AK24				
		GND					AK29				
		GND					AJ6				
		GND					AJ11				
		GND					AJ21				
		GND					AH1				
		GND					AH2				
		GND					AH3				
		GND					AH8				
		GND					AH18				
		GND					AH28				
		GND					AG3				
		GND					AG4				
		GND					AG15				
		GND					AG25				
		GND					AF1				
		GND					AF2				
		GND					AF5				
		GND					AF12				
		GND					AF22				
		GND					AE3				
		GND					AE4				
		GND					AE6				
		GND					AE9				
		GND					AE19				
		GND					AE29				
		GND					AD1				
		GND					AD2				
		GND					AD5				
		GND					AD7				
		GND					AD16				
		GND					AD26				
		GND					AC3				
		GND					AC4				
		GND					AC6				
		GND					AC13				
		GND					AC23				
		GND					AB1				
		GND					AB2				
		GND					AB5				
		GND					AB10				
		GND					AB20				
		GND					AB30				
		GND					AA3				
		GND					AA4				
		GND					AA6				
		GND					AA17				
		GND					AA27				
		GND					Y1				
		GND					Y2				
		GND					Y5				
		GND					Y7				
		GND					Y14				
		GND					Y24				
		GND					W3				
		GND					W4				
		GND					W6				
		GND					W11				
		GND					W13				
		GND					W15				
		GND					W17				
		GND					W19				
		GND					W21				
		GND					V1				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		GND					V2				
		GND					V5				
		GND					V8				
		GND					V14				
		GND					V16				
		GND					V18				
		GND					V20				
		GND					V23				
		GND					V28				
		GND					U3				
		GND					U4				
		GND					U6				
		GND					U13				
		GND					U15				
		GND					U17				
		GND					U19				
		GND					U25				
		GND					T1				
		GND					T2				
		GND					T5				
		GND					T12				
		GND					T14				
		GND					T16				
		GND					T18				
		GND					T20				
		GND					T22				
		GND					R3				
		GND					R4				
		GND					R6				
		GND					R9				
		GND					R13				
		GND					R15				
		GND					R17				
		GND					R19				
		GND					R29				
		GND					P1				
		GND					P2				
		GND					P5				
		GND					P11				
		GND					P14				
		GND					P16				
		GND					P18				
		GND					P26				
		GND					N3				
		GND					N4				
		GND					N6				
		GND					N8				
		GND					N13				
		GND					N15				
		GND					N17				
		GND					N19				
		GND					N23				
		GND					M1				
		GND					M2				
		GND					M5				
		GND					M10				
		GND					M14				
		GND					M16				
		GND					M18				
		GND					M20				
		GND					M30				
		GND					L3				
		GND					L4				
		GND					L6				
		GND					L17				
		GND					L27				
		GND					K1				
		GND					K2				
		GND					K5				
		GND					K9				
		GND					K14				
		GND					K24				
		GND					J3				
		GND					J4				
		GND					J6				
		GND					J11				
		GND					J21				
		GND					H1				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		GND					H2				
		GND					H5				
		GND					H8				
		GND					H11				
		GND					H18				
		GND					H28				
		GND					G3				
		GND					G4				
		GND					G15				
		GND					G25				
		GND					F1				
		GND					F2				
		GND					F5				
		GND					F12				
		GND					E3				
		GND					E4				
		GND					E9				
		GND					E19				
		GND					E29				
		GND					D1				
		GND					D2				
		GND					D5				
		GND					D16				
		GND					D26				
		GND					C2				
		GND					C3				
		GND					C4				
		GND					C13				
		GND					C23				
		GND					B1				
		GND					B2				
		GND					B10				
		GND					B20				
		GND					B30				
		GND					A12				
		GND					A17				
		GND					A27				
		VCC					M15				
		VCC					W14				
		VCC					W16				
		VCC					W18				
		VCC					W20				
		VCC					V13				
		VCC					V15				
		VCC					V17				
		VCC					V19				
		VCC					U14				
		VCC					U16				
		VCC					U18				
		VCC					U20				
		VCC					T13				
		VCC					T15				
		VCC					T17				
		VCC					T19				
		VCC					R14				
		VCC					R16				
		VCC					R18				
		VCC					F13				
		VCC					F15				
		VCC					F17				
		VCC					F19				
		VCC					N14				
		VCC					N16				
		VCC					N18				
		VCC					M13				
		VCC					M17				
		VCC					M19				
		DNU					B4				
		DNU					B3				
		DNU					AD8				
		DNU					AD14				
		DNU					F24				
		DNU					D15				
		VCCPGM					AC11				
		VCCPGM					AB24				
		VCCPGM					F10				
		VCCBAT					H10				
		VCCIO3A					U10				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		VCCIO3A					AD11				
		VCCIO3A					AC8				
		VCCIO3A					Y9				
		VCCIO3B					AA12				
		VCCIO3B					AK4				
		VCCIO3B					AK9				
		VCCIO3B					AH13				
		VCCIO3B					AG10				
		VCCIO3B					AE14				
		VCCIO4A					AK19				
		VCCIO4A					AJ16				
		VCCIO4A					AJ26				
		VCCIO4A					AH23				
		VCCIO4A					AG20				
		VCCIO4A					AF17				
		VCCIO4A					AD21				
		VCCIO4A					AC18				
		VCCIO4A					AB15				
		VCCIO4A					Y19				
		VCCIO5A					AF27				
		VCCIO5A					AE24				
		VCCIO5A					AB25				
		VCCIO5A					AA22				
		VCCIO5B					AG30				
		VCCIO5B					AC28				
		VCCIO5B					Y29				
		VCCIO5B					W26				
		VCCIO5B					U30				
		VCCIO5B					T27				
		VCCIO6A					R24				
		VCCIO6A					P21				
		VCCIO6A					N28				
		VCCIO6A					M25				
		VCCIO6A					L22				
		VCCIO6A					K29				
		VCCIO6A					J26				
		VCCIO6A					G30				
		VCCIO6A					F27				
		VCCIO6A					C28				
		VCCIO7A					K19				
		VCCIO7A					H23				
		VCCIO7A					G20				
		VCCIO7A					F17				
		VCCIO7A					E24				
		VCCIO7A					D21				
		VCCIO7A					C19				
		VCCIO7A					B15				
		VCCIO7A					B25				
		VCCIO7A					A22				
		VCCIO8A					A7				
		VCCIO8A					L12				
		VCCIO8A					J16				
		VCCIO8A					H13				
		VCCIO8A					G10				
		VCCIO8A					F7				
		VCCIO8A					E14				
		VCCIO8A					D11				
		VCCIO8A					C8				
		VCCIO8A					B5				
		VCCPD3A					AD10				
		VCCPD3A					AB11				
		VCCPD3B4A					AC20				
		VCCPD3B4A					AE11				
		VCCPD3B4A					AE21				
		VCCPD3B4A					AD15				
		VCCPD3B4A					AC12				
		VCCPD3B4A					AC17				
		VCCPD5A					W23				
		VCCPD5A					W25				
		VCCPD5B					U24				
		VCCPD5B					T26				
		VCCPD6A					P24				
		VCCPD6A					M24				
		VCCPD6A					K23				
		VCCPD7A8A					D24				
		VCCPD7A8A					G13				
		VCCPD7A8A					G16				
		VCCPD7A8A					G19				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		VCCPD7A8A					F11				
		VCCPD7A8A					F21				
		VCCPD7A8A					F23				
3A	VREFB3AN0	VREFB3AN0					AE8				
3B	VREFB3BN0	VREFB3BN0					AJ13				
4A	VREFB4AN0	VREFB4AN0					AH16				
5A	VREFB5AN0	VREFB5AN0					AC25				
5B	VREFB5BN0	VREFB5BN0					P27				
6A	VREFB6AN0	VREFB6AN0					M26				
7A	VREFB7AN0	VREFB7AN0					B16				
8A	VREFB8AN0	VREFB8AN0					B9				
		VCCH GXBL					AB6				
		VCCH GXBL					V6				
		VCCH GXBL					P6				
		VCCH GXBL					K6				
		VCCL GXBL					AC5				
		VCCL GXBL					W5				
		VCCL GXBL					R5				
		VCCL GXBL					L5				
		RREF TL					C1				
		VCCA FPLL					Y8				
		VCCA FPLL					J8				
		VCCA FPLL					AB23				
		VCCA FPLL					J24				
		VCC AUX					G11				
		VCC AUX					AC10				
		VCC AUX					AD22				
		VCC AUX					AC16				
		VCC AUX					H16				
		VCC AUX					H22				
		VCCE GXBL					AD6				
		VCCE GXBL					AA5				
		VCCE GXBL					Y6				
		VCCE GXBL					U5				
		VCCE GXBL					T6				
		VCCE GXBL					N5				
		VCCE GXBL					M6				
		VCCE GXBL					J5				

Notes:

(1) For more information about pin definition and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).

(2) RESET pin is only applicable for DDR3 device.



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
GXB L3		REFCLK3Ln					P10				
GXB L3		REFCLK3p					R11				
GXB L3		GXB TX L11n					F3				
GXB L3		GXB TX L11p					F4				
GXB L3		GXB RX L11p,GXB REFCLK L11p					G2				
GXB L3		GXB RX L11n,GXB REFCLK L11n					G1				
GXB L3		GXB TX L10n					H3				
GXB L3		GXB TX L10p					H4				
GXB L3		GXB RX L10p,GXB REFCLK L10p					J2				
GXB L3		GXB RX L10n,GXB REFCLK L10n					J1				
GXB L3		GXB TX L9n					K3				
GXB L3		GXB TX L9p					K4				
GXB L3		GXB RX L9p,GXB REFCLK L9p					L2				
GXB L3		GXB RX L9n,GXB REFCLK L9n					L1				
GXB L2		GXB TX L8n					M3				
GXB L2		GXB TX L8p					M4				
GXB L2		GXB RX L8p,GXB REFCLK L8p					N2				
GXB L2		GXB RX L8n,GXB REFCLK L8n					N1				
GXB L2		GXB TX L7n					P3				
GXB L2		GXB TX L7p					P4				
GXB L2		GXB RX L7p,GXB REFCLK L7p					R2				
GXB L2		GXB RX L7n,GXB REFCLK L7n					R1				
GXB L2		GXB TX L6n					T3				
GXB L2		GXB TX L6p					T4				
GXB L2		GXB RX L6p,GXB REFCLK L6p					U2				
GXB L2		GXB RX L6n,GXB REFCLK L6n					U1				
GXB L2		REFCLK2p					U11				
GXB L2		REFCLK2Ln					T10				
GXB L1		REFCLK1Ln					W10				
GXB L1		REFCLK1p					W11				
GXB L1		GXB TX L5n					V3				
GXB L1		GXB TX L5p					V4				
GXB L1		GXB RX L5p,GXB REFCLK L5p					W2				
GXB L1		GXB RX L5n,GXB REFCLK L5n					W1				
GXB L1		GXB TX L4n					Y3				
GXB L1		GXB TX L4p					Y4				
GXB L1		GXB RX L4p,GXB REFCLK L4p					AA2				
GXB L1		GXB RX L4n,GXB REFCLK L4n					AA1				
GXB L1		GXB TX L3n					AB3				
GXB L1		GXB TX L3p					AB4				
GXB L1		GXB RX L3p,GXB REFCLK L3p					AC2				
GXB L1		GXB RX L3n,GXB REFCLK L3n					AC1				
GXB L0		GXB TX L2n					AD3				
GXB L0		GXB TX L2p					AD4				
GXB L0		GXB RX L2p,GXB REFCLK L2p					AE2				
GXB L0		GXB RX L2n,GXB REFCLK L2n					AE1				
GXB L0		GXB TX L1n					AF3				
GXB L0		GXB TX L1p					AF4				
GXB L0		GXB RX L1p,GXB REFCLK L1p					AG2				
GXB L0		GXB RX L1n,GXB REFCLK L1n					AG1				
GXB L0		GXB TX L0n					AH3				
GXB L0		GXB TX L0p					AH4				
GXB L0		GXB RX L0p,GXB REFCLK L0p					AJ2				
GXB L0		GXB RX L0n,GXB REFCLK L0n					AJ1				
GXB L0		REFCLK0p					AA11				
GXB L0		REFCLK0Ln					AB10				
3A		TDO		TDO			AF11				
3A		nCS0		DATA4			AG10				
3A		TMS		TMS			AG11				
3A		AS_DATA3		DATA3			AJ6				
3A		TCK		TCK			AK5				
3A		AS_DATA2		DATA2			AH8				
3A		TDI		TDI			AE10				
3A		AS_DATA1		DATA1			AJ7				
3A		DCLK		DCLK			AF10				
3A		AS_DATA0,ASD0		DATA0			AH9				
3A	VREFB3A0	IO		DATA6	DIFFIO RX B1n	DIFFOUT B1n	AD11	DQ1B			
3A	VREFB3A0	IO		DATA5	DIFFIO TX B2n	DIFFOUT B2n	AM4				
3A	VREFB3A0	IO		DATA8	DIFFIO RX B1p	DIFFOUT B1p	AD12	DQ1B			
3A	VREFB3A0	IO		DATA7	DIFFIO TX B2p	DIFFOUT B2p	AM5	DQ1B			
3A	VREFB3A0	IO		DATA10	DIFFIO RX B3n	DIFFOUT B3n	AJ11	DQS1B			
3A	VREFB3A0	IO		DATA9	DIFFIO TX B4n	DIFFOUT B4n	AL7	DQ1B			
3A	VREFB3A0	IO		DATA12	DIFFIO RX B3p	DIFFOUT B3p	AH12	DQS1B			
3A	VREFB3A0	IO		DATA11	DIFFIO TX B4p	DIFFOUT B4p	AK7				
3A	VREFB3A0	IO		DATA14	DIFFIO RX B5n	DIFFOUT B5n	AG13	DQ1B			
3A	VREFB3A0	IO		DATA13	DIFFIO TX B6n	DIFFOUT B6n	AL8	DQ1B			
3A	VREFB3A0	IO		CLKUSR	DIFFIO RX B5p	DIFFOUT B5p	AF13	DQ1B			
3A	VREFB3A0	IO		DATA15	DIFFIO TX B6p	DIFFOUT B6p	AK8	DQ1B			
3A	VREFB3A0	IO		PR_DONE	DIFFIO RX B7n	DIFFOUT B7n	AC12				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Table with columns: Bank Number, VREF, Pin Name/Function, Optional Function(s), Configuration Function, Dedicated Tx/Rx Channel, Emulated LVDS Output Channel, F1152, DQS for X8, DQS for X16, HMC Pin Assignment for DDR3/DDR2 (2), HMC Pin Assignment for LPDDR2. Rows list pin configurations for banks 3A, 3B, and 3C.



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
6A	VREFB6ANO	IO			DIFFIO TX R70p	DIFFOUT R70p	N32				
6A	VREFB6ANO	IO			DIFFIO RX R69n	DIFFOUT R69n	R25	DQSn9R	DQ3R		
6A	VREFB6ANO	IO			DIFFIO TX R70n	DIFFOUT R70n	N31	DQ9R	DQ3R		
6A	VREFB6ANO	IO			DIFFIO RX R71p	DIFFOUT R71p	P32	DQ9R	DQ3R		
6A	VREFB6ANO	IO			DIFFIO TX R72p	DIFFOUT R72p	G34	DQ9R	DQ3R		
6A	VREFB6ANO	IO			DIFFIO RX R71n	DIFFOUT R71n	P31	DQ9R	DQ3R		
6A	VREFB6ANO	IO			DIFFIO TX R72n	DIFFOUT R72n	G33				
6A	VREFB6ANO	IO			DIFFIO RX R73p	DIFFOUT R73p	R30				
6A	VREFB6ANO	IO			DIFFIO TX R74p	DIFFOUT R74p	M31	DQ10R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO RX R73n	DIFFOUT R73n	R29				
6A	VREFB6ANO	IO			DIFFIO TX R74n	DIFFOUT R74n	L31	DQ10R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO RX R75p	DIFFOUT R75p	L30	DQ10R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO TX R76p	DIFFOUT R76p	J32	DQ10R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO RX R75n	DIFFOUT R75n	K30	DQ10R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO TX R76n	DIFFOUT R76n	H32	DQ10R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO RX R77p	DIFFOUT R77p	R23	DQS10R	DQS4R		
6A	VREFB6ANO	IO			DIFFIO TX R78p	DIFFOUT R78p	J31				
6A	VREFB6ANO	IO			DIFFIO RX R77n	DIFFOUT R77n	R24	DQSn10R	DQSn4R		
6A	VREFB6ANO	IO			DIFFIO TX R78n	DIFFOUT R78n	H31	DQ10R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO RX R79p	DIFFOUT R79p	N28	DQ10R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO TX R80p	DIFFOUT R80p	P30	DQ10R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO RX R79n	DIFFOUT R79n	M28	DQ10R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO TX R80n	DIFFOUT R80n	N29				
6A	VREFB6ANO	IO			DIFFIO RX R81p	DIFFOUT R81p	P27				
6A	VREFB6ANO	IO			DIFFIO TX R82p	DIFFOUT R82p	G31	DQ11R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO RX R81n	DIFFOUT R81n	N27				
6A	VREFB6ANO	IO			DIFFIO TX R82n	DIFFOUT R82n	G30	DQ11R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO RX R83p	DIFFOUT R83p	M29	DQ11R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO TX R84p	DIFFOUT R84p	J30	DQ11R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO RX R83n	DIFFOUT R83n	M30	DQ11R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO TX R84n	DIFFOUT R84n	J29	DQ11R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO RX R85p	DIFFOUT R85p	P24	DQS11R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO TX R86p	DIFFOUT R86p	H29				
6A	VREFB6ANO	IO			DIFFIO RX R85n	DIFFOUT R85n	P25	DQSn11R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO TX R86n	DIFFOUT R86n	H28	DQ11R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO RX R87p	DIFFOUT R87p	L28	DQ11R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO TX R88p	DIFFOUT R88p	K29	DQ11R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO RX R87n	DIFFOUT R87n	L27	DQ11R	DQ4R		
6A	VREFB6ANO	IO			DIFFIO TX R88n	DIFFOUT R88n	K28				
7A		GND					J26				
7A	VREFB7ANO	IO			DIFFIO RX T1p	DIFFOUT T1p	K25				
7A	VREFB7ANO	IO			DIFFIO TX T2p	DIFFOUT T2p	H27	DQ1T			
7A	VREFB7ANO	IO			DIFFIO RX T1n	DIFFOUT T1n	J25				
7A	VREFB7ANO	IO			DIFFIO TX T2n	DIFFOUT T2n	H26	DQ1T			
7A	VREFB7ANO	IO			DIFFIO RX T3p	DIFFOUT T3p	G25	DQ1T			
7A	VREFB7ANO	IO			DIFFIO TX T4p	DIFFOUT T4p	G28	DQ1T			
7A	VREFB7ANO	IO			DIFFIO RX T3n	DIFFOUT T3n	F25	DQ1T			
7A	VREFB7ANO	IO			DIFFIO TX T4n	DIFFOUT T4n	G29	DQ1T			
7A	VREFB7ANO	IO			DIFFIO RX T5p	DIFFOUT T5p	M24	DQS1T			
7A	VREFB7ANO	IO			DIFFIO TX T6p	DIFFOUT T6p	F26				
7A	VREFB7ANO	IO			DIFFIO RX T5n	DIFFOUT T5n	N24	DQSn1T			
7A	VREFB7ANO	IO			DIFFIO TX T6n	DIFFOUT T6n	G26	DQ1T			
7A	VREFB7ANO	IO			DIFFIO RX T7p	DIFFOUT T7p	G24	DQ1T			
7A	VREFB7ANO	IO			DIFFIO TX T8p	DIFFOUT T8p	F30	DQ1T			
7A	VREFB7ANO	IO			DIFFIO RX T7n	DIFFOUT T7n	H24	DQ1T			
7A	VREFB7ANO	IO			DIFFIO TX T8n	DIFFOUT T8n	E30				
7A	VREFB7ANO	IO			DIFFIO RX T9p	DIFFOUT T9p	M25			GND	GND
7A	VREFB7ANO	IO			DIFFIO TX T10p	DIFFOUT T10p	F27	DQ2T	DQ1T	T DM 4	T DM 4
7A	VREFB7ANO	IO			DIFFIO RX T9n	DIFFOUT T9n	L25			GND	GND
7A	VREFB7ANO	IO			DIFFIO TX T10n	DIFFOUT T10n	F28	DQ2T	DQ1T	T DQ 39	T DQ 39
7A	VREFB7ANO	IO			DIFFIO RX T11p	DIFFOUT T11p	D30	DQ2T	DQ1T	T DQ 37	T DQ 37
7A	VREFB7ANO	IO			DIFFIO TX T12p	DIFFOUT T12p	C32	DQ2T	DQ1T	T DQ 38	T DQ 38
7A	VREFB7ANO	IO			DIFFIO RX T11n	DIFFOUT T11n	D29	DQ2T	DQ1T	T DQ 36	T DQ 36
7A	VREFB7ANO	IO			DIFFIO TX T12n	DIFFOUT T12n	C31	DQ2T	DQ1T	GND	GND
7A	VREFB7ANO	IO			DIFFIO RX T13p	DIFFOUT T13p	L23	DQS2T	DQS1T	T DQS 4	T DQS 4
7A	VREFB7ANO	IO			DIFFIO TX T14p	DIFFOUT T14p	E29			GND	GND
7A	VREFB7ANO	IO			DIFFIO RX T13n	DIFFOUT T13n	K23	DQSn2T	DQSn1T	T DQS# 4	T DQS# 4
7A	VREFB7ANO	IO			DIFFIO TX T14n	DIFFOUT T14n	E28	DQ2T	DQ1T	T DQ 35	T DQ 35
7A	VREFB7ANO	IO			DIFFIO RX T15p	DIFFOUT T15p	H23	DQ2T	DQ1T	T DQ 33	T DQ 33
7A	VREFB7ANO	IO			DIFFIO TX T16p	DIFFOUT T16p	B31	DQ2T	DQ1T	T DQ 34	T DQ 34
7A	VREFB7ANO	IO			DIFFIO RX T15n	DIFFOUT T15n	G23	DQ2T	DQ1T	T DQ 32	T DQ 32
7A	VREFB7ANO	IO			DIFFIO TX T16n	DIFFOUT T16n	B30			GND	GND
7A	VREFB7ANO	IO			DIFFIO RX T17p	DIFFOUT T17p	L22			GND	GND
7A	VREFB7ANO	IO			DIFFIO TX T18p	DIFFOUT T18p	E24	DQ3T	DQ1T	T DM 3	T DM 3
7A	VREFB7ANO	IO			DIFFIO RX T17n	DIFFOUT T17n	K22			GND	GND
7A	VREFB7ANO	IO			DIFFIO TX T18n	DIFFOUT T18n	E25	DQ3T	DQ1T	T DQ 31	T DQ 31
7A	VREFB7ANO	IO			DIFFIO RX T19p	DIFFOUT T19p	F23	DQ3T	DQ1T	T DQ 29	T DQ 29
7A	VREFB7ANO	IO			DIFFIO TX T20p	DIFFOUT T20p	C29	DQ3T	DQ1T	T DQ 30	T DQ 30
7A	VREFB7ANO	IO			DIFFIO RX T19n	DIFFOUT T19n	F22	DQ3T	DQ1T	T DQ 28	T DQ 28



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
7A	VREFB7A0	IO			DIFFIO TX T20n	DIFFOUT T20n	C28	DQ3T	DQ1T	GND	GND
7A	VREFB7A0	IO			DIFFIO RX T21p	DIFFOUT T21p	M23	DQS3T	DQ1T	T DQS_3	T DQS_3
7A	VREFB7A0	IO			DIFFIO TX T22p	DIFFOUT T22p	E27			GND	GND
7A	VREFB7A0	IO			DIFFIO RX T21n	DIFFOUT T21n	N23	DQSn3T	DQ1T	T DQS#_3	T DQS#_3
7A	VREFB7A0	IO			DIFFIO TX T22n	DIFFOUT T22n	D26	DQ3T	DQ1T	T DQ_27	T DQ_27
7A	VREFB7A0	IO			DIFFIO RX T23p	DIFFOUT T23p	H22	DQ3T	DQ1T	T DQ_25	T DQ_25
7A	VREFB7A0	IO			DIFFIO TX T24p	DIFFOUT T24p	B28	DQ3T	DQ1T	T DQ_26	T DQ_26
7A	VREFB7A0	IO			DIFFIO RX T23n	DIFFOUT T23n	H21	DQ3T	DQ1T	T DQ_24	T DQ_24
7A	VREFB7A0	IO			DIFFIO TX T24n	DIFFOUT T24n	B29			GND	GND
7A	VREFB7A0	IO			DIFFIO RX T25p	DIFFOUT T25p	L21			GND	GND
7A	VREFB7A0	IO			DIFFIO TX T26p	DIFFOUT T26p	E22	DQ4T	DQ2T	T DM_2	T DM_2
7A	VREFB7A0	IO			DIFFIO RX T25n	DIFFOUT T25n	L20			GND	GND
7A	VREFB7A0	IO			DIFFIO TX T26n	DIFFOUT T26n	E23	DQ4T	DQ2T	T DQ_23	T DQ_23
7A	VREFB7A0	IO			DIFFIO RX T27p	DIFFOUT T27p	F21	DQ4T	DQ2T	T DQ_21	T DQ_21
7A	VREFB7A0	IO			DIFFIO TX T28p	DIFFOUT T28p	D27	DQ4T	DQ2T	T DQ_22	T DQ_22
7A	VREFB7A0	IO			DIFFIO RX T27n	DIFFOUT T27n	G21	DQ4T	DQ2T	T DQ_20	T DQ_20
7A	VREFB7A0	IO			DIFFIO TX T28n	DIFFOUT T28n	C27	DQ4T	DQ2T	GND	GND
7A	VREFB7A0	IO			DIFFIO RX T29p	DIFFOUT T29p	N22	DQS4T	DQS2T	T DQS_2	T DQS_2
7A	VREFB7A0	IO			DIFFIO TX T30p	DIFFOUT T30p	D25			T RESET#	T RESET#
7A	VREFB7A0	IO			DIFFIO RX T29n	DIFFOUT T29n	M21	DQSn4T	DQSn2T	T DQS#_2	T DQS#_2
7A	VREFB7A0	IO			DIFFIO TX T30n	DIFFOUT T30n	C26	DQ4T	DQ2T	T DQ_19	T DQ_19
7A	VREFB7A0	IO			DIFFIO RX T31p	DIFFOUT T31p	F20	DQ4T	DQ2T	T DQ_17	T DQ_17
7A	VREFB7A0	IO			DIFFIO TX T32p	DIFFOUT T32p	D24	DQ4T	DQ2T	T DQ_18	T DQ_18
7A	VREFB7A0	IO			DIFFIO RX T31n	DIFFOUT T31n	G20	DQ4T	DQ2T	T DQ_16	T DQ_16
7A	VREFB7A0	IO			DIFFIO TX T32n	DIFFOUT T32n	C24			GND	GND
7A	VREFB7A0	IO	CLK11p		DIFFIO RX T33p	DIFFOUT T33p	J20				
7A	VREFB7A0	IO			DIFFIO TX T34p	DIFFOUT T34p	A28	DQ5T	DQ2T	T DM_1	T DM_1
7A	VREFB7A0	IO	CLK11n		DIFFIO RX T33n	DIFFOUT T33n	K19				
7A	VREFB7A0	IO			DIFFIO TX T34n	DIFFOUT T34n	A27	DQ5T	DQ2T	T DQ_15	T DQ_15
7A	VREFB7A0	IO			DIFFIO RX T35p	DIFFOUT T35p	D22	DQ5T	DQ2T	T DQ_13	T DQ_13
7A	VREFB7A0	IO			DIFFIO TX T36p	DIFFOUT T36p	B26	DQ5T	DQ2T	T DQ_14	T DQ_14
7A	VREFB7A0	IO			DIFFIO RX T35n	DIFFOUT T35n	C23	DQ5T	DQ2T	T DQ_12	T DQ_12
7A	VREFB7A0	IO			DIFFIO TX T36n	DIFFOUT T36n	B25	DQ5T	DQ2T	T CKE_0	T CKE_0
7A	VREFB7A0	IO			DIFFIO RX T37p	DIFFOUT T37p	M20	DQS5T	DQ2T	T DQS_1	T DQS_1
7A	VREFB7A0	IO			DIFFIO TX T38p	DIFFOUT T38p	C22			T CKE_1	T CKE_1
7A	VREFB7A0	IO			DIFFIO RX T37n	DIFFOUT T37n	M19	DQSn5T	DQ2T	T DQS#_1	T DQS#_1
7A	VREFB7A0	IO			DIFFIO TX T38n	DIFFOUT T38n	D21	DQ5T	DQ2T	T DQ_11	T DQ_11
7A	VREFB7A0	IO			DIFFIO RX T39p	DIFFOUT T39p	E20	DQ5T	DQ2T	T DQ_9	T DQ_9
7A	VREFB7A0	IO			DIFFIO TX T40p	DIFFOUT T40p	A26	DQ5T	DQ2T	T DQ_10	T DQ_10
7A	VREFB7A0	IO			DIFFIO RX T39n	DIFFOUT T39n	D20	DQ5T	DQ2T	T DQ_8	T DQ_8
7A	VREFB7A0	IO			DIFFIO TX T40n	DIFFOUT T40n	A25			GND	GND
7A	VREFB7A0	IO	CLK10p		DIFFIO RX T41p	DIFFOUT T41p	H19				
7A	VREFB7A0	IO			DIFFIO TX T42p	DIFFOUT T42p	B23	DQ6T		T DM_0	T DM_0
7A	VREFB7A0	IO	CLK10n		DIFFIO RX T41n	DIFFOUT T41n	H18				
7A	VREFB7A0	IO			DIFFIO TX T42n	DIFFOUT T42n	B24	DQ6T		T DQ_7	T DQ_7
7A	VREFB7A0	IO			DIFFIO RX T43p	DIFFOUT T43p	C21	DQ6T		T DQ_5	T DQ_5
7A	VREFB7A0	IO			DIFFIO TX T44p	DIFFOUT T44p	A23	DQ6T		T DQ_6	T DQ_6
7A	VREFB7A0	IO			DIFFIO RX T43n	DIFFOUT T43n	B21	DQ6T		T DQ_4	T DQ_4
7A	VREFB7A0	IO			DIFFIO TX T44n	DIFFOUT T44n	A22	DQ6T		T ODT_1	T ODT_1
7A	VREFB7A0	IO			DIFFIO RX T45p	DIFFOUT T45p	M18	DQS6T		T DQS_0	T DQS_0
7A	VREFB7A0	IO			DIFFIO TX T46p	DIFFOUT T46p	E19			T ODT_0	T ODT_0
7A	VREFB7A0	IO			DIFFIO RX T45n	DIFFOUT T45n	L18	DQSn6T		T DQS#_0	T DQS#_0
7A	VREFB7A0	IO			DIFFIO TX T46n	DIFFOUT T46n	D19	DQ6T		T DQ_3	T DQ_3
7A	VREFB7A0	IO			DIFFIO RX T47p	DIFFOUT T47p	B20	DQ6T		T DQ_1	T DQ_1
7A	VREFB7A0	IO			DIFFIO TX T48p	DIFFOUT T48p	A21	DQ6T		T DQ_2	T DQ_2
7A	VREFB7A0	IO			DIFFIO RX T47n	DIFFOUT T47n	B19	DQ6T		T DQ_0	T DQ_0
7A	VREFB7A0	IO	RZQ_2		DIFFIO TX T48n	DIFFOUT T48n	A20				
8A	VREFB8A0	IO	CLK9p		DIFFIO RX T49p	DIFFOUT T49p	G18				
8A	VREFB8A0	IO			DIFFIO TX T50p	DIFFOUT T50p	C18	DQ7T		T A_0	T CA_0
8A	VREFB8A0	IO	CLK9n		DIFFIO RX T49n	DIFFOUT T49n	F18				
8A	VREFB8A0	IO			DIFFIO TX T50n	DIFFOUT T50n	C17	DQ7T		T A_1	T CA_1
8A	VREFB8A0	IO			DIFFIO RX T51p	DIFFOUT T51p	E18	DQ7T		T A_4	T CA_4
8A	VREFB8A0	IO	FPLL TL_CLKOUT0,FPLL TL_CLKOUTp,FPLL TL_FB		DIFFIO TX T52p	DIFFOUT T52p	B18	DQ7T		T A_2	T CA_2
8A	VREFB8A0	IO			DIFFIO RX T51n	DIFFOUT T51n	E17	DQ7T		T A_5	T CA_5
8A	VREFB8A0	IO	FPLL TL_CLKOUT1,FPLL TL_CLKOUTn		DIFFIO TX T52n	DIFFOUT T52n	A18	DQ7T		T A_3	T CA_3
8A	VREFB8A0	IO			DIFFIO RX T53p	DIFFOUT T53p	M16	DQS7T		T CK	T CK
8A	VREFB8A0	IO			DIFFIO TX T54p	DIFFOUT T54p	A17			T A_6	T CA_6
8A	VREFB8A0	IO			DIFFIO RX T53n	DIFFOUT T53n	L17	DQSn7T		T CK#	T CK#
8A	VREFB8A0	IO			DIFFIO TX T54n	DIFFOUT T54n	A16	DQ7T		T A_7	T CA_7
8A	VREFB8A0	IO			DIFFIO RX T55p	DIFFOUT T55p	C16	DQ7T		T BA_1	
8A	VREFB8A0	IO			DIFFIO TX T56p	DIFFOUT T56p	B15	DQ7T		T BA_0	
8A	VREFB8A0	IO			DIFFIO RX T55n	DIFFOUT T55n	B16	DQ7T		T BA_2	
8A	VREFB8A0	IO			DIFFIO TX T56n	DIFFOUT T56n	A15			GND	GND
8A	VREFB8A0	IO	CLK9p,FPLL TL_FBp		DIFFIO RX T57p	DIFFOUT T57p	H17				
8A	VREFB8A0	IO			DIFFIO TX T58p	DIFFOUT T58p	A12	DQ8T	DQ3T	T CAS#	
8A	VREFB8A0	IO	CLK9n,FPLL TL_FBn		DIFFIO RX T57n	DIFFOUT T57n	H16				
8A	VREFB8A0	IO			DIFFIO TX T58n	DIFFOUT T58n	A11	DQ8T	DQ3T	T RAS#	
8A	VREFB8A0	IO			DIFFIO RX T59p	DIFFOUT T59p	F17	DQ8T	DQ3T	T A_8	T CA_8
8A	VREFB8A0	IO			DIFFIO TX T60p	DIFFOUT T60p	B13	DQ8T	DQ3T	T A_10	



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
8A	VREFB8AN0	IO			DIFFIO_RX_T59n	DIFFOUT_T59n	F16	DQ8T	DQ3T	T A 9	T CA 9
8A	VREFB8AN1	IO			DIFFIO_TX_T60n	DIFFOUT_T60n	A13	DQ8T	DQ3T	T A 11	
8A	VREFB8AN2	IO			DIFFIO_RX_T61p	DIFFOUT_T61p	M15	DQS8T	DQS3T	T CS#_0	T CS#_0
8A	VREFB8AN3	IO			DIFFIO_TX_T62p	DIFFOUT_T62p	C14			T A 12	
8A	VREFB8AN4	IO			DIFFIO_RX_T61n	DIFFOUT_T61n	M14	DQSn8T	DQSn3T	T CS#_1	T CS#_1
8A	VREFB8AN5	IO			DIFFIO_TX_T62n	DIFFOUT_T62n	B14	DQ8T	DQ3T	T A 13	
8A	VREFB8AN6	IO			DIFFIO_RX_T63p	DIFFOUT_T63p	D17	DQ8T	DQ3T	T A 14	
8A	VREFB8AN7	IO			DIFFIO_TX_T64p	DIFFOUT_T64p	B10	DQ8T	DQ3T	T WE#	
8A	VREFB8AN8	IO			DIFFIO_RX_T63n	DIFFOUT_T63n	D16	DQ8T	DQ3T	T A 15	
8A	VREFB8AN9	IO			DIFFIO_TX_T64n	DIFFOUT_T64n	A10				GND
8A	VREFB8AN10	IO			DIFFIO_RX_T65p	DIFFOUT_T65p	F15				
8A	VREFB8AN11	IO			DIFFIO_TX_T66p	DIFFOUT_T66p	A7	DQ9T	DQ3T		
8A	VREFB8AN12	IO			DIFFIO_RX_T65n	DIFFOUT_T65n	G15				
8A	VREFB8AN13	IO			DIFFIO_TX_T66n	DIFFOUT_T66n	A6	DQ9T	DQ3T		
8A	VREFB8AN14	IO			DIFFIO_RX_T67p	DIFFOUT_T67p	B8	DQ9T	DQ3T		
8A	VREFB8AN15	IO			DIFFIO_TX_T68p	DIFFOUT_T68p	C11	DQ9T	DQ3T		
8A	VREFB8AN16	IO			DIFFIO_RX_T67n	DIFFOUT_T67n	A8	DQ9T	DQ3T		
8A	VREFB8AN17	IO			DIFFIO_TX_T68n	DIFFOUT_T68n	B11	DQ9T	DQ3T		
8A	VREFB8AN18	IO			DIFFIO_RX_T69p	DIFFOUT_T69p	L16	DQS9T	DQ3T		
8A	VREFB8AN19	IO			DIFFIO_TX_T70p	DIFFOUT_T70p	C9				
8A	VREFB8AN20	IO			DIFFIO_RX_T69n	DIFFOUT_T69n	L15	DQSn9T	DQ3T		
8A	VREFB8AN21	IO			DIFFIO_TX_T70n	DIFFOUT_T70n	B9	DQ9T	DQ3T		
8A	VREFB8AN22	IO			DIFFIO_RX_T71p	DIFFOUT_T71p	E15	DQ9T	DQ3T		
8A	VREFB8AN23	IO			DIFFIO_TX_T72p	DIFFOUT_T72p	C13	DQ9T	DQ3T		
8A	VREFB8AN24	IO			DIFFIO_RX_T71n	DIFFOUT_T71n	D15	DQ9T	DQ3T		
8A	VREFB8AN25	IO			DIFFIO_TX_T72n	DIFFOUT_T72n	C12				
8A	VREFB8AN26	IO			DIFFIO_RX_T73p	DIFFOUT_T73p	J15				
8A	VREFB8AN27	IO			DIFFIO_TX_T74p	DIFFOUT_T74p	B5	DQ10T	DQ4T		
8A	VREFB8AN28	IO			DIFFIO_RX_T73n	DIFFOUT_T73n	K14				
8A	VREFB8AN29	IO			DIFFIO_TX_T74n	DIFFOUT_T74n	A5	DQ10T	DQ4T		
8A	VREFB8AN30	IO			DIFFIO_RX_T75p	DIFFOUT_T75p	E14	DQ10T	DQ4T		
8A	VREFB8AN31	IO			DIFFIO_TX_T76p	DIFFOUT_T76p	C6	DQ10T	DQ4T		
8A	VREFB8AN32	IO			DIFFIO_RX_T75n	DIFFOUT_T75n	D14	DQ10T	DQ4T		
8A	VREFB8AN33	IO			DIFFIO_TX_T76n	DIFFOUT_T76n	B6	DQ10T	DQ4T		
8A	VREFB8AN34	IO			DIFFIO_RX_T77p	DIFFOUT_T77p	P14	DQS10T	DQS4T		
8A	VREFB8AN35	IO			DIFFIO_TX_T77n	DIFFOUT_T77n	F13				
8A	VREFB8AN36	IO			DIFFIO_RX_T77n	DIFFOUT_T77n	N14	DQSn10T	DQSn4T		
8A	VREFB8AN37	IO			DIFFIO_TX_T78n	DIFFOUT_T78n	E13	DQ10T	DQ4T		
8A	VREFB8AN38	IO			DIFFIO_RX_T79p	DIFFOUT_T79p	H14	DQ10T	DQ4T		
8A	VREFB8AN39	IO			DIFFIO_TX_T80p	DIFFOUT_T80p	B4	DQ10T	DQ4T		
8A	VREFB8AN40	IO			DIFFIO_RX_T79n	DIFFOUT_T79n	G14	DQ10T	DQ4T		
8A	VREFB8AN41	IO			DIFFIO_TX_T80n	DIFFOUT_T80n	A3				
8A	VREFB8AN42	IO			DIFFIO_RX_T81p	DIFFOUT_T81p	M13				
8A	VREFB8AN43	IO			DIFFIO_TX_T82p	DIFFOUT_T82p	D11	DQ11T	DQ4T		
8A	VREFB8AN44	IO			DIFFIO_RX_T81n	DIFFOUT_T81n	L13				
8A	VREFB8AN45	IO			DIFFIO_TX_T82n	DIFFOUT_T82n	D10	DQ11T	DQ4T		
8A	VREFB8AN46	IO			DIFFIO_RX_T83p	DIFFOUT_T83p	G13	DQ11T	DQ4T		
8A	VREFB8AN47	IO			DIFFIO_TX_T84p	DIFFOUT_T84p	C8	DQ11T	DQ4T		
8A	VREFB8AN48	IO			DIFFIO_RX_T83n	DIFFOUT_T83n	H13	DQ11T	DQ4T		
8A	VREFB8AN49	IO			DIFFIO_TX_T84n	DIFFOUT_T84n	C7	DQ11T	DQ4T		
8A	VREFB8AN50	IO			DIFFIO_RX_T85p	DIFFOUT_T85p	N13	DQS11T	DQ4T		
8A	VREFB8AN51	IO			DIFFIO_TX_T86p	DIFFOUT_T86p	A2				
8A	VREFB8AN52	IO			DIFFIO_RX_T85n	DIFFOUT_T85n	N12	DQSn11T	DQ4T		
8A	VREFB8AN53	IO			DIFFIO_TX_T86n	DIFFOUT_T86n	B3	DQ11T	DQ4T		
8A	VREFB8AN54	IO			DIFFIO_RX_T87p	DIFFOUT_T87p	E12	DQ11T	DQ4T		
8A	VREFB8AN55	IO			DIFFIO_TX_T88p	DIFFOUT_T88p	C1	DQ11T	DQ4T		
8A	VREFB8AN56	IO			DIFFIO_RX_T87n	DIFFOUT_T87n	D12	DQ11T	DQ4T		
8A	VREFB8AN57	IO			DIFFIO_TX_T88n	DIFFOUT_T88n	B1				
8A	VREFB8AN58	IO			DIFFIO_RX_T89p	DIFFOUT_T89p	L12				
8A	VREFB8AN59	IO			DIFFIO_TX_T90p	DIFFOUT_T90p	F10	DQ12T			
8A	VREFB8AN60	IO			DIFFIO_RX_T89n	DIFFOUT_T89n	K13				
8A	VREFB8AN61	IO			DIFFIO_TX_T90n	DIFFOUT_T90n	E10	DQ12T			
8A	VREFB8AN62	IO			DIFFIO_RX_T91p	DIFFOUT_T91p	F12	DQ12T			
8A	VREFB8AN63	IO			DIFFIO_TX_T92p	DIFFOUT_T92p	E9	DQ12T			
8A	VREFB8AN64	IO			DIFFIO_RX_T91n	DIFFOUT_T91n	F11	DQ12T			
8A	VREFB8AN65	IO			DIFFIO_TX_T92n	DIFFOUT_T92n	D9	DQ12T			
8A	VREFB8AN66	IO			DIFFIO_RX_T93p	DIFFOUT_T93p	L11	DQS12T			
8A	VREFB8AN67	IO			DIFFIO_TX_T94p	DIFFOUT_T94p	E7				
8A	VREFB8AN68	IO			DIFFIO_RX_T93n	DIFFOUT_T93n	K12	DQSn12T			
8A	VREFB8AN69	IO			DIFFIO_TX_T94n	DIFFOUT_T94n	D7	DQ12T			
8A	VREFB8AN70	IO			DIFFIO_RX_T95p	DIFFOUT_T95p	H12	DQ12T			
8A	VREFB8AN71	IO			DIFFIO_TX_T96p	DIFFOUT_T96p	F8	DQ12T			
8A	VREFB8AN72	IO			DIFFIO_RX_T95n	DIFFOUT_T95n	G11	DQ12T			
8A	VREFB8AN73	IO			DIFFIO_TX_T96n	DIFFOUT_T96n	E8				
9A		MSEL0		MSEL0			J12				
9A		CONF_DONE		CONF_DONE			G10				
9A		MSEL1		MSEL1			J11				
9A		nSTATUS		nSTATUS			G9				
9A		nCE		nCE			F7				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
9A		MSEL2		MSEL2			F6				
9A		MSEL3		MSEL3			K10				
9A		nCONFIG		nCONFIG			G8				
9A		MSEL4		MSEL4			H7				
9A		GND					H8				
		GND					L24				
		GND					AP2				
		GND					AP4				
		GND					AP8				
		GND					AP13				
		GND					AP18				
		GND					AP23				
		GND					AP28				
		GND					AP33				
		GND					AN6				
		GND					AN15				
		GND					AN25				
		GND					AM3				
		GND					AM12				
		GND					AM22				
		GND					AM32				
		GND					AL5				
		GND					AL9				
		GND					AL19				
		GND					AL29				
		GND					AL34				
		GND					AK1				
		GND					AK2				
		GND					AK3				
		GND					AK6				
		GND					AK16				
		GND					AK26				
		GND					AJ3				
		GND					AJ4				
		GND					AJ5				
		GND					AJ13				
		GND					AJ23				
		GND					AJ33				
		GND					AH1				
		GND					AH2				
		GND					AH5				
		GND					AH10				
		GND					AH20				
		GND					AH30				
		GND					AG3				
		GND					AG4				
		GND					AG5				
		GND					AG6				
		GND					AG7				
		GND					AG17				
		GND					AG27				
		GND					AF1				
		GND					AF2				
		GND					AF5				
		GND					AF6				
		GND					AF7				
		GND					AF14				
		GND					AF24				
		GND					AF34				
		GND					AE3				
		GND					AE4				
		GND					AE5				
		GND					AE6				
		GND					AE7				
		GND					AE8				
		GND					AE9				
		GND					AE11				
		GND					AE21				
		GND					AE31				
		GND					AD1				
		GND					AD2				
		GND					AD5				
		GND					AD6				
		GND					AD7				
		GND					AD9				
		GND					AD10				
		GND					AD18				
		GND					AD28				
		GND					AC3				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		GND					AC4				
		GND					AC5				
		GND					AC6				
		GND					AC8				
		GND					AC10				
		GND					AC15				
		GND					AC25				
		GND					AB1				
		GND					AB2				
		GND					AB5				
		GND					AB6				
		GND					AB7				
		GND					AB9				
		GND					AB11				
		GND					AB12				
		GND					AB22				
		GND					AB32				
		GND					AA3				
		GND					AA4				
		GND					AA5				
		GND					AA6				
		GND					AA8				
		GND					AA10				
		GND					AA12				
		GND					AA14				
		GND					AA19				
		GND					AA29				
		GND					AA34				
		GND					Y1				
		GND					Y2				
		GND					Y5				
		GND					Y6				
		GND					Y7				
		GND					Y9				
		GND					Y10				
		GND					Y11				
		GND					Y13				
		GND					Y15				
		GND					Y17				
		GND					Y19				
		GND					Y21				
		GND					W3				
		GND					W4				
		GND					W5				
		GND					W6				
		GND					W8				
		GND					W10				
		GND					W12				
		GND					W14				
		GND					W16				
		GND					W18				
		GND					W20				
		GND					W22				
		GND					W23				
		GND					W33				
		GND					V1				
		GND					V2				
		GND					V5				
		GND					V6				
		GND					V7				
		GND					V9				
		GND					V11				
		GND					V13				
		GND					V15				
		GND					V17				
		GND					V19				
		GND					V21				
		GND					V30				
		GND					U3				
		GND					U4				
		GND					U5				
		GND					U6				
		GND					U8				
		GND					U10				
		GND					U12				
		GND					U14				
		GND					U16				
		GND					U18				
		GND					U20				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		GND					U22				
		GND					U27				
		GND					T1				
		GND					T2				
		GND					T5				
		GND					T6				
		GND					T7				
		GND					T9				
		GND					T11				
		GND					T13				
		GND					T15				
		GND					T17				
		GND					T19				
		GND					T21				
		GND					T24				
		GND					T34				
		GND					R3				
		GND					R4				
		GND					R5				
		GND					R6				
		GND					R8				
		GND					R10				
		GND					R12				
		GND					R14				
		GND					R16				
		GND					R18				
		GND					R20				
		GND					R22				
		GND					R31				
		GND					P1				
		GND					P2				
		GND					P5				
		GND					P6				
		GND					P7				
		GND					P9				
		GND					P11				
		GND					P13				
		GND					P15				
		GND					P17				
		GND					P19				
		GND					P21				
		GND					P28				
		GND					N3				
		GND					N4				
		GND					N5				
		GND					N6				
		GND					N8				
		GND					N10				
		GND					N11				
		GND					N16				
		GND					N18				
		GND					N20				
		GND					N25				
		GND					M1				
		GND					M2				
		GND					M5				
		GND					M6				
		GND					M7				
		GND					M9				
		GND					M10				
		GND					M12				
		GND					M17				
		GND					M22				
		GND					M32				
		GND					L3				
		GND					L4				
		GND					L5				
		GND					L6				
		GND					L7				
		GND					L8				
		GND					L9				
		GND					L14				
		GND					L19				
		GND					L29				
		GND					L34				
		GND					K1				
		GND					K2				
		GND					K5				
		GND					K6				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F152	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		GND					K7				
		GND					K8				
		GND					K16				
		GND					K26				
		GND					J3				
		GND					J4				
		GND					J5				
		GND					J13				
		GND					J23				
		GND					J33				
		GND					H1				
		GND					H2				
		GND					H5				
		GND					H10				
		GND					H20				
		GND					H30				
		GND					G3				
		GND					G4				
		GND					G5				
		GND					G7				
		GND					G17				
		GND					G27				
		GND					F1				
		GND					F2				
		GND					F5				
		GND					F14				
		GND					F24				
		GND					F34				
		GND					E2				
		GND					E3				
		GND					E4				
		GND					E5				
		GND					E11				
		GND					E21				
		GND					E31				
		GND					D1				
		GND					D2				
		GND					D5				
		GND					D8				
		GND					D18				
		GND					D28				
		GND					D33				
		GND					C3				
		GND					C4				
		GND					C5				
		GND					C15				
		GND					C25				
		GND					B2				
		GND					B22				
		GND					B32				
		GND					B34				
		GND					A4				
		GND					A9				
		GND					A19				
		GND					A29				
		VCC					N21				
		VCC					AA13				
		VCC					Y12				
		VCC					Y14				
		VCC					Y16				
		VCC					Y18				
		VCC					W13				
		VCC					W15				
		VCC					W17				
		VCC					W19				
		VCC					W21				
		VCC					V12				
		VCC					V14				
		VCC					V16				
		VCC					V18				
		VCC					V20				
		VCC					V22				
		VCC					U13				
		VCC					U15				
		VCC					U17				
		VCC					U19				
		VCC					U21				
		VCC					T12				
		VCC					T14				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		VCC					T16				
		VCC					T18				
		VCC					T20				
		VCC					T22				
		VCC					R13				
		VCC					R15				
		VCC					R17				
		VCC					R19				
		VCC					R21				
		VCC					P12				
		VCC					P16				
		VCC					P18				
		VCC					P20				
		VCC					P22				
		VCC					N15				
		VCC					N17				
		VCC					N19				
		DNU					D4				
		DNU					D3				
		DNU					AG9				
		DNU					AF17				
		DNU					J24				
		DNU					J17				
		VCCPGM					AF12				
		VCCPGM					AD27				
		VCCPGM					H11				
		VCCBAT					H9				
		VCCIO3A					AD13				
		VCCIO3A					AM7				
		VCCIO3A					AK11				
		VCCIO3A					AJ8				
		VCCIO3A					AG12				
		VCCIO3A					AF9				
		VCCIO3B					AE17				
		VCCIO3B					AN10				
		VCCIO3B					AM17				
		VCCIO3B					AL14				
		VCCIO3B					AH15				
		VCCIO3B					AE16				
		VCCIO4A					AD23				
		VCCIO4A					AN20				
		VCCIO4A					AN30				
		VCCIO4A					AM27				
		VCCIO4A					AL24				
		VCCIO4A					AK21				
		VCCIO4A					AJ18				
		VCCIO4A					AJ28				
		VCCIO4A					AH25				
		VCCIO4A					AG22				
		VCCIO4A					AF19				
		VCCIO4A					AC20				
		VCCIO5A					AA24				
		VCCIO5A					AK31				
		VCCIO5A					AF29				
		VCCIO5A					AE26				
		VCCIO5A					AB27				
		VCCIO5A					Y26				
		VCCIO5B					V25				
		VCCIO5B					AG32				
		VCCIO5B					AD33				
		VCCIO5B					AC30				
		VCCIO5B					Y31				
		VCCIO5B					W28				
		VCCIO6A					G32				
		VCCIO6A					U32				
		VCCIO6A					T29				
		VCCIO6A					R26				
		VCCIO6A					P23				
		VCCIO6A					P33				
		VCCIO6A					N30				
		VCCIO6A					M27				
		VCCIO6A					K31				
		VCCIO6A					J28				
		VCCIO7A					A24				
		VCCIO7A					K21				
		VCCIO7A					J18				
		VCCIO7A					H25				
		VCCIO7A					G22				
		VCCIO7A					F19				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		VCCIO7A					F29				
		VCCIO7A					E26				
		VCCIO7A					D23				
		VCCIO7A					C20				
		VCCIO7A					C30				
		VCCIO7A					B27				
		VCCIO8A					B17				
		VCCIO8A					K11				
		VCCIO8A					H15				
		VCCIO8A					G12				
		VCCIO8A					F9				
		VCCIO8A					E6				
		VCCIO8A					E16				
		VCCIO8A					D13				
		VCCIO8A					C10				
		VCCIO8A					B7				
		VCCIO8A					B12				
		VCCIO8A					A14				
		VCCPD3A					AE15				
		VCCPD3A					AE13				
		VCCPD3B4A					AE17				
		VCCPD3B4A					AF15				
		VCCPD3B4A					AF16				
		VCCPD3B4A					AF20				
		VCCPD3B4A					AF21				
		VCCPD3B4A					AE22				
		VCCPD5A					AA26				
		VCCPD5A					AB26				
		VCCPD5B					W25				
		VCCPD6A					V26				
		VCCPD6A					P26				
		VCCPD6A					U26				
		VCCPD6A					T26				
		VCCPD6A					N26				
		VCCPD7A8A					J22				
		VCCPD7A8A					K15				
		VCCPD7A8A					K17				
		VCCPD7A8A					K20				
		VCCPD7A8A					J14				
		VCCPD7A8A					J16				
		VCCPD7A8A					J19				
		VCCPD7A8A					J21				
3A	VREFB3AN0	VREFB3AN0					AH11				
3B	VREFB3BN0	VREFB3BN0					AH18				
4A	VREFB4AN0	VREFB4AN0					AG20				
5A	VREFB5AN0	VREFB5AN0					AE27				
5B	VREFB5BN0	VREFB5BN0					V29				
6A	VREFB6AN0	VREFB6AN0					P29				
7A	VREFB7AN0	VREFB7AN0					G19				
8A	VREFB8AN0	VREFB8AN0					G16				
		NC					AP3				
		NC					AN1				
		NC					AN2				
		NC					AN3				
		NC					AM1				
		NC					AM2				
		NC					AL1				
		NC					AL2				
		NC					AL3				
		NC					AL4				
		NC					AK4				
		NC					AH6				
		NC					AH7				
		NC					AG8				
		NC					AF8				
		NC					L10				
		NC					L26				
		NC					K9				
		NC					K27				
		NC					J6				
		NC					J7				
		NC					J8				
		NC					J9				
		NC					J27				
		NC					H6				
		NC					G6				
		NC					F31				
		NC					F32				
		NC					F33				



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F1152	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		NC					E32				
		NC					E33				
		NC					E34				
		NC					D6				
		NC					D31				
		NC					D32				
		NC					D34				
		NC					C2				
		NC					C19				
		NC					C33				
		NC					C34				
		NC					B33				
		NC					A30				
		NC					A31				
		NC					A32				
		NC					A33				
		VCCH GXBL					N9				
		VCCH GXBL					AB8				
		VCCH GXBL					W9				
		VCCH GXBL					T8				
		VCCL GXBL					N7				
		VCCL GXBL					AC7				
		VCCL GXBL					AA7				
		VCCL GXBL					W7				
		VCCL GXBL					U7				
		VCCL GXBL					R7				
		RREF TL					E1				
		VCCA FPLL					AC11				
		VCCA FPLL					M11				
		VCCA FPLL					AD26				
		VCCA FPLL					M26				
		VCC AUX					J10				
		VCC AUX					K18				
		VCC AUX					K24				
		VCC AUX					AE24				
		VCC AUX					AE18				
		VCC AUX					AE12				
		VCCE GXBL					P8				
		VCCE GXBL					AD8				
		VCCE GXBL					AC9				
		VCCE GXBL					AA9				
		VCCE GXBL					Y8				
		VCCE GXBL					V8				
		VCCE GXBL					U9				
		VCCE GXBL					R9				
		VCCE GXBL					M8				

Notes:

- (1) For more information about pin definition and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).
- (2) RESET pin is only applicable for DDR3 device.



Pin Information for the Cyclone® V 5CGXFC9 Device
Version 1.2

Version Number	Date	Changes Made
1.0	7/3/2012	Initial release.
1.1	5/22/2013	- Added U484 package. - Updated the column from "HMC Pin Assignment for DDR3" to "HMC Pin Assignment for DDR3/DDR2". - Added notes to the "HMC Pin Assignment for DDR3/DDR2" and "HMC Pin Assignment for LPDDR2" columns.
1.2	9/30/2014	- For Pin List CF23, removed Configuration Function nPERSTL0 for R16 pin .