

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U6T2	DQS for X8	DQS for X16	HMC Pin Assignment for DOR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
3A		TDO				Y9									
3A		iCSO				A6B									
3A		TMS				AC7									
3A		AS_DATA3				AB6									
3A		TCK													
3A		AS_DATA2				AD5									
3A		TDI				W10									
3A		AS_DATA1				AC6									
3A		DCLK				AA8									
3A		AS_DATA0,ASD0				AD7									
3A	VREFB3AN0	IO													
3A	VREFB3AN0	IO				DATA4									
3A	VREFB3AN0	IO				TMS									
3A	VREFB3AN0	IO				DATA3									
3A	VREFB3AN0	IO				TCK									
3A	VREFB3AN0	IO				AS_DATA2									
3A	VREFB3AN0	IO				TDI									
3A	VREFB3AN0	IO				AS_DATA1									
3A	VREFB3AN0	IO				DCLK									
3A	VREFB3AN0	IO				AS_DATA0,ASD0									
3A	VREFB3AN0	IO				DATA0									
3A	VREFB3AN0	IO				DATA6	DFFOUT_RX_B1n	DFFOUT_B1n	W8	DQ1B					
3A	VREFB3AN0	IO				DATA5	DFFOUT_RX_B2n	DFFOUT_B2n	Y4						
3A	VREFB3AN0	IO				DATA8	DFFOUT_RX_B1p	DFFOUT_B1p	W8	DO1B					
3A	VREFB3AN0	IO				DATA7	DFFOUT_RX_B2p	DFFOUT_B2p	Y5	DQ1B					
3A	VREFB3AN0	IO				DATA10	DFFOUT_RX_B3n	DFFOUT_B3n		DQs1B					
3A	VREFB3AN0	IO				DATA9	DFFOUT_RX_B4n	DFFOUT_B4n		AF6					
3A	VREFB3AN0	IO				DATA12	DFFOUT_RX_B3p	DFFOUT_B3p	I9	DQ2B					
3A	VREFB3AN0	IO				DATA11	DFFOUT_RX_B4p	DFFOUT_B4p	AA4						
3A	VREFB3AN0	IO				DATA14	DFFOUT_RX_B5n	DFFOUT_B5n	V10	DQ1B					
3A	VREFB3AN0	IO				DATA13	DFFOUT_RX_B6n	DFFOUT_B6n	AD4	DQ1B					
3A	VREFB3AN0	IO				DATA16	DFFOUT_RX_B7n	DFFOUT_B7n	U1	DQs2B					
3A	VREFB3AN0	IO				DATA15	DFFOUT_RX_B6p	DFFOUT_B6p	AC4	DQ1B					
3A	VREFB3AN0	IO	PR_DON			DATA10	DFFOUT_RX_B7n	DFFOUT_B7n	AA11						
3A	VREFB3AN0	IO	PR_READY			DATA9	DFFOUT_RX_B8n	DFFOUT_B8n	AE6	DQ1B					
3A	VREFB3AN0	IO	PR_ERROR			DATA10	DFFOUT_RX_B7p	DFFOUT_B7p							
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B8n	DFFOUT_B8n	AD5	DQ1B					
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B2n	DFFOUT_B2n	AF4		GND	GND			
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B2p	DFFOUT_B2p	AE9	DQ2B	B_A_15				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B2p	DFFOUT_B2p	AE4	DQ2B	B_WEB				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B2p	DFFOUT_B2p	AD10	DQ2B	B_A_14				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B2p	DFFOUT_B2p	AD10	DQ2B					
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B2p	DFFOUT_B2p	AD1	DQs1B	B_CS_1				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B2p	DFFOUT_B2p	AF8	DQ2B	B_A_13				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B2p	DFFOUT_B2p	T11	DQs2B	B_CS_0	B_CS_0			
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B2p	DFFOUT_B2p	AE7		B_A_12				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B2p	DFFOUT_B2p	AF9	DQ2B	B_A_11				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B3n	DFFOUT_B3n	AE11	DQ2B	B_A_10				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B3p	DFFOUT_B3p	AF9	DQ2B	B_A_9				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B3p	DFFOUT_B3p	AD11	DQ2B	B_A_8				
3B	VREFB3BN0	IO	CLK0n,PLL_BL_FBi			DATA10	DFFOUT_RX_B3n	DFFOUT_B3n	W11						
3B	VREFB3BN0	IO	CLK0p,PLL_BL_FBi			DATA10	DFFOUT_RX_B3p	DFFOUT_B3p	AF6	DQ2B	B_RAS#				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B4n	DFFOUT_B4n	AF11	DQ2B	B_A_7				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B4p	DFFOUT_B4p	AF5	DQ2B	B_CS#8				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B3n	DFFOUT_B3n	AG8		GND	GND			
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B3n	DFFOUT_B3n	AF10	DQ3B	B_BA_2				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B3n	DFFOUT_B3n	AF7	DQ3B	B_BA_0				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B4n	DFFOUT_B4n	AF11	DQ2B	B_A_1				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B4p	DFFOUT_B4p	AF10	DQ2B	B_A_0				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B4p	DFFOUT_B4p	AH8	DQ3B	B_DQ_0				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B4p	DFFOUT_B4p	AF13	DQ4B	B_DQ_0				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B4p	DFFOUT_B4p	AG8	DQ2B	B_DQ_2				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B4p	DFFOUT_B4p	AD13	DQ2B	B_DQ_1				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B4p	DFFOUT_B4p	U13	DQs4B	B_DQs_0				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B4p	DFFOUT_B4p	AG10	DQ4B	B_DQ_8				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B4p	DFFOUT_B4p	AF15	DQ4B	B_DQ_5				
3B	VREFB3BN0	IO	CLK1n			DATA10	DFFOUT_RX_B4p	DFFOUT_B4p	AG14	DQ4B	B_DQ_3				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B4p	DFFOUT_B4p	AF14	DQ3B	B_DQs_0				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B4p	DFFOUT_B4p	AF11	DQ2B	B_DQ_7				
3B	VREFB3BN0	IO				DATA10	DFFOUT_RX_B4p	DFFOUT_B4p	Y13						
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B4p	DFFOUT_B4p	AG11	DQ4B	B_DM_0	B_DM_0			
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5n	DFFOUT_B5n	AG16	DQ5B	B_DQ_8				
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AH12	DQ5B	B_DQ_10				
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AF13	DQ5B	B_DQ_9				
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5n	DFFOUT_B5n	V13	DQs6B	B_DQs_1				
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AH13	DQ5B	B_DQ_11				
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	W14	DQ5B	B_DQs_1				
3A	VREFB4AN0	IO	CLK2n			DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AG14	DQ4B	B_CKE_1				
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AG14	DQ4B	B_CKE_0				
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B4p	DFFOUT_B4p	AE17	DQ5B	B_DQ_12				
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5n	DFFOUT_B5n	AE15	DQ4B	B_DQ_4				
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AG10	DQ4B	B_DQ_6				
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AF15	DQ4B	B_DQ_5				
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AD16	DQ5B	B_DQ_15				
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	Y15						
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AH17	DQ5B	B_DM_1	B_DM_1			
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AD19	DQ6B	B_DQ_16				
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AF18	DQ6B	B_DQ_18				
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AD20	DQ6B	B_DQ_17				
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AE21	DQ6B	B_DQs_2	B_DQs_2			
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AA18	DQ6B	B_DQs_2	B_DQs_2			
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AD18	DQ6B	B_DQ_19	B_DQ_19			
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AA19	DQ6B	B_DQs_2	B_DQs_2			
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AD19	DQ6B	B_DQ_20	B_DQ_20			
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AF21	DQ7B	B_DQ_24	B_DQ_24			
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AG21	DQ7B	B_DQ_26	B_DQ_26			
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AE22	DQ7B	B_DQ_25	B_DQ_25			
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AD22	DQ7B	B_DQ_27	B_DQ_27			
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AD23	DQ7B	B_DQ_3	B_DQ_3			
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AA22	DQ7B	GND	GND			
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AD23	DQ7B	B_DQ_28	B_DQ_28			
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AG23	DQ7B	B_DQ_30	B_DQ_30			
3A	VREFB4AN0	IO				DATA10	DFFOUT_RX_B5p	DFFOUT_B5p	AD23						

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx	Emulated LVDS Output Channel	U6T2	DQS for X8	DQS for X16	HMC Pin Assignment for DQ3/DQ2(3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
4A	VREFB4AN0	IO			DIFFIO_RX_B73p	DIFFOUT_RX_B73n	A26	DQS8	DQS8	B_DQ_34	B_DQ_34				
4A	VREFB4AN0	IO			DIFFIO_RX_B74p	DIFFOUT_RX_B74n	A24	DQS8	DQS8	B_DQ_33	B_DQ_33				
4A	VREFB4AN0	IO			DIFFIO_RX_B75p	DIFFOUT_RX_B75n	A23	DQS8B	DQS8B	B_DQS_4	B_DQS_4				
4A	VREFB4AN0	IO			DIFFIO_RX_B76p	DIFFOUT_RX_B76n	A26	DQS8	DQS8	B_DQ_35	B_DQ_35				
4A	VREFB4AN0	IO			DIFFIO_RX_B77p	DIFFOUT_RX_B77n	A26	DQS8B	DQS8B	B_DQS_4	B_DQS_4				
4A	VREFB4AN0	IO			DIFFIO_RX_B78p	DIFFOUT_RX_B78n	A26	DQS8B	DQS8B	B_DQ_36	B_DQ_36				
4A	VREFB4AN0	IO			DIFFIO_RX_B79p	DIFFOUT_RX_B79n	A26	DQS8B	DQS8B	B_DQ_38	B_DQ_38				
4A	VREFB4AN0	IO			DIFFIO_RX_B80p	DIFFOUT_RX_B80n	A25	DQS8B	DQS8B	B_DQ_37	B_DQ_37				
4A	VREFB4AN0	IO			DIFFIO_RX_B81p	DIFFOUT_RX_B81n	A26	DQS8B	DQS8B	B_DQ_39	B_DQ_39				
4A	VREFB4AN0	IO			DIFFIO_RX_B82p	DIFFOUT_RX_B82n	A26	DQS8B	DQS8B	B_DM_4	B_DM_4				
5A	VREFBSAN0	IO	RZQ_1		DIFFIO_RX_R1p	DIFFOUT_RX_R1n	A26	DQS8	DQS8	B_DM_4	B_DM_4				
5A	VREFBSAN0	IO		INIT_DONE	DIFFIO_RX_R2p	DIFFOUT_RX_R2n	A20								
5A	VREFBSAN0	IO		PR_REQUEST	DIFFIO_RX_R1n	AE26	DQ1								
5A	VREFBSAN0	IO		CRC_ERROR	DIFFIO_RX_R2n	AE26	DQ1								
5A	VREFBSAN0	IO		ICEO	DIFFIO_RX_R2p	AE25	DQ1								
5A	VREFBSAN0	IO		ICD	DIFFIO_RX_R4p	AE26	DQ1								
5A	VREFBSAN0	IO		CDP_CONF DONE	DIFFIO_RX_R3n	DIFFOUT_RX_R3n	A26	DQ1	DQ1						
5A	VREFBSAN0	IO		DEV_OE	DIFFIO_RX_R4n	DIFFOUT_RX_R4n	A18	DQ1	DQ1						
5A	VREFBSAN0	IO		DEV_P	DIFFIO_RX_R5p	DIFFOUT_RX_R5n	A24	DQ1	DQ1						
5A	VREFBSAN0	IO		DEV_CLRn	DIFFIO_RX_R5n	DIFFOUT_RX_R5n	A23	DQ1	DQ1						
5A	VREFBSAN0	IO		DEV_CLRn	DIFFIO_RX_R6p	DIFFOUT_RX_R6n	A23	DQ1	DQ1						
5A	VREFBSAN0	IO		DEV_CLRn	DIFFIO_RX_R6n	DIFFOUT_RX_R6n	A15	DQ1	DQ1						
5A	VREFBSAN0	IO		DEV_CLRn	DIFFIO_RX_R7p	DIFFOUT_RX_R7n	A24	DQ1	DQ1						
5A	VREFBSAN0	IO		DEV_CLRn	DIFFIO_RX_R7n	DIFFOUT_RX_R7n	A16	DQ1	DQ1						
5A	VREFBSAN0	IO		DEV_CLRn	DIFFIO_RX_R8p	DIFFOUT_RX_R8n	A16	DQ1	DQ1						
5A	VREFBSAN0	IO		DEV_CLRn	DIFFIO_RX_R8n	DIFFOUT_RX_R8n	A15	DQ1	DQ1						
5B	VREFBSBN0	IO	CLK5p		DIFFIO_RX_R21p	DIFFOUT_RX_R21n	W21								
5B	VREFBSBN0	IO	FPLL_BR_CLKOUT0/FPLL_BR_CLKOUTp/FPLL_BR_FB	CLK5p	DIFFIO_RX_R21n	DIFFOUT_RX_R22n	AB26								
5B	VREFBSBN0	IO	FPLL_BR_CLKOUT1/FPLL_BR_CLKOUTn	CLK5p	DIFFIO_RX_R21n	DIFFOUT_RX_R21n	W20								
5B	VREFBSBN0	IO	CLK4p/FPLL_BR_FB0	CLK5p	DIFFIO_RX_R23p	DIFFOUT_RX_R23n	AB26								
5B	VREFBSBN0	IO	CLK4n/FPLL_BR_FBn	CLK5p	DIFFIO_RX_R23n	DIFFOUT_RX_R23n	W24								
5B	VREFBSBN0	IO	RZQ_2	CLK5p	DIFFIO_RX_R24n	DIFFOUT_RX_R24n	AB25								
6B	VREFB6END0	HPS	DDR				AE28			HPS_DM_4	HPS_DM_4				
6B	VREFB6END0	HPS	DDR				AD28			HPS_DM_29	HPS_DM_29				
6B	VREFB6END0	HPS	DDR				AE27			HPS_DM_37	HPS_DM_37				
6B	VREFB6END0	HPS	DDR				V19			HPS_DM_38	HPS_DM_38				
6B	VREFB6END0	HPS	DDR				AE26			HPS_DM_36	HPS_DM_36				
6B	VREFB6END0	HPS	DDR				U23			HPS_DM_4	HPS_DM_4				
6B	VREFB6END0	HPS	DDR				V17			HPS_DQS_4	HPS_DQS_4				
6B	VREFB6END0	HPS	DDR				V25			HPS_DQ_35	HPS_DQ_35				
6B	VREFB6END0	HPS	DDR				U26			HPS_DQ_33	HPS_DQ_33				
6B	VREFB6END0	HPS	DDR				AC28			HPS_DQ_34	HPS_DQ_34				
6B	VREFB6END0	HPS	DDR				U25			HPS_DQ_32	HPS_DQ_32				
6B	VREFB6END0	HPS	DDR				AA27			HPS_DQ_31	HPS_DQ_31				
6B	VREFB6END0	HPS	DDR				V26			HPS_DQ_29	HPS_DQ_29				
6B	VREFB6END0	HPS	DDR				N27			HPS_DQ_29	HPS_DQ_29				
6B	VREFB6END0	HPS	DDR				R27			HPS_DQ_22	HPS_DQ_22				
6B	VREFB6END0	HPS	DDR				N26			HPS_DQ_20	HPS_DQ_20				
6B	VREFB6END0	HPS	DDR				P26								
6B	VREFB6END0	HPS	DDR				T17			HPS_DQS_3	HPS_DQS_3				
6B	VREFB6END0	HPS	DDR				T20			HPS_DQS_3	HPS_DQS_3				
6B	VREFB6END0	HPS	DDR				W26			HPS_DQ_27	HPS_DQ_27				
6B	VREFB6END0	HPS	DDR				R26			HPS_DQ_25	HPS_DQ_25				
6B	VREFB6END0	HPS	DDR				AA28			HPS_DQ_26	HPS_DQ_26				
6B	VREFB6END0	HPS	DDR				N25			HPS_DQ_24	HPS_DQ_24				
6B	VREFB6END0	HPS	DDR				T28								
6B	VREFB6END0	HPS	DDR				U28			HPS_DM_2	HPS_DM_2				
6B	VREFB6END0	HPS	DDR				V27			HPS_DQ_23	HPS_DQ_23				
6B	VREFB6END0	HPS	DDR				N27			HPS_DQ_21	HPS_DQ_21				
6B	VREFB6END0	HPS	DDR				R27			HPS_DQ_22	HPS_DQ_22				
6B	VREFB6END0	HPS	DDR				N26			HPS_DQ_20	HPS_DQ_20				
6B	VREFB6END0	HPS	DDR				P26								
6B	VREFB6END0	HPS	DDR				T16			HPS_DQS_2	HPS_DQS_2				
6B	VREFB6END0	HPS	DDR				V28			HPS_RESET#	HPS_RESET#				
6B	VREFB6END0	HPS	DDR				T18			HPS_DQS_2	HPS_DQS_2				
6B	VREFB6END0	HPS	DDR				U28			HPS_DQ_19	HPS_DQ_19				
6B	VREFB6END0	HPS	DDR				N25			HPS_DQ_17	HPS_DQ_17				
6B	VREFB6END0	HPS	DDR				T27			HPS_DQ_16	HPS_DQ_16				
6B	VREFB6END0	HPS	DDR				N24			HPS_DQ_16	HPS_DQ_16				
6B	VREFB6END0	HPS	DDR				R28								
6A	VREFB6AN0	HPS	DDR				R21								
6A	VREFB6AN0	HPS	DDR				P26			HPS_DM_1	HPS_DM_1				
6A	VREFB6AN0	HPS	DDR				N28			HPS_DQ_15	HPS_DQ_15				
6A	VREFB6AN0	HPS	DDR				M28			HPS_DQ_13	HPS_DQ_13				
6A	VREFB6AN0	HPS	DDR				M28			HPS_DQ_14	HPS_DQ_14				
6A	VREFB6AN0	HPS	DDR				M27			HPS_DQ_12	HPS_DQ_12				
6A	VREFB6AN0	HPS	DDR				L27			HPS_DQ_10	HPS_DQ_10				
6A	VREFB6AN0	HPS	DDR				R19			HPS_DQS_1	HPS_DQS_1				
6A	VREFB6AN0	HPS	DDR				K28			HPS_CKE_1	HPS_CKE_1				
6A	VREFB6AN0	HPS	DDR				R18			HPS_DQS_1	HPS_DQS_1				
6A	VREFB6AN0	HPS	DDR				J28			HPS_DQ_11	HPS_DQ_11				
6A	VREFB6AN0	HPS	DDR				I27			HPS_DQ_10	HPS_DQ_10				
6A	VREFB6AN0	HPS	DDR				K27			HPS_DQ_8	HPS_DQ_8				
6A	VREFB6AN0	HPS	DDR				M25								
6A	VREFB6AN0	HPS	DDR				F26			HPS_DM_0	HPS_DM_0				
6A	VREFB6AN0	HPS	DDR				F26			HPS_DQ_7	HPS_DQ_7				
6A	VREFB6AN0	HPS	DDR				K26			HPS_DQ_5	HPS_DQ_5				
6A	VREFB6AN0	HPS	DDR				G27			HPS_DQ_6	HPS_DQ_6				
6A	VREFB6AN0	HPS	DDR				J26			HPS_DQ_4	HPS_DQ_4				
6A	VREFB6AN0	HPS	DDR				G26			HPS_DQ_11	HPS_DQ_11				
6A	VREFB6AN0	HPS	DDR				R17			HPS_DQ_10	HPS_DQ_10				
6A	VREFB6AN0	HPS	DDR				D28			HPS_DQ_0	HPS_DQ_0				
6A	VREFB6AN0	HPS	DDR				D27			HPS_DQ_3	HPS_DQ_3				
6A	VREFB6AN0	HPS	DDR				J24			HPS_DQ_1	HPS_DQ_1				
6A	VREFB6AN0	HPS	DDR				I24			HPS_DQ_2	HPS_DQ_2				
6A	VREFB6AN0	HPS	DDR				I23			HPS_DQ_0	HPS_DQ_0				
6A	VREFB6AN0	HPS	VREFB6AN0_HPS				H28								
6A	VREFB6AN0	HPS	DDR				C28			HPS_A_0	HPS_A_0				
6A	VREFB6AN0	HPS	DDR				B28			HPS_A_1	HPS_A_1				
6A	VREFB6AN0	HPS	DDR				J24			HPS_A_4	HPS_A_4				
6A	VREFB6AN0	HPS	DDR				J23			HPS_A_2	HPS_A_2				
6A	VREFB6AN0	HPS	DDR				J20			HPS_A_5	HPS_A_5				

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U6T2	DQS for X8	DQS for X16	HMC Pin Assignment for DOR3DOR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
6A	VREFB8A0	HPS	HPS_DDR				D28			HPS_A_3	HPS_A_3				
6A	VREFB8A0	HPS	HPS_DDR				N21			HPS_CK	HPS_CK				
6A	VREFB8A0	HPS	HPS_DDR				C26			HPS_A_6	HPS_CA_6				
6A	VREFB8A0	HPS	HPS_DDR				N20			HPS_CK6	HPS_CK6				
6A	VREFB8A0	HPS	HPS_DDR				B26			HPS_A_1	HPS_CA_7				
6A	VREFB8A0	HPS	HPS_DDR				B25			HPS_BA_1	HPS_BA_1				
6A	VREFB8A0	HPS	HPS_DDR				A27			HPS_BA_0	HPS_BA_0				
6A	VREFB8A0	HPS	HPS_DDR				G25			HPS_BA_2	HPS_BA_2				
6A	VREFB8A0	HPS	HPS_DDR				A26			HPS_CAS4	HPS_CAS4				
6A	VREFB8A0	HPS	HPS_DDR				A25			HPS_RAS4	HPS_RAS4				
6A	VREFB8A0	HPS	HPS_DDR				F26			HPS_A_8	HPS_CA_8				
6A	VREFB8A0	HPS	HPS_DDR				A24			HPS_A_10	HPS_A_10				
6A	VREFB8A0	HPS	HPS_DDR				F25			HPS_A_9	HPS_CA_9				
6A	VREFB8A0	HPS	HPS_DDR				B24			HPS_A_11	HPS_A_11				
6A	VREFB8A0	HPS	HPS_DDR				L21			HPS_CS4_0	HPS_CS4_0				
6A	VREFB8A0	HPS	HPS_DDR				D24			HPS_CS4_1	HPS_CS4_1				
6A	VREFB8A0	HPS	HPS_DDR				L20			HPS_CS4_1	HPS_CS4_1				
6A	VREFB8A0	HPS	HPS_DDR				C24			HPS_A_13	HPS_A_13				
6A	VREFB8A0	HPS	HPS_DDR				G23			HPS_A_14	HPS_A_14				
6A	VREFB8A0	HPS	HPS_DDR				E25			HPS_WE4	HPS_WE4				
6A	VREFB8A0	HPS	HPS_DDR				F27			HPS_A_15	HPS_A_15				
6A	VREFB8A0	HPS	HPS_RZQ_0				D25								
		GND					F23								
		GND					E23								
7A		HPS_nRST					A23								
7A		HPS_PAR					H19								
7A		HPS_TDO					B23								
7A		VCCRSTCLK_HPS					J19								
7A		HPS_IMS					C23								
7A		HPS_TCK					K19								
7A		HPS_RST					D23								
7A		HPS_TDI					D22								
7A		GND					D21								
7A		HPS_PORSEL					E18								
7A		HPS_CLK4					E20								
7A		HPS_CLK					D20								
7A	VREFB7A7B7C7D0	HPS	TRACE_CLK				C21								
7A	VREFB7A7B7C7D0	HPS	TRACE_D0				A22								
7A	VREFB7A7B7C7D0	HPS	TRACE_D1				B21								
7A	VREFB7A7B7C7D0	HPS	TRACE_D2				A21								
7A	VREFB7A7B7C7D0	HPS	TRACE_D3				A19								
7A	VREFB7A7B7C7D0	HPS	TRACE_D4				A20								
7A	VREFB7A7B7C7D0	HPS	TRACE_D5				J18								
7A	VREFB7A7B7C7D0	HPS	TRACE_D6				A19								
7A	VREFB7A7B7C7D0	HPS	TRACE_D7				C18								
7A	VREFB7A7B7C7D0	HPS	SPIM0_CK				A10								
7A	VREFB7A7B7C7D0	HPS	SPIM0_MOSI				C17								
7A	VREFB7A7B7C7D0	HPS	SPIM0_MISO				B18								
7A	VREFB7A7B7C7D0	HPS	SPIM0_SS0_BOOTSEL0				J17								
7A	VREFB7A7B7C7D0	HPS	UART0_RX				A17								
7A	VREFB7A7B7C7D0	HPS	UART0_TX_CLKSEL1				H17								
7A	VREFB7A7B7C7D0	HPS	NAND_ALE				C16								
7B	VREFB7A7B7C7D0	HPS	NAND_D0				A16								
7B	VREFB7A7B7C7D0	HPS	NAND_D1				J14								
7B	VREFB7A7B7C7D0	HPS	NAND_CLE				A15								
7B	VREFB7A7B7C7D0	HPS	NAND_RE				A15								
7B	VREFB7A7B7C7D0	HPS	NAND_RB				D17								
7B	VREFB7A7B7C7D0	HPS	NAND_D00				A14								
7B	VREFB7A7B7C7D0	HPS	NAND_D01				E15								
7B	VREFB7A7B7C7D0	HPS	NAND_D02				A13								
7B	VREFB7A7B7C7D0	HPS	NAND_D03				J13								
7B	VREFB7A7B7C7D0	HPS	NAND_D04				A12								
7B	VREFB7A7B7C7D0	HPS	NAND_D05				J12								
7B	VREFB7A7B7C7D0	HPS	NAND_D06				A11								
7B	VREFB7A7B7C7D0	HPS	NAND_D07				C15								
7B	VREFB7A7B7C7D0	HPS	NAND_WP				A9								
7B	VREFB7A7B7C7D0	HPS	NAND_WE_BOOTSEL2				D15								
7B	VREFB7A7B7C7D0	HPS	QSPI_I00				A8								
7B	VREFB7A7B7C7D0	HPS	QSPI_I01				H16								
7B	VREFB7A7B7C7D0	HPS	QSPI_I02				A7								
7B	VREFB7A7B7C7D0	HPS	QSPI_I03				J16								
7B	VREFB7A7B7C7D0	HPS	QSPI_SS0_BOOTSEL1				A6								
7B	VREFB7A7B7C7D0	HPS	QSPI_CLK				C14								
7C	VREFB7A7B7C7D0	HPS	SDMMC_CMD				B17								
7C	VREFB7A7B7C7D0	HPS	SDMMC_PWDEN				D14								
7C	VREFB7A7B7C7D0	HPS	SDMMC_D0				A5								
7C	VREFB7A7B7C7D0	HPS	SDMMC_D1				C13								
7C	VREFB7A7B7C7D0	HPS	SDMMC_D2				B6								
7C	VREFB7A7B7C7D0	HPS	SDMMC_D3				H13								
7C	VREFB7A7B7C7D0	HPS	SDMMC_D4				A4								
7C	VREFB7A7B7C7D0	HPS	SDMMC_D5				H12								
7C	VREFB7A7B7C7D0	HPS	SDMMC_D6				B4								
7C	VREFB7A7B7C7D0	HPS	SDMMC_D7				B12								
7C	VREFB7A7B7C7D0	HPS	SDMMC_FB_CLK_IN				B8								
7C	VREFB7A7B7C7D0	HPS	SDMMC_FB_CLK_OUT				B11								
7C	VREFB7A7B7C7D0	HPS	SDMMC_RX_CTL				F4								
7D	VREFB7A7B7C7D0	HPS	SDMMC_RX_CLK				C6								
7D	VREFB7A7B7C7D0	HPS	SDMMC_RX_CTL				G4								
7D	VREFB7A7B7C7D0	HPS	SDMMC_RX_CLK				C5								
7D	VREFB7A7B7C7D0	HPS	SDMMC_RXD1				E5								
7D	VREFB7A7B7C7D0	HPS	SDMMC_RXD2				D6								
8A	VREFB8A0	I0	CLK7n				C8								
8A	VREFB8A0	I0	CLK7n				D12								
8A	VREFB8A0	I0	FPLL_TL_CLKOUT0_FPLL_TL_CLKOUT1_FPLL_TL_FB				D11								
8A	VREFB8A0	I0	FPLL_TL_CLKOUT1_FPLL_TL_CLKOUT0_FPLL_TL_FB				E8								
8A	VREFB8A0	I0	QPLL_FPLL_TL_FPLL_TL_FB				D10								
8A	VREFB8A0	I0	QPLL_FPLL_TL_FB				E11								
8A	VREFB8A0	MSEL0					J10								
8A		CONF_DONE					J8								
8A		MSEL1					H9								
8A		STATUS					H8								
8A		STP					F6								
8A		MSEL2					G6								

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U6T2	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
SA		MSEL3		SDI3		K10									
SA		HCONFIG				F7									
SA		MSEL4		HSEL4		K9									
		GND				F6									
		GND				N8									
		GND				P8									
		GND				F2									
		GND				F1									
		GND				K2									
		GND				K4									
		GND				P2									
		GND				P1									
		GND				V2									
		GND				V1									
		GND				AB5									
		GND				AB1									
		GND				AF2									
		GND				AF1									
		GND				V5									
		GND				V4									
		GND				AA4									
		GND				AA3									
		GND				AA1									
		GND				AA17									
		GND				AA2									
		GND				AA3									
		GND				AA9									
		GND				AB24									
		GND				AB27									
		GND				AB3									
		GND				AC5									
		GND				AC2									
		GND				AC3									
		GND				AD14									
		GND				AD22									
		GND				AD26									
		GND				AD1									
		GND				AD8									
		GND				AD8									
		GND				AE1									
		GND				AE16									
		GND				AE18									
		GND				AE2									
		GND				AE3									
		GND				AF24									
		GND				AF5									
		GND				AG1									
		GND				AG17									
		GND				AG2									
		GND				AG27									
		GND				AG3									
		GND				AG7									
		GND				AH10									
		GND				AH20									
		GND				B15									
		GND				B17									
		GND				B20									
		GND				B22									
		GND				B25									
		GND				B27									
		GND				B3									
		GND				B5									
		GND				B7									
		GND				C1									
		GND				C11									
		GND				C2									
		GND				C3									
		GND				D10									
		GND				D13									
		GND				D16									
		GND				D3									
		GND				E1									
		GND				E19									
		GND				E2									
		GND				E22									
		GND				E24									
		GND				E27									
		GND				E3									
		GND				E9									
		GND				F3									
		GND				G1									
		GND				G2									
		GND				G3									
		GND				H11									
		GND				H15									
		GND				H18									
		GND				H20									
		GND				H23									
		GND				H27									
		GND				H3									
		GND				H4									
		GND				H6									
		GND				H8									
		GND				J1									
		GND				J2									
		GND				J3									
		GND				J5									
		GND				J9									
		GND				K11									
		GND				K12									
		GND				K14									
		GND				K15									
		GND				K29									
		GND				K3									
		GND				K4									
		GND				K8									
		GND				L1_L1									
		GND				L10									
		GND				L13									
		GND				L15									
		GND				L17									
		GND				L19									
		GND				L23									
		GND				L27									

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
	GND					L3									
	GND					L5									
	GND					L8									
	GND					L9									
	GND					L10									
	GND					M11									
	GND					M14									
	GND					M16									
	GND					M20									
	GND					M3									
	GND					M8									
	GND					N1									
	GND					N13									
	GND					N15									
	GND					N17									
	GND					N18									
	GND					N2									
	GND					N3									
	GND					N4									
	GND					P10									
	GND					P12									
	GND					P16									
	GND					P18									
	GND					P20									
	GND					P25									
	GND					P5									
	GND					P6									
	GND					P9									
	GND					R1									
	GND					R11									
	GND					R13									
	GND					R15									
	GND					R16									
	GND					R2									
	GND					R3									
	GND					R8									
	GND					T10									
	GND					T14									
	GND					T3									
	GND					U1									
	GND					U12									
	GND					U17									
	GND					U2									
	GND					U20									
	GND					U24									
	GND					U27									
	GND					U3									
	GND					U6									
	GND					V14									
	GND					V3									
	GND					V8									
	GND					V9									
	GND					W1									
	GND					W16									
	GND					W18									
	GND					W2									
	GND					W3									
	GND					W4									
	GND					Y12									
	GND					Y14									
	GND					Y20									
	GND					Y2									
	GND					Y26									
	GND					Y21									
	VCC					J11									
	VCC					K13									
	VCC					K15									
	VCC					L11									
	VCC					L12									
	VCC					L14									
	VCC					M12									
	VCC					M13									
	VCC					M15									
	VCC					M9									
	VCC					N10									
	VCC					N11									
	VCC					N13									
	VCC					N14									
	VCC					N9									
	VCC					P11									
	VCC					P13									
	VCC					P14									
	VCC					P15									
	VCC					R10									
	VCC					R12									
	VCC					R14									
	VCC					R5									
	VCC					T15									
	VCC					T9									
	VCC					L4									
	VCC					T4									
	VCC					BB									
	VCC					N5									
	VCC					R5									
	VCC					T5									
	VCC					U26									
	DNU					A2									
	DNU					B2									
	DNU					D1									
	DNU					D2									
	DNU					H1									
	DNU					I2									
	DNU					M1									
	DNU					M2									
	DNU					T1									
	DNU					T2									
	DNU					V1									
	DNU					V2									
	DNU					AD1									
	DNU					AD2									
	DNU					U8									
	DNU					AE14									
	DNU					BB2									
	DNU					F12									
	VCCPGM					Y10									



Pin Information for the Cyclone® V 5CSEMA5 Device
Version 1.3
Note (1)

(4) For more information about site definitions and site connections, visit [Data Sources](#).

(1) For more information about pin definitions and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).

(2) HPS-DDR pins are for memory interface only. For the dedicated pin function corresponding with the respective memory interfaces, refer to the HMC columnns.

(3) RESET pin is only applicable for DDR3 device.



**Pin Information for the Cyclone® V 5CSEMA5 Device
Version 1.3
Note (1)**

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DQ3/DQ2(3)	HMC Pin Assignment for LPDQS	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
4A	VREFB4AN0	IO			DIFFIO_RX_B54n	DIFFOUT_B54n	AQ20	DQ78	DQ28	B_DQ_12	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B53p	DIFFOUT_B53p	AJ20	DQ78	DQ28	B_DQ_14	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B54p	DIFFOUT_B54p	AF19	DQ78	DQ28	B_DQ_13	GND				
4A	VREFB4AN0	IO	CLK3n		DIFFIO_RX_B55n	DIFFOUT_B55n	AD17								
4A	VREFB4AN0	IO			DIFFIO_RX_B56n	DIFFOUT_B56n	AH24	DQ78	DQ28	B_DQ_15	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B56p	DIFFOUT_B56p	AF26								
4A	VREFB4AN0	IO			DIFFIO_RX_B57n	DIFFOUT_B57n	AH22								
4A	VREFB4AN0	IO			DIFFIO_RX_B57n	DIFFOUT_B57n	AE19	DQ68	DQ28	B_DQ_16	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B57p	DIFFOUT_B57p	AG22	DQ68	DQ28	B_DQ_18	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B58n	DIFFOUT_B58n	AE18	DQ68	DQ28	B_DQ_17	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B58p	DIFFOUT_B58p	AD21	DQ68	DQ28	B_DQ_17	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B59n	DIFFOUT_B59n	AA18	DQ68	DQ28	B_DQ_2	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B60n	DIFFOUT_B60n	AK22	DQ68	DQ28	B_DQ_19	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B60p	DIFFOUT_B60p	Y17	DQ98	DQ28	B_DQ_2	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B61n	DIFFOUT_B61n	AJ21	DQ27	DQ28	B_RESET#	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B61p	DIFFOUT_B61p	AD26	DQ68	DQ28	B_DQ_20	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B62n	DIFFOUT_B62n	AJ21	DQ68	DQ28	B_DQ_22	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B62p	DIFFOUT_B62p	AF20	DQ68	DQ28	B_DQ_21	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B63n	DIFFOUT_B63n	AA19	DQ68	DQ28	B_DQ_23	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B63p	DIFFOUT_B63p	AD26	DQ68	DQ28	B_DQ_23	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B64p	DIFFOUT_B64p	AK23	DQ68	DQ28	B_DM_2	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B65n	DIFFOUT_B65n	AJ25								
4A	VREFB4AN0	IO			DIFFIO_RX_B66n	DIFFOUT_B66n	AF24	DQ98	DQ28	B_DQ_24	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B66p	DIFFOUT_B66p	AD26	DQ68	DQ28	B_DQ_25	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B67n	DIFFOUT_B67n	AD19	DQ98	DQ28	B_DQ_25	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B67p	DIFFOUT_B67p	AK26	DQ98	DQ28	B_DQ_27	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B68n	DIFFOUT_B68n	AD26	DQ98	DQ28	B_DQ_3	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B68p	DIFFOUT_B68p	AD26	DQ98	DQ28	B_DQ_3	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B69n	DIFFOUT_B69n	AH25	DQ98	DQ28	B_DQ_32	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B69p	DIFFOUT_B69p	AE23	DQ98	DQ28	B_DQ_34	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B70n	DIFFOUT_B70n	AD108	DQ108	DQ28	B_DQ_33	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B70p	DIFFOUT_B70p	AA20	DQ98	DQ28	B_DQ_30	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B71n	DIFFOUT_B71n	AD29	DQ98	DQ28	B_DQ_29	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B72n	DIFFOUT_B72n	AJ27	DQ98	DQ28	B_DQ_31	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B71p	DIFFOUT_B71p	V18								
4A	VREFB4AN0	IO			DIFFIO_RX_B72p	DIFFOUT_B72p	AJ27	DQ98	DQ28	B_DM_3	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B73n	DIFFOUT_B73n	AK29	DQ98	DQ28	B_DQ_32	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B73p	DIFFOUT_B73p	AD21	DQ108	DQ28	B_DQ_32	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B74n	DIFFOUT_B74n	AA20	DQ108	DQ28	B_DQ_34	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B74p	DIFFOUT_B74p	AD25	DQ108	DQ28	B_DQ_38	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B75n	DIFFOUT_B75n	AD22	DQ108	DQ28	B_DQ_37	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B76n	DIFFOUT_B76n	AH27	DQ108	DQ28	B_DQ_35	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B75p	DIFFOUT_B75p	W19	DQ108	DQ28	B_DQ_4	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B76p	DIFFOUT_B76p	AC26								
4A	VREFB4AN0	IO			DIFFIO_RX_B77n	DIFFOUT_B77n	AF28	DQ108	DQ28	B_DQ_36	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B78n	DIFFOUT_B78n	AC23	DQ108	DQ28	B_DQ_38	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B79p	DIFFOUT_B79p	AD25	DQ108	DQ28	B_DQ_39	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B80n	DIFFOUT_B80n	AE24	DQ108	DQ28	B_DQ_39	GND				
4A	VREFB4AN0	IO			DIFFIO_RX_B80p	DIFFOUT_B80p	AD24	DQ108	DQ28	B_DM_4	GND				
5A	VREFBSAN0	IO	RZQ_1		DIFFIO_RX_R10	DIFFOUT_R10p	AJ27	DQ108	DQ28						
5A	VREFBSAN0	IO			INIT_DONE	DIFFOUT_R10n	AD27	DQ108	DQ28						
5A	VREFBSAN0	IO			PR_REQUEST	DIFFOUT_R11n	AH28	DQ108	DQ28						
5A	VREFBSAN0	IO			CRC_ERROR	DIFFOUT_R22n	AC25								
5A	VREFBSAN0	IO			ICED	DIFFOUT_R33p	AJ29	DQ108	DQ28						
5A	VREFBSAN0	IO			C/Q_CONF DONE	DIFFOUT_R40p	W20	DQ108	DQ28						
5A	VREFBSAN0	IO			DEV_CE	DIFFOUT_R45p	AD26	DQ108	DQ28						
5A	VREFBSAN0	IO			DEV CLRn	DIFFOUT_R55p	AD27	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R56n	DIFFOUT_R56n	AD26	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R56p	DIFFOUT_R56p	AD26	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R57n	DIFFOUT_R57n	AA25	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R57p	DIFFOUT_R57p	AB22	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R58n	DIFFOUT_R58n	AB26	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R58p	DIFFOUT_R58p	AB26	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R59n	DIFFOUT_R59n	AB23	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R59p	DIFFOUT_R59p	AD24	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R60n	DIFFOUT_R60n	AE27	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R60p	DIFFOUT_R60p	AE28	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R61n	DIFFOUT_R61n	V23	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R61p	DIFFOUT_R61p	AD28	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R62n	DIFFOUT_R62n	V24	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R62p	DIFFOUT_R62p	AF28	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R63n	DIFFOUT_R63n	V23	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R63p	DIFFOUT_R63p	AD29	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R64n	DIFFOUT_R64n	V24	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R64p	DIFFOUT_R64p	AF30	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R65p	DIFFOUT_R65p	AD28	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R66n	DIFFOUT_R66n	AC27	DQ108	DQ28						
5A	VREFBSAN0	IO			DIFFIO_RX_R67n	DIFFOUT_R67n	W25								
5B	VREFB5BN0	IO	CLK5p		DIFFIO_RX_R17n	DIFFOUT_R17n	AC28	DQ108	DQ28						
5B	VREFB5BN0	IO			DIFFIO_RX_R17p	DIFFOUT_R17p	W25								
5B	VREFB5BN0	IO			DIFFIO_RX_R18n	DIFFOUT_R18n	AC28	DQ108	DQ28						
5B	VREFB5BN0	IO			DIFFIO_RX_R17n	DIFFOUT_R17n	V25								
5B	VREFB5BN0	IO			DIFFIO_RX_R18p	DIFFOUT_R18p	AC29	DQ108	DQ28						
5B	VREFB5BN0	IO			DIFFIO_RX_R19n	DIFFOUT_R19n	V26	DQ108	DQ28						
5B	VREFB5BN0	IO			DIFFIO_RX_R19p	DIFFOUT_R19p	AD30	DQ108	DQ28						
5B	VREFB5BN0	IO			DIFFIO_RX_R20n	DIFFOUT_R20n	AA30	DQ108	DQ28						
5B	VREFB5BN0	IO			DIFFIO_RX_R21p	DIFFOUT_R21p	AA26	DQ108	DQ28						
5B	VREFB5BN0	IO			DIFFIO_RX_R22n	DIFFOUT_R22n	AB27	DQ108	DQ28						
5B	VREFB5BN0	IO			DIFFIO_RX_R22p	DIFFOUT_R22p	AD29	DQ108	DQ28						
5B	VREFB5BN0	IO			DIFFIO_RX_R23p	DIFFOUT_R23p	Y26	DQ108	DQ28						
5B	VREFB5BN0	IO			DIFFIO_RX_R24n	DIFFOUT_R24n	AD30	DQ108	DQ28						
5B	VREFB5BN0	IO			DIFFIO_RX_R24p	DIFFOUT_R24p	AC29	DQ108	DQ28						
5B	VREFB5BN0	IO			DIFFIO_RX_R25n	DIFFOUT_R25n	W27								
5B	VREFB5BN0	IO			DIFFIO_RX_R25p	DIFFOUT_R25p	Y29								
5B	VREFB5BN0	IO			DIFFIO_RX_R26n	DIFFOUT_R26n	U25								
5B	VREFB5BN0	IO			DIFFIO_RX_R26p	DIFFOUT_R26p	V27								
5B	VREFB5BN0	IO			DIFFIO_RX_R27n	DIFFOUT_R27n	AD29	DQ108	DQ28						
5B	VREFB5BN0	IO													

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DQ3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
6B	VREFB6BN0.HPS	HPS_GPH12					V29								
6B	VREFB6BN0.HPS	HPS_GPH11					I20								
6B	VREFB6BN0.HPS	HPS_DDR					W30			HPS_DM_3	HPS_DM_3				
6B	VREFB6BN0.HPS	HPS_GPI10					T21								
6B	VREFB6BN0.HPS	HPS_DDR					W29			HPS_DQ_31	HPS_DQ_31				
6B	VREFB6BN0.HPS	HPS_DDR					I20			HPS_DQ_29	HPS_DQ_29				
6B	VREFB6BN0.HPS	HPS_DDR					V30			HPS_DQ_30	HPS_DQ_30				
6B	VREFB6BN0.HPS	HPS_DDR					R27			HPS_DQ_28	HPS_DQ_28				
6B	VREFB6BN0.HPS	VREFB6BN0.HPS					U30								
6B	VREFB6BN0.HPS	HPS_DDR					R28			HPS_DQS_3	HPS_DQS_3				
6B	VREFB6BN0.HPS	HPS_GPH10					I28								
6B	VREFB6BN0.HPS	HPS_DDR					V21			HPS_DQS_3	HPS_DQS_3				
6B	VREFB6BN0.HPS	HPS_GPH11					T28			HPS_DQ_27	HPS_DQ_27				
6B	VREFB6BN0.HPS	HPS_GPH12					P25			HPS_DQ_25	HPS_DQ_25				
6B	VREFB6BN0.HPS	HPS_GPI10					T29			HPS_DQ_26	HPS_DQ_26				
6B	VREFB6BN0.HPS	HPS_GPH11					I24			HPS_DQ_24	HPS_DQ_24				
6B	VREFB6BN0.HPS	HPS_GPH12					T30								
6B	VREFB6BN0.HPS	HPS_GPI10					R28			HPS_DM_2	HPS_DM_2				
6B	VREFB6BN0.HPS	HPS_GPH11					P22								
6B	VREFB6BN0.HPS	HPS_GPH12					I19			HPS_DQ_23	HPS_DQ_23				
6B	VREFB6BN0.HPS	HPS_GPI10					P30			HPS_RESET#	HPS_RESET#				
6B	VREFB6BN0.HPS	HPS_GPH11					R18			HPS_DQS_2	HPS_DQS_2				
6B	VREFB6BN0.HPS	HPS_GPH12					N28			HPS_DQ_19	HPS_DQ_19				
6B	VREFB6BN0.HPS	HPS_GPI10					T26			HPS_DQ_17	HPS_DQ_17				
6B	VREFB6BN0.HPS	HPS_GPH11					N29			HPS_DQ_16	HPS_DQ_16				
6B	VREFB6BN0.HPS	HPS_GPH12					L26			HPS_DQ_18	HPS_DQ_18				
6B	VREFB6BN0.HPS	HPS_GPI10					N30			HPS_DQ_16	HPS_DQ_16				
6A	VREFB6AN0.HPS	HPS_GPH1					P26								
6A	VREFB6AN0.HPS	HPS_GPH2					M22								
6A	VREFB6AN0.HPS	HPS_GPH3					M28			HPS_DM_1	HPS_DM_1				
6A	VREFB6AN0.HPS	HPS_GPH4					N27								
6A	VREFB6AN0.HPS	HPS_GPH5					M30			HPS_DQ_15	HPS_DQ_15				
6A	VREFB6AN0.HPS	HPS_GPH6					M27			HPS_DQ_13	HPS_DQ_13				
6A	VREFB6AN0.HPS	HPS_GPH7					L28			HPS_DQ_14	HPS_DQ_14				
6A	VREFB6AN0.HPS	HPS_GPH8					M28			HPS_DQ_12	HPS_DQ_12				
6A	VREFB6AN0.HPS	HPS_GPH9					N27			HPS_DQ_10	HPS_DQ_10				
6A	VREFB6AN0.HPS	HPS_GPH10					N29			HPS_DQS_1	HPS_DQS_1				
6A	VREFB6AN0.HPS	HPS_GPH11					L30			HPS_CKE_1	HPS_CKE_1				
6A	VREFB6AN0.HPS	HPS_GPH12					N24			HPS_DQS_1	HPS_DQS_1				
6A	VREFB6AN0.HPS	HPS_GPI1					K27			HPS_DQ_11	HPS_DQ_11				
6A	VREFB6AN0.HPS	HPS_GPI2					I27			HPS_DQ_9	HPS_DQ_9				
6A	VREFB6AN0.HPS	HPS_GPI3					K29			HPS_DQ_10	HPS_DQ_10				
6A	VREFB6AN0.HPS	HPS_GPI4					K26			HPS_DQ_8	HPS_DQ_8				
6A	VREFB6AN0.HPS	HPS_GPI5					J26								
6A	VREFB6AN0.HPS	HPS_GPI6					K28			HPS_DM_0	HPS_DM_0				
6A	VREFB6AN0.HPS	HPS_GPI7					I27			HPS_DQ_7	HPS_DQ_7				
6A	VREFB6AN0.HPS	HPS_GPI8					L24			HPS_DQ_5	HPS_DQ_5				
6A	VREFB6AN0.HPS	HPS_GPI9					J30			HPS_DQ_6	HPS_DQ_6				
6A	VREFB6AN0.HPS	HPS_GPI10					K26			HPS_DQ_4	HPS_DQ_4				
6A	VREFB6AN0.HPS	HPS_GPI11					N25			HPS_ODT_1	HPS_ODT_1				
6A	VREFB6AN0.HPS	HPS_GPI12					N18			HPS_ODT_0	HPS_ODT_0				
6A	VREFB6AN0.HPS	HPS_GPI13					H28								
6A	VREFB6AN0.HPS	HPS_GPI14					M19			HPS_DQS_0	HPS_DQS_0				
6A	VREFB6AN0.HPS	HPS_GPI15					G28			HPS_DQ_3	HPS_DQ_3				
6A	VREFB6AN0.HPS	HPS_GPI16					K22			HPS_DQ_1	HPS_DQ_1				
6A	VREFB6AN0.HPS	HPS_GPI17					N15			HPS_DQ_2	HPS_DQ_2				
6A	VREFB6AN0.HPS	HPS_GPI18					K23			HPS_DQ_0	HPS_DQ_0				
6A	VREFB6AN0.HPS	HPS_GPI19					G27								
6A	VREFB6AN0.HPS	HPS_GPI20					F26			HPS_A_0	HPS_A_0				
6A	VREFB6AN0.HPS	HPS_GPI21					G30			HPS_A_1	HPS_A_1				
6A	VREFB6AN0.HPS	HPS_GPI22					I27			HPS_A_4	HPS_A_4				
6A	VREFB6AN0.HPS	HPS_GPI23					F28			HPS_A_2	HPS_A_2				
6A	VREFB6AN0.HPS	HPS_GPI24					J27			HPS_A_5	HPS_A_5				
6A	VREFB6AN0.HPS	HPS_GPI25					F30			HPS_A_3	HPS_A_3				
6A	VREFB6AN0.HPS	HPS_GPI26					M23			HPS_CK	HPS_CK				
6A	VREFB6AN0.HPS	HPS_GPI27					N27			HPS_A_8	HPS_A_8				
6A	VREFB6AN0.HPS	HPS_GPI28					C30			HPS_A_11	HPS_A_11				
6A	VREFB6AN0.HPS	HPS_GPI29					E27			HPS_CAS#	HPS_CAS#				
6A	VREFB6AN0.HPS	HPS_GPI30					D30			HPS_RAS#	HPS_RAS#				
6A	VREFB6AN0.HPS	HPS_GPI31					H27			HPS_A_9	HPS_A_9				
6A	VREFB6AN0.HPS	HPS_GPI32					B30			HPS_C12	HPS_C12				
6A	VREFB6AN0.HPS	HPS_GPI33					K21			HPS_CS#1	HPS_CS#1	HPS_CS#1			
6A	VREFB6AN0.HPS	HPS_GPI34					C29			HPS_C13	HPS_C13				
6A	VREFB6AN0.HPS	HPS_GPI35					A26			HPS_A_14	HPS_A_14				
6A	VREFB6AN0.HPS	HPS_GPI36					C28			HPS_WE#	HPS_WE#				
6A	VREFB6AN0.HPS	HPS_GPI37					G26			HPS_A_15	HPS_A_15				
6A	VREFB6AN0.HPS	HPS_RZQ_0					D27								
7A		GND					D26								
7A		HPS_RST					C27								
7A		HPS_nPOR					F23								
7A		HPS_TDO					B28								
7A		YC2RS1ALK.HPS					G23								
7A		HPS_TS#					A29								
7A		HPS_TCK					H22								
7A		HPS_TRST					A28								
7A		HPS_TDI					B27								
7A		GND					D26								
7A		HPS_DORSEL					F24								
7A		HPS_CLK1					D25								
7A		HPS_CLK2					F25								
7A	VREFB7A7B7C7D0N0.HPS	TRACE_CLK					B26			TRACE_CLK	TRACE_CLK				HPS_GPIO48
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D0					B25			SPIS0_CLK	UART0_RX	HPS_GPIO49			
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D1					C25			SPIS0_MOSI	UART0_TX	HPS_GPIO50			
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D2					A25			TRACE_D1	SPIS0_MISO	GC1_SDA			
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D3					H23			TRACE_D3	SPIS0_SSO	GC1_SCL			
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D4					A24			TRACE_D4	SPIS1_CLK	CANI_RX			
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D5					G21			TRACE_D5	SPIS1_MOSI	CANI_TX			
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D6					C24			TRACE_D6	SPIS1_MISO	GC0_SDA			
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D7					C23			TRACE_D7	SPIS1_MISO	GC0_SCL			
7A	VREFB7A7B7C7D0N0.HPS	SPIM0_CLK					A23			SPIM0_CLK	UART0.CTS	UART0.CTS			HPS_GPIO57

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
JA	VREFB7A/B7/C7D0N_HPS	SPI00_MOSI				C29				SPI00_MOSI	IIC1_SCL	UART0_RX	I2C1_SDA	UART1_RX	HPS_GPO08
JA	VREFB7A/B7/C7D0N_HPS	SPI00_MISO				B23				SPI00_MISO	IIC1_RX	UART1_CTS	I2C1_MOSI	UART1_RTS	HPS_GPO09
JA	VREFB7A/B7/C7D0N_HPS	SPI00_SS0_BOOTSEL0				H00				SPI00_SS0	CAN0_RX	UART1_RTS	CAN0_TX	UART0_RX	HPS_GPO09
JA	VREFB7A/B7/C7D0N_HPS	UART0_RX				B22				UART0_RX	CAN0_RX	SPI00_SS1	CAN0_TX	SPI00_SS0	HPS_GPO01
JA	VREFB7A/B7/C7D0N_HPS	UART0_CLKSEL1				G22				JART0_RX	CAN0_RX	SPI00_SS1	CAN0_TX	SPI00_SS0	HPS_GPO02
JA	VREFB7A/B7/C7D0N_HPS	UART0_DQ0				C29				JART0_RX	CAN0_RX	SPI00_SS1	CAN0_TX	SPI00_SS0	HPS_GPO03
JA	VREFB7A/B7/C7D0N_HPS	I2C0_SCL				D20				I2C0_SCL	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO04
JA	VREFB7A/B7/C7D0N_HPS	CAN0_RX				D22				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO05
JA	VREFB7A/B7/C7D0N_HPS	CAN0_TX_CLKSEL0				E24				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	NAND_ALE				D24				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	NAND_DQ0				H10				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	NAND_DQ1				F20				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	NAND_DQ2				K17				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	NAND_DQ3				A20				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	NAND_DQ4				G20				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	NAND_DQ5				B21				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	NAND_DQ6				A19				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	NAND_DQ7				E19				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	NAND_WP				B18				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	NAND_RB				D21				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	NAND_DQ0				D20				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	QSPI_IOD0				C29				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	QSPI_IOD1				H10				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	QSPI_IOD2				B21				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	QSPI_IOD3				K17				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	QSPI_SS0_BOOTSEL1				A20				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	QSPI_CLK				D19				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	SDMMC_D0				C17				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	SDMMC_D1				H10				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	SDMMC_D2				C16				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	SDMMC_D3				G17				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	SDMMC_D4				E16				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	SDMMC_D5				E17				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	SDMMC_D6				A15				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	SDMMC_D7				D14				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	SDMMC_FB_CLK_IN				C14				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	SDMMC_RXCLK_OUT				M15				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	SDMMC_D0				D17				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	SDMMC_D3				B16				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	RGMII_TX_CLK				F16				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	RGMII_RXD0				E16				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	RGMII_RXD1				D15				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	RGMII_RXD2				D16				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	RGMII_RXD3				D14				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	RGMII_RXD0				A15				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	RGMII_RXD1				C14				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	RGMII_RXD2				D15				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	RGMII_RXD3				M17				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	RGMII_RXD4				B15				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	RGMII_RXD5				N16				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	RGMII_RXD6				C15				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
JA	VREFB7A/B7/C7D0N_HPS	RGMII_RXD7				A14				CAN0_RX	UART1_RX	SPI01_MOSI	I2C1_SDA	UART1_RX	HPS_GPO06
BA	VREFB8A0	IO	CLK7p			DIFFIO_RX_T1p	DIFFOUT_T1p	H15							
BA	VREFB8A0	IO	CLK7n			DIFFIO_RX_T2p	DIFFOUT_T2p	B13	DQ1T						
BA	VREFB8A0	IO				DIFFIO_RX_T1n	DIFFOUT_T1n	G16							
BA	VREFB8A0	IO				DIFFIO_RX_T2n	DIFFOUT_T2n	A13	DQ1T						
BA	VREFB8A0	IO				DIFFIO_RX_T3p	DIFFOUT_T3p	C13	DQ1T						
BA	VREFB8A0	IO				DIFFIO_RX_T4p	DIFFOUT_T4p	A11	DQ1T						
BA	VREFB8A0	IO				DIFFIO_RX_T3n	DIFFOUT_T3n	B12	DQ1T						
BA	VREFB8A0	IO				DIFFIO_RX_T4n	DIFFOUT_T4n	A10	DQ1T						
BA	VREFB8A0	IO	FPLL_TL_CLKOUT0	FPLL_TL_CLKOUT1	FPLL_TL_CLKOUTn	DIFFIO_RX_T5p	DIFFOUT_T5p	F15	DQS1T						
BA	VREFB8A0	IO				DIFFIO_RX_T5n	DIFFOUT_T5n	F14	DQS1T						
BA	VREFB8A0	IO				DIFFIO_RX_T6p	DIFFOUT_T6p	B11	DQ1T						
BA	VREFB8A0	IO				DIFFIO_RX_T7p	DIFFOUT_T7p	D11	DQ1T						
BA	VREFB8A0	IO				DIFFIO_RX_T8p	DIFFOUT_T8p	A9	DQ1T						
BA	VREFB8A0	IO				DIFFIO_RX_T7n	DIFFOUT_T7n	D10	DQ1T						
BA	VREFB8A0	IO				DIFFIO_RX_T8n	DIFFOUT_T8n	A8	DQ1T						
BA	VREFB8A0	IO	CLK6p	FPLL_TL_FBP		DIFFIO_RX_T9p	DIFFOUT_T9p	K14							
BA	VREFB8A0	IO				DIFFIO_RX_T9n	DIFFOUT_T9n	C7	DQ2T						
BA	VREFB8A0	IO				DIFFIO_RX_T10p	DIFFOUT_T10p	J14							
BA	VREFB8A0	IO				DIFFIO_RX_T10n	DIFFOUT_T10n	B9	DQ2T						
BA	VREFB8A0	IO				DIFFIO_RX_T11p	DIFFOUT_T11p	E9	DQ2T						
BA	VREFB8A0	IO				DIFFIO_RX_T12p	DIFFOUT_T12p	C8	DQ2T						
BA	VREFB8A0	IO				DIFFIO_RX_T11n	DIFFOUT_T11n	D9	DQ2T						
BA	VREFB8A0	IO				DIFFIO_RX_T12n	DIFFOUT_T12n	B8	DQ2T						
BA	VREFB8A0	IO				DIFFIO_RX_T13p	DIFFOUT_T13p	C10	DQ2T						
BA	VREFB8A0	IO				DIFFIO_RX_T14n	DIFFOUT_T14n	C9	DQ2T						
BA	VREFB8A0	IO				DIFFIO_RX_T15p	DIFFOUT_T15p	F13	DQ2T						
BA	VREFB8A0	IO				DIFFIO_RX_T16p	DIFFOUT_T16p	A6	DQ2T						
BA	VREFB8A0	IO				DIFFIO_RX_T15n	DIFFOUT_T15n	E13	DQ2T						
BA	VREFB8A0	IO				DIFFIO_RX_T16n	DIFFOUT_T16n	A5	DQ2T						
BA	VREFB8A0	IO				DIFFIO_RX_T17p	DIFFOUT_T17p	H8	DQ2T						
BA	VREFB8A0	IO				DIFFIO_RX_T18p	DIFFOUT_T18p	A4	DQ3T						
BA	VREFB8A0	IO				DIFFIO_RX_T17n	DIFFOUT_T17n	B2	DQ4T						
BA	VREFB8A0	IO				DIFFIO_RX_T18n	DIFFOUT_T18n	B1	DQ4T						
BA	VREFB8A0	IO				DIFFIO_RX_T19p	DIFFOUT_T19p	D7	DQ2T						
BA	VREFB8A0	IO				DIFFIO_RX_T20p	DIFFOUT_T20p	D6	DQ3T						
BA	VREFB8A0	IO				DIFFIO_RX_T19n	DIFFOUT_T19n	H13	DQ3T						
BA	VREFB8A0	IO				DIFFIO_RX_T20n	DIFFOUT_T20n	D5	DQ3T						
BA	VREFB8A0	IO				DIFFIO_RX_T21p	DIFFOUT_T21p	H12	DQ3T						
BA	VREFB8A0	IO				DIFFIO_RX_T22p	DIFFOUT_T22p	C4	DQ3T						
BA	VREFB8A0	IO				DIFFIO_RX_T21n	DIFFOUT_T21n	H11	DQ3T						
BA	VREFB8A0	IO				DIFFIO_RX_T22n	DIFFOUT_T22n	E8	DQ3T						
BA	VREFB8A0	IO													

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DOR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
SA	VREFB8A0	IO			DIFFIO_RX_T20n	DIFFOUT_T20n	J19	DQSx4T	DQSx8T						
SA	VREFB8A0	IO			DIFFIO_RX_T30n	DIFFOUT_T30n	C2	DQ4T	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T31p	DIFFOUT_T31p	G12	DQ4T	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T32p	DIFFOUT_T32p	E4	DQ4T	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T31n	DIFFOUT_T31n	G11	DQ4T	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T32n	DIFFOUT_T32n	D4								
SA	VREFB8A0	IO			DIFFIO_RX_T33p	DIFFOUT_T33p	K7								
SA	VREFB8A0	IO			DIFFIO_RX_T34p	DIFFOUT_T34p	E3	DQ6T	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T33n	DIFFOUT_T33n	K8								
SA	VREFB8A0	IO			DIFFIO_RX_T34n	DIFFOUT_T34n	E2	DQ6T	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T35p	DIFFOUT_T35p	E9	DQ6T	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T36p	DIFFOUT_T36p	E1	DQ6T	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T35n	DIFFOUT_T35n	F10	DQ6T	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T36n	DIFFOUT_T36n	D1	DQ6T	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T37p	DIFFOUT_T37p	J10	DQSST	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T37n	DIFFOUT_T37n	J8	DQSx6T	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T38p	DIFFOUT_T38p	E6	DQ6T	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T38n	DIFFOUT_T38n	F9	DQ6T	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T40p	DIFFOUT_T40p	G7	DQ6T	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T40n	DIFFOUT_T40n	F8	DQ6T	DQ2T						
SA	VREFB8A0	IO			DIFFIO_RX_T40n	DIFFOUT_T40n	F6								
SA		MSEL0					L8								
SA		CONF_DONE					F3								
SA		MSEL1					K6								
SA		STATUS					N4								
SA		I _C					G5								
SA		MSEL2					G6								
SA		MSEL3					L7								
SA		I _C CONFIG					J5								
SA		MSEL4					L9								
SA		GND					J6								
SA		GND					J2								
SA		GND					J1								
SA		GND					L2								
SA		GND					L1								
SA		GND					N2								
SA		GND					N1								
SA		GND					P9								
SA		GND					P6								
SA		GND					R8								
SA		GND					R3								
SA		GND					R2								
SA		GND					R1								
SA		GND					U2								
SA		GND					U1								
SA		GND					W2								
SA		GND					W1								
SA		GND					AA2								
SA		GND					AA1								
SA		GND					AA2								
SA		GND					AA1								
SA		GND					AA22								
SA		GND					AA3								
SA		GND					AA4								
SA		GND					AB6								
SA		GND					AB9								
SA		GND					AB19								
SA		GND					AB29								
SA		GND					AB7								
SA		GND					AC16								
SA		GND					AC26								
SA		GND					AC3								
SA		GND					AC6								
SA		GND					AC8								
SA		GND					AD1								
SA		GND					AD2								
SA		GND					AD29								
SA		GND					AD6								
SA		GND					AE10								
SA		GND					AE20								
SA		GND					AE3								
SA		GND					AE5								
SA		GND					AF1								
SA		GND					AF12								
SA		GND					AF17								
SA		GND					AF2								
SA		GND					AG27								
SA		GND					AG4								
SA		GND					AG14								
SA		GND					AG24								
SA		GND					AG9								
SA		GND					AH1								
SA		GND					AH11								
SA		GND					AH21								
SA		GND					AH6								
SA		GND					AJ18								
SA		GND					AJ28								
SA		GND					AJ3								
SA		GND					AJ30								
SA		GND					AK15								
SA		GND					AK25								
SA		GND					B1								
SA		GND					B19								
SA		GND					B24								
SA		GND					B29								
SA		GND					C1								
SA		GND					C16								
SA		GND					C21								

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
	GND					C28									
	GND					C6									
	GND					D13									
	GND					D23									
	GND					E10									
	GND					E25									
	GND					E30									
	GND					F17									
	GND					F2									
	GND					F27									
	GND					F5									
	GND					F7									
	GND					G24									
	GND					G3									
	GND					G8									
	GND					H1									
	GND					H11									
	GND					H2									
	GND					H5									
	GND					H10									
	GND					J28									
	GND					J3									
	GND					J4									
	GND					K1									
	GND					K10									
	GND					K15									
	GND					K2									
	GND					K20									
	GND					K25									
	GND					K5									
	GND					L11									
	GND					L13									
	GND					L15									
	GND					L17									
	GND					L19									
	GND					L22									
	GND					L3									
	GND					L4									
	GND					L6									
	GND					M1									
	GND					M10									
	GND					M12									
	GND					M14									
	GND					M15									
	GND					M16									
	GND					M2									
	GND					M20									
	GND					M29									
	GND					M6									
	GND					M7									
	GND					M8									
	GND					N11									
	GND					N13									
	GND					N15									
	GND					N17									
	GND					N19									
	GND					N26									
	GND					N3									
	GND					N4									
	GND					N6									
	GND					N8									
	GND					N9									
	GND					P1									
	GND					P10									
	GND					P12									
	GND					P14									
	GND					P16									
	GND					P19									
	GND					P2									
	GND					P6									
	GND					P5									
	GND					P7									
	GND					R11									
	GND					R13									
	GND					R17									
	GND					R3									
	GND					R30									
	GND					R4									
	GND					R6									
	GND					R8									
	GND					R9									
	GND					T1									
	GND					T10									
	GND					T12									
	GND					T14									
	GND					T15									
	GND					T16									
	GND					T2									
	GND					T20									
	GND					T27									
	GND					T5									
	GND					T7									
	GND					U11									
	GND					U13									
	GND					U15									
	GND					U17									
	GND					U24									
	GND					U29									
	GND					U3									
	GND					U4									
	GND					U6									
	GND					U9									
	GND					V1									
	GND					V10									
	GND					V12									
	GND					V14									
	GND					V19									
	GND					V2									
	GND					V21									
	GND					V5									
	GND					V6									
	GND					V7									
	GND					W11									

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
	GND					W13									
	GND					W18									
	GND					W28									
	GND					W3									
	GND					W4									
	GND					W5									
	GND					W9									
	GND					Y1									
	GND					Y10									
	GND					Y2									
	GND					Y14									
	GND					Y15									
	GND					Y2									
	GND					Y20									
	GND					Y25									
	GND					Y30									
	GND					Y5									
	GND					Y7									
	GND					Y8									
	GND					U22									
	GND					T1									
	VCC					M11									
	VCC					M13									
	VCC					M9									
	VCC					N10									
	VCC					N12									
	VCC					N14									
	VCC					P11									
	VCC					P13									
	VCC					R10									
	VCC					R12									
	VCC					R14									
	VCC					T11									
	VCC					T13									
	VCC					U10									
	VCC					U12									
	VCC					U14									
	VCC					V11									
	VCC					V13									
	VCC					V15									
	VCC					W10									
	VCC					W12									
	VCC					W14									
	VCC					Y11									
	VCC					Y13									
	VCC					Y15									
	VCC					L5									
	VCC					R5									
	VCC					W5									
	VCC					AA5									
	VCC					M6									
	VCC					N6									
	VCC					T6									
	VCC					U5									
	VCC					Y6									
	DNU					D21									
	DNU					F1									
	DNU					G2									
	DNU					H3									
	DNU					H4									
	DNU					K4									
	DNU					M3									
	DNU					M4									
	DNU					P3									
	DNU					P4									
	DNU					T3									
	DNU					T4									
	DNU					V3									
	DNU					V4									
	DNU					Y3									
	DNU					A1									
	DNU					AB3									
	DNU					AD3									
	DNU					AD4									
	DNU					AF7									
	DNU					AD15									
	DNU					E28									
	DNU					J15									
	VCCPGM					AB10									
	VCCPGM					AD23									
	VCCPGM					J11									
	VCCBAT					H9									
	VCCI03A					AC11									
	VCCI03A					AD8									
	VCCI03A					AF7									
	VCCI03A					AG4									
	VCCI03B					AB14									
	VCCI03B					AD13									
	VCCI03B					AE15									
	VCCI03B					AD19									
	VCCI03B					AJ8									
	VCCI03B					AK10									
	VCCI04A					AA17									
	VCCI04A					AC21									
	VCCI04A					AD18									
	VCCI04A					AE25									
	VCCI04A					AF22									
	VCCI04A					AG19									
	VCCI04A					AH16									
	VCCI04A					AH26									
	VCCI04A					AJ3									
	VCCI05A					AK20									
	VCCI05A					AB24									
	VCCI05A					AD28									
	VCCI05A					AG29									
	VCCI05A					W3									
	VCCI05B					AA27									
	VCCI05B					AE30									
	VCCI06A_HPS					D28									
	VCCI06A_HPS					G29									
	VCCI06A_HPS					H26									
	VCCI06A_HPS					K24									
	VCCI06A_HPS					K30									

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F96	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		VCCI05A_HPS				L27									
		VCCI05A_HPS				M24									
		VCCI06A_HPS				N21									
		VCCI06B_HPS				P23									
		VCCI06B_HPS				P25									
		VCCI06B_HPS				R25									
		VCCI06B_HPS				T22									
		VCCI06B_HPS				U19									
		VCCI06B_HPS				V26									
		VCCI07A_HPS				Z22									
		VCCI07A_HPS				H21									
		VCCI07B_HPS				E20									
		VCCI07B_HPS				G19									
		VCCI07C_HPS				D18									
		VCCI07D_HPS				I15									
		VCCI07E_HPS				H15									
		VCCI08A				A7									
		VCCI08A				B4									
		VCCI08A				C11									
		VCCI08A				D8									
		VCCI08A				E5									
		VCCI08A				F12									
		VCCI08A				G14									
		VCCI08A				G9									
		VCCI08A				J13									
		VCCP03A				AA10									
		VCCP03A				AC10									
		VCCP03A				AB18									
		VCCP03A				AB20									
		VCCP03A				AC13									
		VCCP03A				AC15									
		VCCP03A				AC17									
		VCCP03A				AC19									
		VCCP03A				AD16									
		VCCP03A				AE21									
		VCCP05A				V27									
		VCCP05A				V24									
		VCCP05B				U23									
		VCCP06A				M21									
		VCCP06A				N22									
		VCCP06A				P21									
		VCCP06A				R20									
		VCCP06A				R23									
		VCCP07A				K19									
		VCCP07A				K15									
		VCCP07C				J17									
		VCCP07D				K16									
		VCCP08A				K11									
		VCCP08A				L10									
		VCCP08A				L12									
		VCCP08A				L14									
3A	VREFB3AN0	VREFB3AN0				AD6									
3B	VREFB3BN0	VREFB3BN0				AJ15									
4A	VREFB4AN0	VREFB4AN0				AK17									
5A	VREFB5AN0	VREFB5AN0				AC24									
5B	VREFB5BN0	VREFB5BN0				AA29									
	VREFB7A7B7C7DN0_HPS	VREFB7A7B7C7DN0_HPS				E22									
8A	VREFB8AN0	VREFB8AN0				B10									
	VCCR08CLK_HPS					J20									
	RESET_TL					GT									
	VCVA_FPLL					N7									
	VCVA_FPLL					R7									
	VCVA_FPLL					V8									
	VCVA_FPLL					AA8									
	VCVA_FPLL					K9									
	VCVA_FPLL					Y22									
	VCVA_FPLL					AB6									
	VCVA_FPLL					P6									
	VCVA_FPLL					V6									
	VCVA_AUX					AB11									
	VCC_AUX					AB16									
	VCC_AUX					AD22									
	VCC_AUX					H10									
	VCC_AUX					J16									
	VCC_SHARED					GT									
	VCP11L_HPS					L21									
	VCC_HPS					U18									
	VCC_HPS					L16									
	VCC_HPS					L18									
	VCC_HPS					L20									
	VCC_HPS					M15									
	VCC_HPS					N20									
	VCC_HPS					P15									
	VCC_HPS					P17									
	VCC_HPS					P19									
	VCC_HPS					R16									
	VCC_HPS					T17									
	VCC_HPS					T19									
	VCC_HPS					U16									

Notes:

(1) For more information about pin definitions and pin connection guidelines, refer to the

Cyclone V Device Family Pin Connection Guidelines.

(2) HPS_DDR pins are for memory interface only. For the dedicated pin corresponding with the respective memory interfaces, refer to the HMC columns.

(3) RESET pin is only applicable for DDR3 device.



**Pin Information for the Cyclone® V 5CSEMA5 Device
Version 1.3**

Version Number	Date	Changes Made
1.0	10/18/2012	Initial release.
1.1	1/17/2013	A pin that was marked as VCC_HPS has been corrected to VCCRSTCLK_HPS
1.2	3/25/2013	Updated the following pin names: - Changed SDMMC_CLK_IN to SDMMC_FB_CLK_IN - Changed SDMMC_CLK to SDMMC_CCLK_OUT
1.3	9/30/2014	- Remove corresponding bank number from VCCRSTCLK_HPS pin. - Changed HMC Pin Assignment for DDR3 to HMC Pin Assignment for DDR3/DDR2. - Added note 3.