



Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	M301	DQS for X8
GXB_L1		REFCLK1Ln					E20	
GXB_L1		REFCLK1Lp					E21	
GXB_L1		GXB_RX_L5n					G21	
GXB_L1		GXB_RX_L5p,GXB_REFCLK_L5p					H21	
GXB_L1		GXB_RX_L5n,GXB_REFCLK_L5n					F18	
GXB_L0		GXB_RX_L2n					G18	
GXB_L0		GXB_RX_L2p					K21	
GXB_L0		GXB_RX_L2p,GXB_REFCLK_L2p					L21	
GXB_L0		GXB_RX_L2n,GXB_REFCLK_L2n					J18	
GXB_L0		GXB_RX_L1n					K18	
GXB_L0		GXB_RX_L1p					N21	
GXB_L0		GXB_RX_L1p,GXB_REFCLK_L1p					P21	
GXB_L0		GXB_RX_L1n,GXB_REFCLK_L1n					M18	
GXB_L0		GXB_RX_L0n					N18	
GXB_L0		GXB_RX_L0p					T21	
GXB_L0		GXB_RX_L0p,GXB_REFCLK_L0p					U21	
GXB_L0		GXB_RX_L0n,GXB_REFCLK_L0n					R18	
GXB_L0		REFCLK0Lp					T18	
GXB_L0		REFCLK0Ln					U19	
3A		TDO		TDO			V20	
3A		nCSO		DATA4			Y21	
3A		TMS		TMS			W19	
3A		AS_DATA3		DATA3			Y20	
3A		TCK		TCK			W20	
3A		AS_DATA2		DATA2			V19	
3A		TDI		TDI			Y19	
3A		AS_DATA1		DATA1			AA21	
3A		DCLK		DCLK			W21	
3A		AS_DATA0,ASDO		DATA0			AA20	
3A	VREFB3AN0	IO		DATA6	DIFFIO_RX_B1n	DIFFOUT_B1n	AA19	
3A	VREFB3AN0	IO		DATA5	DIFFIO_RX_B2n	DIFFOUT_B2n	AA18	DQ1B
3A	VREFB3AN0	IO		DATA8	DIFFIO_RX_B1p	DIFFOUT_B1p	V17	
3A	VREFB3AN0	IO		DATA7	DIFFIO_RX_B2p	DIFFOUT_B2p	AA17	DQ1B
3A	VREFB3AN0	IO		DATA10	DIFFIO_RX_B3n	DIFFOUT_B3n	V16	DQSn1B
3A	VREFB3AN0	IO		DATA9	DIFFIO_RX_B4n	DIFFOUT_B4n	Y16	DQ1B
3A	VREFB3AN0	IO		DATA12	DIFFIO_RX_B3p	DIFFOUT_B3p	V15	DQ1B
3A	VREFB3AN0	IO		DATA11	DIFFIO_RX_B4p	DIFFOUT_B4p	AA16	DQSn1B
3A	VREFB3AN0	IO		DATA14	DIFFIO_RX_B5n	DIFFOUT_B5n	W16	
3A	VREFB3AN0	IO		DATA13	DIFFIO_RX_B6n	DIFFOUT_B6n	Y15	DQ1B
3A	VREFB3AN0	IO		DATA15	DIFFIO_RX_B5p	DIFFOUT_B5p	V9	DQ1B
3A	VREFB3AN0	IO		DATA17	CLKUSR	DIFFIO_RX_B6p	AA15	DQ1B
3A	VREFB3AN0	IO		DATA16	DIFFIO_RX_B6p	DIFFOUT_B6p	V10	DQ1B
3A	VREFB3AN0	IO		PR_DONE	DIFFIO_RX_B7n	DIFFOUT_B7n	W14	
3A	VREFB3AN0	IO		PR_READY	DIFFIO_RX_B8n	DIFFOUT_B8n	V11	DQ1B
3A	VREFB3AN0	IO		PR_ERROR	DIFFIO_RX_B7p	DIFFOUT_B7p	Y14	
3A	VREFB3AN0	IO			DIFFIO_RX_B8p	DIFFOUT_B8p	V12	DQ1B
3B	VREFB3BN0	IO			DIFFIO_RX_B10n	DIFFOUT_B10n	Y13	
3B	VREFB3BN0	IO			DIFFIO_RX_B11p	DIFFOUT_B11p	W13	
3B	VREFB3BN0	IO			DIFFIO_RX_B14n	DIFFOUT_B14n	AA13	
3B	VREFB3BN0	IO	CLK0n,FPLL_BL_FBn		DIFFIO_RX_B15n	DIFFOUT_B15n	V12	
3B	VREFB3BN0	IO			DIFFIO_RX_B18n	DIFFOUT_B18n	AA12	
3B	VREFB3BN0	IO			DIFFIO_RX_B17p	DIFFOUT_B17p	DQ3B	
3B	VREFB3BN0	IO			DIFFIO_RX_B18p	DIFFOUT_B18p	W4	DQ3B
3B	VREFB3BN0	IO			DIFFIO_RX_B19n	DIFFOUT_B19n	AA10	DQ3B
3B	VREFB3BN0	IO			DIFFIO_RX_B20n	DIFFOUT_B20n	Y10	DQSn3B
3B	VREFB3BN0	IO			DIFFIO_RX_B19p	DIFFOUT_B19p	V5	DQ3B
3B	VREFB3BN0	IO			DIFFIO_RX_B21n	DIFFOUT_B21n	Y11	DQ3B
3B	VREFB3BN0	IO	FPLL_BL_CLKOUT1,FPLL_BL_CLKOUTn		DIFFIO_RX_B22n	DIFFOUT_B22n	U5	DQ3B
3B	VREFB3BN0	IO			DIFFIO_RX_B21p	DIFFOUT_B21p	W6	DQ3B
3B	VREFB3BN0	IO	FPLL_BL_CLKOUT0,FPLL_BL_CLKOUTp,FPLL_BL_FB		DIFFIO_RX_B22p	DIFFOUT_B22p	V6	DQ3B
3B	VREFB3BN0	IO			DIFFIO_RX_B23n	DIFFOUT_B23n	U4	
3B	VREFB3BN0	IO	CLK1n		DIFFIO_RX_B24n	DIFFOUT_B24n	V7	DQ3B
3B	VREFB3BN0	IO	CLK1p		DIFFIO_RX_B23p	DIFFOUT_B23p	U3	



Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	M301	DQS for X8
3B	VREFB3BN0	IO			DIFFIO_RX_B24p	DIFFOUT_B24p	W7	DQ3B
4A	VREFB4AN0	IO	RZQ_0		DIFFIO_RX_B25n	DIFFOUT_B25n	T2	
4A	VREFB4AN0	IO			DIFFIO_RX_B26n	DIFFOUT_B26n	R3	
4A	VREFB4AN0	IO			DIFFIO_RX_B25p	DIFFOUT_B25p	T3	
4A	VREFB4AN0	IO			DIFFIO_RX_B26p	DIFFOUT_B26p	R4	
4A	VREFB4AN0	IO			DIFFIO_RX_B27n	DIFFOUT_B27n	Y8	
4A	VREFB4AN0	IO			DIFFIO_RX_B27p	DIFFOUT_B27p	Y9	
4A	VREFB4AN0	IO			DIFFIO_RX_B30n	DIFFOUT_B30n	AA8	
4A	VREFB4AN0	IO			DIFFIO_RX_B30p	DIFFOUT_B30p	AA7	
4A	VREFB4AN0	IO	CLK2p		DIFFIO_RX_B31p	DIFFOUT_B31p	AA6	
4A	VREFB4AN0	IO			DIFFIO_RX_B34n	DIFFOUT_B34n	Y6	
4A	VREFB4AN0	IO			DIFFIO_RX_B34p	DIFFOUT_B34p	AA5	
4A	VREFB4AN0	IO			DIFFIO_RX_B35n	DIFFOUT_B35n	Y5	
4A	VREFB4AN0	IO			DIFFIO_RX_B35p	DIFFOUT_B35p	Y4	
4A	VREFB4AN0	IO			DIFFIO_RX_B38n	DIFFOUT_B38n	Y3	
4A	VREFB4AN0	IO			DIFFIO_RX_B38p	DIFFOUT_B38p	AA3	
4A	VREFB4AN0	IO	CLK3p		DIFFIO_RX_B39p	DIFFOUT_B39p	AA2	
4A	VREFB4AN0	IO			DIFFIO_RX_B43n	DIFFOUT_B43n	AA1	
4A	VREFB4AN0	IO			DIFFIO_RX_B43p	DIFFOUT_B43p	Y1	
4A	VREFB4AN0	IO			DIFFIO_RX_B46n	DIFFOUT_B46n	W1	
4A	VREFB4AN0	IO			DIFFIO_RX_B46p	DIFFOUT_B46p	W2	
4A	VREFB4AN0	IO			DIFFIO_RX_B47n	DIFFOUT_B47n	V1	
4A	VREFB4AN0	IO			DIFFIO_RX_B47p	DIFFOUT_B47p	V2	
5A	VREFB5AN0	IO	RZQ_1		DIFFIO_RX_R1p	DIFFOUT_R1p	M4	
5A	VREFB5AN0	IO		INIT_DONE	DIFFIO_RX_R2p	DIFFOUT_R2p	R1	
5A	VREFB5AN0	IO		PR_REQUEST	DIFFIO_RX_R1n	DIFFOUT_R1n	M3	
5A	VREFB5AN0	IO		CRC_ERROR	DIFFIO_RX_R2n	DIFFOUT_R2n	P2	
5A	VREFB5AN0	IO		nCEO	DIFFIO_RX_R3p	DIFFOUT_R3p	J4	
5A	VREFB5AN0	IO			DIFFIO_RX_R4p	DIFFOUT_R4p	M2	
5A	VREFB5AN0	IO		CvP_CONF DONE	DIFFIO_RX_R3n	DIFFOUT_R3n	J3	
5A	VREFB5AN0	IO			DIFFIO_RX_R4n	DIFFOUT_R4n	L2	
5A	VREFB5AN0	IO		DEV_OE	DIFFIO_RX_R5p	DIFFOUT_R5p	G3	
5A	VREFB5AN0	IO		nPERSTL0	DIFFIO_RX_R6p	DIFFOUT_R6p	N1	
5A	VREFB5AN0	IO		DEV_CLRn	DIFFIO_RX_R5n	DIFFOUT_R5n	H4	
5A	VREFB5AN0	IO		nPERSTL1	DIFFIO_RX_R6n	DIFFOUT_R6n	N2	
5A	VREFB5AN0	IO			DIFFIO_RX_R7p	DIFFOUT_R7p	K4	
5A	VREFB5AN0	IO			DIFFIO_RX_R8p	DIFFOUT_R8p	P3	
5A	VREFB5AN0	IO			DIFFIO_RX_R7n	DIFFOUT_R7n	K3	
5A	VREFB5AN0	IO			DIFFIO_RX_R8n	DIFFOUT_R8n	N4	
5B	VREFB5BN0	IO	CLK6p		DIFFIO_RX_R17p	DIFFOUT_R17p	L1	
5B	VREFB5BN0	IO			DIFFIO_RX_R18p	DIFFOUT_R18p	E4	
5B	VREFB5BN0	IO	CLK6n		DIFFIO_RX_R17n	DIFFOUT_R17n	K1	
5B	VREFB5BN0	IO			DIFFIO_RX_R18n	DIFFOUT_R18n	E3	
5B	VREFB5BN0	IO			DIFFIO_RX_R19p	DIFFOUT_R19p	H1	
5B	VREFB5BN0	IO	FPLL_BR_CLKOUT0,FPLL_BR_CLKOUTp,FPLL_BR_FB		DIFFIO_RX_R20p	DIFFOUT_R20p	F3	
5B	VREFB5BN0	IO			DIFFIO_RX_R19n	DIFFOUT_R19n	J2	
5B	VREFB5BN0	IO	FPLL_BR_CLKOUT1,FPLL_BR_CLKOUTn		DIFFIO_RX_R20n	DIFFOUT_R20n	G4	
5B	VREFB5BN0	IO			DIFFIO_RX_R21p	DIFFOUT_R21p	H2	
5B	VREFB5BN0	IO			DIFFIO_RX_R21n	DIFFOUT_R21n	G2	
5B	VREFB5BN0	IO			DIFFIO_RX_R22n	DIFFOUT_R22n	E5	
5B	VREFB5BN0	IO			DIFFIO_RX_R23p	DIFFOUT_R23p	F1	
5B	VREFB5BN0	IO			DIFFIO_RX_R24p	DIFFOUT_R24p	E1	
5B	VREFB5BN0	IO			DIFFIO_RX_R23n	DIFFOUT_R23n	F2	
		GND					D2	
7A	VREFB7AN0	IO			DIFFIO_RX_T17p	DIFFOUT_T17p	C1	
7A	VREFB7AN0	IO			DIFFIO_RX_T17n	DIFFOUT_T17n	C2	
7A	VREFB7AN0	IO			DIFFIO_RX_T19p	DIFFOUT_T19p	A1	
7A	VREFB7AN0	IO			DIFFIO_RX_T19n	DIFFOUT_T19n	B2	
7A	VREFB7AN0	IO			DIFFIO_RX_T23p	DIFFOUT_T23p	A2	
7A	VREFB7AN0	IO			DIFFIO_RX_T23n	DIFFOUT_T23n	A3	
7A	VREFB7AN0	IO			DIFFIO_RX_T27p	DIFFOUT_T27p	B3	
7A	VREFB7AN0	IO			DIFFIO_RX_T27n	DIFFOUT_T27n	C4	
7A	VREFB7AN0	IO			DIFFIO_RX_T31p	DIFFOUT_T31p	A5	



Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	M301	DQS for X8
7A	VREFB7AN0	IO			DIFFIO_RX_T31n	DIFFOUT_T31n	B4	
7A	VREFB7AN0	IO			DIFFIO_TX_T34p	DIFFOUT_T34p	C5	
7A	VREFB7AN0	IO			DIFFIO_TX_T34n	DIFFOUT_T34n	D6	
7A	VREFB7AN0	IO			DIFFIO_RX_T35p	DIFFOUT_T35p	B5	
7A	VREFB7AN0	IO			DIFFIO_TX_T36p	DIFFOUT_T36p	C6	
7A	VREFB7AN0	IO			DIFFIO_RX_T35n	DIFFOUT_T35n	A6	
7A	VREFB7AN0	IO			DIFFIO_TX_T36n	DIFFOUT_T36n	D7	
7A	VREFB7AN0	IO			DIFFIO_RX_T37p	DIFFOUT_T37p	A7	
7A	VREFB7AN0	IO			DIFFIO_RX_T37n	DIFFOUT_T37n	B7	
7A	VREFB7AN0	IO			DIFFIO_RX_T38n	DIFFOUT_T38n	D9	
7A	VREFB7AN0	IO			DIFFIO_RX_T39p	DIFFOUT_T39p	A8	
7A	VREFB7AN0	IO			DIFFIO_RX_T40p	DIFFOUT_T40p	C7	
7A	VREFB7AN0	IO			DIFFIO_RX_T39n	DIFFOUT_T39n	B8	
7A	VREFB7AN0	IO	RZQ_2		DIFFIO_RX_T40n	DIFFOUT_T40n	D8	
8A	VREFB8AN0	IO	CLK9p		DIFFIO_RX_T41p	DIFFOUT_T41p	C12	
8A	VREFB8AN0	IO			DIFFIO_RX_T42p	DIFFOUT_T42p	D14	DQ6T
8A	VREFB8AN0	IO	CLK9n		DIFFIO_RX_T41n	DIFFOUT_T41n	D11	
8A	VREFB8AN0	IO			DIFFIO_RX_T42n	DIFFOUT_T42n	D13	DQ6T
8A	VREFB8AN0	IO			DIFFIO_RX_T43p	DIFFOUT_T43p	C10	DQ6T
8A	VREFB8AN0	IO	FPLL_TL_CLKOUT0,FPLL_TL_CLKOUTp,FPLL_TL_FB		DIFFIO_RX_T44p	DIFFOUT_T44p	C17	DQ6T
8A	VREFB8AN0	IO			DIFFIO_RX_T43n	DIFFOUT_T43n	B11	DQ6T
8A	VREFB8AN0	IO	FPLL_TL_CLKOUT1,FPLL_TL_CLKOUTn		DIFFIO_RX_T44n	DIFFOUT_T44n	D17	DQ6T
8A	VREFB8AN0	IO			DIFFIO_RX_T45p	DIFFOUT_T45p	A10	DQS6T
8A	VREFB8AN0	IO			DIFFIO_RX_T45n	DIFFOUT_T45n	B10	DQS6T
8A	VREFB8AN0	IO			DIFFIO_RX_T46n	DIFFOUT_T46n	D16	DQ6T
8A	VREFB8AN0	IO			DIFFIO_RX_T47p	DIFFOUT_T47p	B12	DQ6T
8A	VREFB8AN0	IO			DIFFIO_RX_T48p	DIFFOUT_T48p	C16	DQ6T
8A	VREFB8AN0	IO			DIFFIO_RX_T47n	DIFFOUT_T47n	A13	DQ6T
8A	VREFB8AN0	IO	CLK8p,FPLL_TL_FBp		DIFFIO_RX_T49p	DIFFOUT_T49p	A11	
8A	VREFB8AN0	IO	CLK8n,FPLL_TL_FBn		DIFFIO_RX_T49n	DIFFOUT_T49n	A12	
8A	VREFB8AN0	IO			DIFFIO_RX_T51p	DIFFOUT_T51p	B13	
8A	VREFB8AN0	IO			DIFFIO_RX_T53n	DIFFOUT_T53n	B14	
8A	VREFB8AN0	IO			DIFFIO_RX_T55p	DIFFOUT_T55p	A15	
8A	VREFB8AN0	IO			DIFFIO_RX_T55n	DIFFOUT_T55n	B15	
9A	MSEL0			MSEL0			A17	
9A	CONF_DONE			CONF_DONE			A16	
9A	MSEL1			MSEL1			A19	
9A	nSTATUS			nSTATUS			A18	
9A	nCE			nCE			A20	
9A	MSEL2			MSEL2			A21	
9A	MSEL3			MSEL3			B20	
9A	nCONFIG			nCONFIG			D19	
9A	MSEL4			MSEL4			B19	
	GND						C19	
	GND						M21	
	GND						M9	
	GND						A9	
	GND						D10	
	GND						J19	
	GND						K13	
	GND						J10	
	GND						M11	
	GND						G20	
	GND						F19	
	GND						A4	
	GND						J12	
	GND						W5	
	GND						U18	
	GND						H20	
	GND						P18	
	GND						V13	
	GND						N12	
	GND						M1	



Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	M301	DQS for X8
		GND					R19	
		GND					L4	
		GND					K11	
		GND					P20	
		GND					D15	
		GND					N10	
		GND					L18	
		GND					F4	
		GND					M13	
		GND					B16	
		GND					W10	
		GND					E2	
		GND					U20	
		GND					L20	
		GND					H18	
		GND					B1	
		GND					K9	
		GND					E18	
		GND					D21	
		GND					H3	
		GND					R21	
		GND					K19	
		GND					G19	
		GND					F21	
		GND					U1	
		GND					J21	
		GND					T19	
		GND					M19	
		GND					D5	
		GND					V21	
		GND					T4	
		GND					V8	
		GND					C18	
		GND					AA14	
		GND					T20	
		GND					V3	
		GND					N20	
		GND					N19	
		GND					K20	
		GND					B21	
		VCC					L9	
		VCC					N11	
		VCC					L13	
		VCC					J9	
		VCC					J11	
		VCC					M10	
		VCC					L12	
		VCC					M12	
		VCC					K10	
		VCC					N13	
		VCC					L10	
		VCC					K12	
		VCC					N9	
		VCC					L11	
		VCC					J13	
		DNU					C20	
		DNU					D20	
		DNU					D4	
		DNU					D12	
		VCCPGM					Y18	
		VCCPGM					T1	
		VCCPGM					B17	
		VCCBAT					D18	



Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	M301	DQS for X8
		VCCIO3A					W15	
		VCCIO3A					Y17	
		VCCIO3B					AA9	
		VCCIO3B					Y12	
		VCCIO4A					Y2	
		VCCIO4A					AA4	
		VCCIO4A					Y7	
		VCCIO5A					R2	
		VCCIO5A					N3	
		VCCIO5B					G1	
		VCCIO5B					K2	
		VCCIO7A					C8	
		VCCIO7A					B6	
		VCCIO7A					C3	
		VCCIO8A					A14	
		VCCIO8A					C13	
		VCCPD3A					W17	
		VCCPD3B4A					V14	
		VCCPD3B4A					W9	
		VCCPD5A					P1	
		VCCPD5B					J1	
		VCCPD7A8A					C14	
		VCCPD7A8A					B9	
3A	VREFB3AN0	VREFB3AN0					V18	
3B	VREFB3BN0	VREFB3BN0					W12	
4A	VREFB4AN0	VREFB4AN0					W8	
5A	VREFB5AN0	VREFB5AN0					P4	
5B	VREFB5BN0	VREFB5BN0					L3	
7A	VREFB7AN0	VREFB7AN0					C9	
8A	VREFB8AN0	VREFB8AN0					C15	
		VCCH_GXBL					M20	
		VCCH_GXBL					E19	
		VCCL_GXBL					J20	
		VCCL_GXBL					R20	
		RREF_TL					C21	
		VCCA_FPLL					U17	
		VCCA_FPLL					E17	
		VCCA_FPLL					U2	
		VCCA_FPLL					D1	
		VCC_AUX					B18	
		VCC_AUX					W18	
		VCC_AUX					C11	
		VCC_AUX					W11	
		VCC_AUX					D3	
		VCC_AUX					W3	
		VCCE_GXBL					P19	
		VCCE_GXBL					L19	
		VCCE_GXBL					F20	
		VCCE_GXBL					H19	

Note:

(1) For more information about pin definition and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).









Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	M383	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		GND							AE4	
		GND							B13	
		GND							B18	
		GND							B23	
		GND							B8	
		GND							C25	
		GND							C5	
		GND							D12	
		GND							D17	
		GND							D2	
		GND							D22	
		GND							D7	
		GND							E14	
		GND							E23	
		GND							E25	
		GND							E4	
		GND							F24	
		GND							G3	
		GND							H25	
		GND							R23	
		GND							K4	
		GND							L1	
		GND							L12	
		GND							L14	
		GND							M11	
		GND							M13	
		GND							M15	
		GND							M23	
		GND							P11	
		GND							P13	
		GND							P15	
		GND							R12	
		GND							R14	
		GND							R24	
		GND							T22	
		GND							T24	
		GND							U23	
		GND							U25	
		GND							V23	
		GND							V24	
		GND							Y23	
		GND							Y25	
		GND							AB22	
		GND							F23	
		GND							AA24	
		GND							G22	
		GND							G24	
		GND							H23	
		GND							J23	
		GND							J24	
		GND							K22	
		GND							K24	
		GND							L23	
		GND							L25	
		GND							M24	
		GND							N22	
		GND							N24	
		GND							P23	
		GND							T1	
		GND							U3	
		GND							W22	
		GND							W24	
		GND							Y4	
		VCC							L11	
		VCC							L13	
		VCC							L15	
		VCC							M12	
		VCC							M14	
		VCC							N11	
		VCC							N12	
		VCC							N13	
		VCC							N14	
		VCC							N15	
		VCC							P12	
		VCC							P14	
		VCC							R11	
		VCC							R13	
		DNU							R15	
		DNU							D24	
		DNU							E24	



Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	M383	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		DNU					G2			
		DNU					B11			
		VCCPGM					AC21			
		VCCPGM					T3			
		VCCPGM					D20			
		VCCBAT					B21			
		VCCI03A					AB16			
		VCCI03A					AC20			
		VCCI03B					AC15			
		VCCI03B					AD12			
		VCCI03B					AE9			
		VCCI04A					AB3			
		VCCI04A					AB8			
		VCCI04A					AD2			
		VCCI04A					AD7			
		VCCI04A					W2			
		VCCI05A					P2			
		VCCI05A					R4			
		VCCI05B					J2			
		VCCI05B					M3			
		VCCI07A					A6			
		VCCI07A					B3			
		VCCI07A					C10			
		VCCI07A					E9			
		VCCI07A					F1			
		VCCI08A					A16			
		VCCI08A					A21			
		VCCI08A					C15			
		VCCI08A					C20			
		VCCPD3A					AB16			
		VCCPD3B4A					AB7			
		VCCPD3B4A					AC13			
		VCCPD5A					P4			
		VCCPD5B					L4			
		VCCPD7A8A					D13			
		VCCPD7A8A					D16			
		VCCPD7A8A					D6			
3A		VREFB3AN0	VREFB3AN0				AD20			
3B		VREFB3BN0	VREFB3BN0				AC11			
4A		VREFB4AN0	VREFB4AN0				AE7			
5A		VREFB5AN0	VREFB5AN0				V3			
5B		VREFB5BN0	VREFB5BN0				K3			
7A		VREFR7AN0	VREFR7AN0				C9			
8A		VREFR8AN0	VREFR8AN0				C17			
		VCCH_GXBL					L24			
		VCCH_GXBL					U24			
		VCCL_GXBL					K23			
		VCCL_GXBL					T23			
		RREF_TL					D25			
		VCCA_FPLL					AB23			
		VCCA_FPLL					D23			
		VCCA_FPLL					U4			
		VCCA_FPLL					G4			
		VCC_AUX					AA13			
		VCC_AUX					AA18			
		VCC_AUX					AB6			
		VCC_AUX					D18			
		VCC_AUX					D5			
		VCC_AUX					E12			
		VCCE_GXBL					N23			
		VCCE_GXBL					P24			
		VCCE_GXBL					W23			
		VCCE_GXBL					Y24			

Notes:

(1) For more information about pin definition and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).

(2) RESET pin is only applicable for DDR3 device.











Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
9A		GND					C5				
		GND					AB19				
		GND					AB14				
		GND					AB9				
		GND					AB2				
		GND					AB1				
		GND					AA11				
		GND					AA6				
		GND					AA4				
		GND					AA3				
		GND					Y18				
		GND					Y5				
		GND					Y2				
		GND					Y1				
		GND					W4				
		GND					W3				
		GND					V22				
		GND					V17				
		GND					V12				
		GND					V7				
		GND					V2				
		GND					V1				
		GND					U9				
		GND					U5				
		GND					U3				
		GND					T21				
		GND					T16				
		GND					T2				
		GND					T1				
		GND					R13				
		GND					R3				
		GND					P10				
		GND					P4				
		GND					P2				
		GND					P1				
		GND					N22				
		GND					N17				
		GND					N15				
		GND					N13				
		GND					N11				
		GND					N7				
		GND					N5				
		GND					N3				
		GND					M14				
		GND					M12				
		GND					M10				
		GND					M4				
		GND					M2				
		GND					M1				
		GND					L21				
		GND					L15				
		GND					L13				
		GND					L11				
		GND					L5				
		GND					L3				
		GND					K14				
		GND					K12				
		GND					K10				
		GND					K8				
		GND					K4				
		GND					K2				
		GND					K1				
		GND					J20				
		GND					J15				
		GND					J5				
		GND					J3				
		GND					H22				
		GND					H12				
		GND					H7				
		GND					H4				
		GND					H3				
		GND					H2				



Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		GND					H1				
		GND					G19				
		GND					G9				
		GND					G3				
		GND					F16				
		GND					F6				
		GND					F2				
		GND					F1				
		GND					E13				
		GND					E4				
		GND					E3				
		GND					D20				
		GND					D10				
		GND					D5				
		GND					D2				
		GND					D1				
		GND					C17				
		GND					C4				
		GND					C3				
		GND					B14				
		GND					B9				
		GND					B2				
		GND					B1				
		GND					A21				
		GND					A11				
		VCC					P15				
		VCC					P13				
		VCC					P11				
		VCC					N14				
		VCC					N12				
		VCC					N10				
		VCC					M15				
		VCC					M13				
		VCC					M11				
		VCC					L16				
		VCC					L14				
		VCC					L12				
		VCC					L10				
		VCC					K15				
		VCC					K13				
		VCC					K11				
		VCC					J16				
		VCC					J14				
		VCC					J12				
		VCC					J10				
		DNU					B3				
		DNU					B4				
		DNU					E17				
		DNU					L9				
		VCCPGM					V8				
		VCCPGM					R19				
		VCCPGM					F8				
		VCCBAT					A3				
		VCCI03A					T6				
		VCCI03A					Y8				
		VCCI03B					Y13				
		VCCI03B					W10				
		VCCI03B					T11				
		VCCI03B					R8				
		VCCI04A					U19				
		VCCI04A					AA21				
		VCCI04A					AA16				
		VCCI04A					W20				
		VCCI04A					W15				
		VCCI04A					U14				
		VCCI05A					R18				
		VCCI05A					P20				
		VCCI05B					M19				
		VCCI05B					K18				
		VCCI07A					B19				
		VCCI07A					H17				
		VCCI07A					G14				



Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		VCCI07A					F21				
		VCCI07A					F11				
		VCCI07A					E18				
		VCCI07A					D15				
		VCCI07A					C22				
		VCCI07A					C12				
		VCCI07A					A16				
		VCCI08A					A6				
		VCCI08A					G7				
		VCCI08A					E8				
		VCCI08A					C7				
		VCCPD3A					W6				
		VCCPD3B4A					W17				
		VCCPD3B4A					W14				
		VCCPD3B4A					W12				
		VCCPD3B4A					W11				
		VCCPD5A					P21				
		VCCPD5B					N18				
		VCCPD5B					M17				
		VCCPD7A8A					E11				
		VCCPD7A8A					D16				
		VCCPD7A8A					D14				
		VCCPD7A8A					D8				
		VCCPD7A8A					C10				
3A	VREFB3A0	VREFB3A0					Y7				
3B	VREFB3B0	VREFB3B0					Y12				
4A	VREFB4A0	VREFB4A0					AB16				
5A	VREFB5A0	VREFB5A0					R20				
5B	VREFB5B0	VREFB5B0					L20				
7A	VREFB7A0	VREFB7A0					C14				
8A	VREFB8A0	VREFB8A0					B8				
	NC	NC					Y6				
	NC	NC					V11				
	VCCH_GXBL	VCCH_GXBL					M3				
	VCCH_GXBL	VCCH_GXBL					T3				
	VCCL_GXBL	VCCL_GXBL					P3				
	VCCL_GXBL	VCCL_GXBL					K3				
	RREF_TL	RREF_TL					A1				
	VCCA_FPLL	VCCA_FPLL					T5				
	VCCA_FPLL	VCCA_FPLL					F4				
	VCCA_FPLL	VCCA_FPLL					U18				
	VCCA_FPLL	VCCA_FPLL					H19				
	VCC_AUX	VCC_AUX					E6				
	VCC_AUX	VCC_AUX					D18				
	VCC_AUX	VCC_AUX					W18				
	VCC_AUX	VCC_AUX					W13				
	VCC_AUX	VCC_AUX					W7				
	VCC_AUX	VCC_AUX					D11				
	VCCE_GXBL	VCCE_GXBL					L4				
	VCCE_GXBL	VCCE_GXBL					N4				
	VCCE_GXBL	VCCE_GXBL					K5				
	VCCE_GXBL	VCCE_GXBL					J4				

Notes:

(1) For more information about pin definition and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).

(2) RESET pin is only applicable for DDR3 device.











Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		GND					W3				
		GND					V22				
		GND					V17				
		GND					V2				
		GND					V1				
		GND					U19				
		GND					U14				
		GND					U9				
		GND					U5				
		GND					U3				
		GND					T11				
		GND					T2				
		GND					T1				
		GND					R13				
		GND					R3				
		GND					P10				
		GND					P4				
		GND					P2				
		GND					P1				
		GND					N22				
		GND					N15				
		GND					N13				
		GND					N11				
		GND					N7				
		GND					N5				
		GND					N3				
		GND					M19				
		GND					M14				
		GND					M12				
		GND					M9				
		GND					M4				
		GND					M2				
		GND					M1				
		GND					L16				
		GND					L13				
		GND					L11				
		GND					L5				
		GND					L3				
		GND					K14				
		GND					K12				
		GND					K10				
		GND					K8				
		GND					K4				
		GND					K2				
		GND					K1				
		GND					J20				
		GND					J15				
		GND					J13				
		GND					J11				
		GND					J5				
		GND					J3				
		GND					H14				
		GND					H4				
		GND					H3				
		GND					H2				
		GND					H1				
		GND					G9				
		GND					G3				
		GND					F16				
		GND					F11				
		GND					F6				
		GND					F2				
		GND					F1				
		GND					E13				
		GND					E4				
		GND					E3				
		GND					D20				
		GND					D10				
		GND					D5				
		GND					D2				
		GND					D1				
		GND					C22				



Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		GND					C17				
		GND					C7				
		GND					C4				
		GND					C3				
		GND					B14				
		GND					B2				
		GND					B1				
		GND					A21				
		GND					A11				
		GND					A5				
		VCC					J14				
		VCC					P15				
		VCC					P13				
		VCC					P11				
		VCC					N14				
		VCC					N12				
		VCC					M15				
		VCC					M13				
		VCC					M11				
		VCC					L14				
		VCC					L12				
		VCC					L10				
		VCC					K13				
		VCC					K11				
		VCC					K9				
		VCC					J12				
		VCC					J10				
		VCC					H15				
		VCC					H13				
		VCC					H11				
		DNU					B3				
		DNU					B4				
		DNU					D21				
		VCCPGM					E10				
		VCCPGM					Y6				
		VCCPGM					U20				
		VCCBAT					B7				
		VCCI03A					A3				
		VCCI03A					T6				
		VCCI03B					AA6				
		VCCI03B					V7				
		VCCI03B					AB9				
		VCCI03B					W10				
		VCCI03B					R8				
		VCCI04A					T16				
		VCCI04A					AB14				
		VCCI04A					AA21				
		VCCI04A					Y18				
		VCCI04A					W15				
		VCCI04A					V12				
		VCCI05A					T21				
		VCCI05A					R18				
		VCCI05B					H22				
		VCCI05B					P20				
		VCCI05B					N17				
		VCCI05B					L21				
		VCCI05B					K18				
		VCCI05B					G19				
		VCCI07A					B19				
		VCCI07A					H17				
		VCCI07A					E18				
		VCCI07A					D15				
		VCCI07A					C12				
		VCCI07A					A16				
		VCCI08A					E8				
		VCCI08A					H7				
		VCCI08A					B9				
		VCCI08A					A6				
		VCCPD3A					V6				
		VCCPD3B4A					V16				
		VCCPD3B4A					W9				
		VCCPD3B4A					V14				



Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		VCCPD3B4A					V10				
		VCCPD5A					P17				
		VCCPD5B					N19				
		VCCPD5B					M18				
		VCCPD7A8A					F13				
		VCCPD7A8A					F9				
		VCCPD7A8A					E15				
		VCCPD7A8A					E9				
3A	VREFB3A0	VREFB3A0					W6				
3B	VREFB3B0	VREFB3B0					AB12				
4A	VREFB4A0	VREFB4A0					AA14				
5A	VREFB5A0	VREFB5A0					V21				
5B	VREFB5B0	VREFB5B0					K20				
7A	VREFB7A0	VREFB7A0					D16				
8A	VREFB8A0	VREFB8A0					B10				
	NC	NC					AB3				
	NC	NC					V11				
	NC	NC					P22				
	NC	NC					P21				
	NC	NC					P18				
	NC	NC					P16				
	NC	NC					N21				
	NC	NC					N20				
	NC	NC					N18				
	NC	NC					N16				
	NC	NC					M22				
	NC	NC					M21				
	NC	NC					M20				
	NC	NC					L22				
	NC	NC					K22				
	NC	NC					J22				
	NC	NC					F22				
	VCCH_GXBL	VCCH_GXBL					E22				
	VCCH_GXBL	VCCH_GXBL					T3				
	VCCL_GXBL	VCCL_GXBL					M3				
	VCCL_GXBL	VCCL_GXBL					P3				
	RREF_TL	RREF_TL					K3				
	VCCA_FPLL	VCCA_FPLL					A1				
	VCCA_FPLL	VCCA_FPLL					T4				
	VCCA_FPLL	VCCA_FPLL					F4				
	VCCA_FPLL	VCCA_FPLL					U18				
	VCCA_FPLL	VCCA_FPLL					E19				
	VCC_AUX	VCC_AUX					D6				
	VCC_AUX	VCC_AUX					D12				
	VCC_AUX	VCC_AUX					D19				
	VCC_AUX	VCC_AUX					W19				
	VCC_AUX	VCC_AUX					AA12				
	VCC_AUX	VCC_AUX					AB5				
	VCCE_GXBL	VCCE_GXBL					L4				
	VCCE_GXBL	VCCE_GXBL					N4				
	VCCE_GXBL	VCCE_GXBL					K5				
	VCCE_GXBL	VCCE_GXBL					J4				

Notes:

(1) For more information about pin definition and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).

(2) RESET pin is only applicable for DDR3 device.















Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		GND					J18				
		GND					N18				
		GND					M17				
		GND					R18				
		GND					P17				
		GND					AB18				
		GND					AE17				
		GND					A15				
		GND					D14				
		GND					H16				
		GND					L16				
		GND					L14				
		GND					K15				
		GND					J14				
		GND					N16				
		GND					N14				
		GND					M15				
		GND					T15				
		GND					R16				
		GND					R14				
		GND					P15				
		GND					V16				
		GND					AA15				
		GND					AD14				
		GND					G13				
		GND					K13				
		GND					K12				
		GND					M13				
		GND					R12				
		GND					P13				
		GND					U13				
		GND					Y12				
		GND					C11				
		GND					F10				
		GND					L10				
		GND					J9				
		GND					N11				
		GND					T10				
		GND					P9				
		GND					W9				
		GND					AC11				
		GND					AF10				
		GND					B8				
		GND					E7				
		GND					H6				
		GND					N6				
		GND					M8				
		GND					R7				
		GND					P7				
		GND					AB8				
		GND					AE7				
		GND					C5				
		GND					B4				
		GND					F4				
		GND					E5				
		GND					D4				
		GND					H4				
		GND					G5				
		GND					L4				
		GND					J4				
		GND					N4				
		GND					M5				
		GND					T5				
		GND					R4				
		GND					P5				
		GND					V5				
		GND					V4				
		GND					U4				
		GND					AA5				



Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		GND					Y4				
		GND					W5				
		GND					AC5				
		GND					AB4				
		GND					AF4				
		GND					AE5				
		GND					AD4				
		GND					C2				
		GND					C1				
		GND					B3				
		GND					B2				
		GND					F3				
		GND					E2				
		GND					E1				
		GND					D3				
		GND					H3				
		GND					G2				
		GND					G1				
		GND					L2				
		GND					L1				
		GND					K3				
		GND					J2				
		GND					J1				
		GND					N2				
		GND					N1				
		GND					M3				
		GND					T3				
		GND					R2				
		GND					R1				
		GND					P3				
		GND					V3				
		GND					U2				
		GND					U1				
		GND					AA2				
		GND					AA1				
		GND					Y3				
		GND					W2				
		GND					W1				
		GND					AC2				
		GND					AC1				
		GND					AB3				
		GND					AF3				
		GND					AF2				
		GND					AE2				
		GND					AE1				
		GND					AD3				
		VCC					K20				
		VCC					L19				
		VCC					J19				
		VCC					N19				
		VCC					M20				
		VCC					R19				
		VCC					L17				
		VCC					K18				
		VCC					J17				
		VCC					N17				
		VCC					M18				
		VCC					T18				
		VCC					R17				
		VCC					P18				
		VCC					L15				
		VCC					K16				
		VCC					K14				
		VCC					J15				
		VCC					N15				
		VCC					M16				
		VCC					M14				
		VCC					T16				
		VCC					T14				



Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		VCC					R15				
		VCC					P16				
		VCC					P14				
		VCC					L13				
		VCC					J13				
		VCC					N13				
		DNU					R13				
		DNU					A4				
		DNU					A3				
		DNU					C24				
		DNU					F14				
		VCCPGM					AA9				
		VCCPGM					W22				
		VCCPGM					F8				
		VCCBAT					E8				
		VCCIO3A					Y7				
		VCCIO3A					AC6				
		VCCIO3B					U8				
		VCCIO3B					V11				
		VCCIO3B					AA10				
		VCCIO3B					AD9				
		VCCIO4A					U18				
		VCCIO4A					AE22				
		VCCIO4A					AA20				
		VCCIO4A					AD19				
		VCCIO4A					Y17				
		VCCIO4A					W14				
		VCCIO4A					AC16				
		VCCIO4A					AF15				
		VCCIO4A					AB13				
		VCCIO4A					AE12				
		VCCIO5A					V21				
		VCCIO5A					AB23				
		VCCIO5B					N26				
		VCCIO5B					T25				
		VCCIO5B					W24				
		VCCIO5B					R22				
		VCCIO6A					C26				
		VCCIO6A					F25				
		VCCIO6A					J24				
		VCCIO6A					E22				
		VCCIO6A					M23				
		VCCIO6A					H21				
		VCCIO7A					A10				
		VCCIO7A					B23				
		VCCIO7A					A20				
		VCCIO7A					D19				
		VCCIO7A					G18				
		VCCIO7A					C16				
		VCCIO7A					F15				
		VCCIO7A					B13				
		VCCIO7A					E12				
		VCCIO7A					H11				
		VCCIO8A					C6				
		VCCIO8A					D9				
		VCCIO8A					G8				
		VCCIO8A					K7				
		VCCPD3A					AB9				
		VCCPD34A					AB21				
		VCCPD34A					AA19				
		VCCPD3B4A					AA17				
		VCCPD3B4A					AA13				
		VCCPD3B4A					AA11				
		VCCPD3B4A					U21				
		VCCPD5A					N22				
		VCCPD5B					R21				
		VCCPD6A					J22				
		VCCPD6A					L21				
		VCCPD7A8A					F19				



Pin Information for the Cyclone® V 5CGXFC5 Device  
Version 1.2  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		VCCPD7A8A					F17				
		VCCPD7A8A					F13				
		VCCPD7A8A					F11				
		VCCPD7A8A					F9				
3A	VREFB3A0	VREFB3A0					AC7				
3B	VREFB3B0	VREFB3B0					AC12				
4A	VREFB4A0	VREFB4A0					AD15				
5A	VREFB5A0	VREFB5A0					W23				
5B	VREFB5B0	VREFB5B0					P25				
6A	VREFB6A0	VREFB6A0					L26				
7A	VREFB7A0	VREFB7A0					B16				
8A	VREFB8A0	VREFB8A0					C8				
		NC					AA12				
		NC					M6				
		NC					AB7				
		NC					C4				
		NC					E4				
		NC					G4				
		NC					L5				
		NC					C3				
		NC					F2				
		NC					F1				
		NC					E3				
		NC					D2				
		NC					D1				
		NC					H2				
		NC					H1				
		NC					G3				
		VCCH_GXBL					R3				
		VCCH_GXBL					T4				
		VCCL_GXBL					L3				
		VCCL_GXBL					J3				
		VCCL_GXBL					N3				
		VCCL_GXBL					U3				
		RREF_TL					B1				
		VCCA_FPLL					W7				
		VCCA_FPLL					J6				
		VCCA_FPLL					Y21				
		VCCA_FPLL					G21				
		VCC_AUX					G9				
		VCC_AUX					E14				
		VCC_AUX					G19				
		VCC_AUX					AB20				
		VCC_AUX					AB14				
		VCC_AUX					AA8				
		VCCE_GXBL					K4				
		VCCE_GXBL					N5				
		VCCE_GXBL					M4				
		VCCE_GXBL					R5				
		VCCE_GXBL					P4				
		VCCE_GXBL					U5				

Notes:

(1) For more information about pin definition and pin connection guidelines, refer to the

[Cyclone V Device Family Pin Connection Guidelines](#).

(2) RESET pin is only applicable for DDR3 device.



**Pin Information for the Cyclone® V 5CGXFC5 Device**  
**Version 1.2**

<b>Version Number</b>	<b>Date</b>	<b>Changes Made</b>
1.0	11/29/2012	Initial release.
1.1	4/26/2013	<ul style="list-style-type: none"><li>- Added M301 package.</li><li>- Updated the column from "HMC Pin Assignment for DDR3" to "HMC Pin Assignment for DDR3/DDR2".</li><li>- Added note to the "HMC Pin Assignment for DDR3/DDR2" column.</li></ul>
1.2	7/4/2013	Added M383 package.