



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		NC					T12							
		NC					T9							
		VCCPRSTCLK_HPS					D16							
		RREF_TL					J1							
		VCCA_FPLL					L1							
		VCCA_FPLL					P1							
		VCCA_FPLL					U1							
		VCCA_FPLL					W1							
		VCCA_FPLL					F1							
		VCCA_FPLL					W17							
		VCC_ALIX					AA17							
		VCC_ALIX					AA3							
		VCC_ALIX					D3							
		VCC_ALIX					D9							
		VCC_ALIX					Y10							
		VCC_ALIX_SHARED					E16							
		VCCPLL_HPS					F16							
		VCC_HPS					R13							
		VCC_HPS					R10							
		VCC_HPS					R12							
		VCC_HPS					L11							
		VCC_HPS					L9							
		VCC_HPS					M10							
		VCC_HPS					M12							
		VCC_HPS					N11							
		VCC_HPS					N9							
		VCC_HPS					P10							
		VCC_HPS					P12							

Notes:

- (1) For more information about pin definitions and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).
- (2) HPS_DDR pins are for memory interface only. For the dedicated pin function corresponding with the respective memory interfaces, refer to the HMC columns.
- (3) RESET pin is only applicable for DDR3 device.



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		WCCPD6A					V21								
		WCCPD6B					W19								
		WCCPD6MB_HPS					K21								
		WCCPD6MB_HPS					K20								
		WCCPD6MB_HPS					M24								
		WCCPD6MB_HPS					P21								
		WCCPD6MB_HPS					P20								
		WCCPD7A_HPS					E21								
		WCCPD7B_HPS					E17								
		WCCPD7C_HPS					E14								
		WCCPD7D_HPS					E13								
		WCCPD8A					E10								
		WCCPD9C_HPS					A65								
3A	VREFB3AND	VREFB3AND					AF12								
3B	VREFB3BND	VREFB3BND					AF12								
4A	VREFB4AND	VREFB4AND					AF16								
5A	VREFB5AND	VREFB5AND					AC06								
6B	VREFB6BND	VREFB6BND					AA25								
	VREFB7A/B/C/DND_HPS	VREFB7A/B/C/DND_HPS					D19								
8A	VREFB8AND	VREFB8AND					D8								
		WCCRSTCLK_HPS					F22								
		RREF_TL					B1								
		WCCA_FPLL					K5								
		WCCA_FPLL					P4								
		WCCA_FPLL					U4								
		WCCA_FPLL					W5								
		WCCA_FPLL					J6								
		WCCA_FPLL					AA21								
		WCCA_FPLL					M4								
		WCCA_FPLL					R4								
		WCC_ALIX					AC21								
		WCC_ALIX					AC8								
		WCC_ALIX					AD15								
		WCC_ALIX					E16								
		WCC_ALIX					F8								
		WCC_ALIX_SHARED					F21								
		WCCPLL_HPS					K23								
		WCC_HPS					U21								
		WCC_HPS					K17								
		WCC_HPS					L16								
		WCC_HPS					L16								
		WCC_HPS					M17								
		WCC_HPS					M18								
		WCC_HPS					M19								
		WCC_HPS					N16								
		WCC_HPS					N18								
		WCC_HPS					P17								
		WCC_HPS					P19								

Notes:
 (1) For more information about pin definitions and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).
 (2) HPS, DDR pins are for memory interface only. For the dedicated pin function corresponding with the respective memory interfaces, refer to the HMC columns.
 (3) RESET pin is only applicable for DDR3 device.



Pin Information for the Cyclone® V 5CSEBA5S Device
Version 1.5

Version Number	Date	Changes Made
1.0	10/18/2012	Initial release.
1.1	1/17/2013	A pin that was marked as VCC_HPS has been corrected to VCCRSTCLK_HPS
1.2	3/25/2013	Updated the following pin names: - Changed SDMMC_CLK_IN to SDMMC_FB_CLK_IN - Changed SDMMC_CLK to SDMMC_CCLK_OUT
1.3	9/30/2014	- Remove corresponding bank number from VCCRSTCLK_HPS pin. - Changed HMC Pin Assignment for DDR3 to HMC Pin Assignment for DDR3/DDR2. - Added note 3.
1.4	1/4/2016	Removed the USB0 pin from Pin List U19.
1.5	12/23/2016	-Renamed SDMMC_FB_CLK_IN to HPS_GPIO44.