q_sys

2024.01.05.15:50:54 Datasheet
Overview
  clk_0  q_sys

All Components
   System_max_ID_0 System_max_ID 1.0
   i2c_0 altera_avalon_i2c 18.1
   i2c_1 altera_avalon_i2c 18.1
   i2c_2 altera_avalon_i2c 18.1
   i2c_3 altera_avalon_i2c 18.1
   i2c_power_max10 altera_avalon_i2c 18.1
   pio_dipsw altera_avalon_pio 18.1
   pio_en_sdm altera_avalon_pio 18.1
   pio_led_g altera_avalon_pio 18.1
   pio_led_y altera_avalon_pio 18.1
   pio_pb altera_avalon_pio 18.1
Memory Map
master_0
 master
  System_max_ID_0
slv  0x00000020
  i2c_0
csr  0x00000200
  i2c_1
csr  0x00000300
  i2c_2
csr  0x00000400
  i2c_3
csr  0x00000500
  i2c_power_max10
csr  0x00000100
  pio_dipsw
s1  0x00000040
  pio_en_sdm
s1  0x00000000
  pio_led_g
s1  0x00000060
  pio_led_y
s1  0x00000070
  pio_pb
s1  0x00500000

System_max_ID_0

System_max_ID v1.0
master_0 master   System_max_ID_0
  slv
clk_0 clk  
  clock
clk_reset  
  reset


Parameters

deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)

clk_0

clock_source v18.1


Parameters

clockFrequency 50000000
clockFrequencyKnown true
inputClockFrequency 0
resetSynchronousEdges NONE
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)

i2c_0

altera_avalon_i2c v18.1
master_0 master   i2c_0
  csr
clk_0 clk  
  clock
clk_reset  
  reset_sink


Parameters

USE_AV_ST 0
FIFO_DEPTH 4
FIFO_DEPTH_LOG2 2
clockRate 50000000
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

FIFO_DEPTH 4
FREQ 50000000
USE_AV_ST 0

i2c_1

altera_avalon_i2c v18.1
master_0 master   i2c_1
  csr
clk_0 clk  
  clock
clk_reset  
  reset_sink


Parameters

USE_AV_ST 0
FIFO_DEPTH 4
FIFO_DEPTH_LOG2 2
clockRate 50000000
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

FIFO_DEPTH 4
FREQ 50000000
USE_AV_ST 0

i2c_2

altera_avalon_i2c v18.1
master_0 master   i2c_2
  csr
clk_0 clk  
  clock
clk_reset  
  reset_sink


Parameters

USE_AV_ST 0
FIFO_DEPTH 4
FIFO_DEPTH_LOG2 2
clockRate 50000000
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

FIFO_DEPTH 4
FREQ 50000000
USE_AV_ST 0

i2c_3

altera_avalon_i2c v18.1
master_0 master   i2c_3
  csr
clk_0 clk  
  clock
clk_reset  
  reset_sink


Parameters

USE_AV_ST 0
FIFO_DEPTH 4
FIFO_DEPTH_LOG2 2
clockRate 50000000
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

FIFO_DEPTH 4
FREQ 50000000
USE_AV_ST 0

i2c_power_max10

altera_avalon_i2c v18.1
master_0 master   i2c_power_max10
  csr
clk_0 clk  
  clock
clk_reset  
  reset_sink


Parameters

USE_AV_ST 0
FIFO_DEPTH 64
FIFO_DEPTH_LOG2 6
clockRate 50000000
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

FIFO_DEPTH 64
FREQ 50000000
USE_AV_ST 0

master_0

altera_jtag_avalon_master v18.1
clk_0 clk   master_0
  clk
clk_reset  
  clk_reset
master   i2c_0
  csr
master   i2c_power_max10
  csr
master   i2c_1
  csr
master   i2c_2
  csr
master   i2c_3
  csr
master   pio_dipsw
  s1
master   pio_pb
  s1
master   pio_led_g
  s1
master   pio_led_y
  s1
master   pio_en_sdm
  s1
master   System_max_ID_0
  slv


Parameters

USE_PLI 0
PLI_PORT 50000
COMPONENT_CLOCK 0
FAST_VER 0
FIFO_DEPTHS 2
AUTO_DEVICE_FAMILY MAX10FPGA
AUTO_DEVICE 10M16SCU324C8G
AUTO_DEVICE_SPEEDGRADE 8
deviceFamily MAX 10
generateLegacySim false
  

Software Assignments

(none)

pio_dipsw

altera_avalon_pio v18.1
master_0 master   pio_dipsw
  s1
clk_0 clk  
  clk
clk_reset  
  reset


Parameters

bitClearingEdgeCapReg false
bitModifyingOutReg false
captureEdge false
direction Input
edgeType RISING
generateIRQ false
irqType LEVEL
resetValue 0
simDoTestBenchWiring false
simDrivenValue 0
width 6
clockRate 50000000
derived_has_tri false
derived_has_out false
derived_has_in true
derived_do_test_bench_wiring false
derived_capture false
derived_edge_type NONE
derived_irq_type NONE
derived_has_irq false
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

BIT_CLEARING_EDGE_REGISTER 0
BIT_MODIFYING_OUTPUT_REGISTER 0
CAPTURE 0
DATA_WIDTH 6
DO_TEST_BENCH_WIRING 0
DRIVEN_SIM_VALUE 0
EDGE_TYPE NONE
FREQ 50000000
HAS_IN 1
HAS_OUT 0
HAS_TRI 0
IRQ_TYPE NONE
RESET_VALUE 0

pio_en_sdm

altera_avalon_pio v18.1
master_0 master   pio_en_sdm
  s1
clk_0 clk  
  clk
clk_reset  
  reset


Parameters

bitClearingEdgeCapReg false
bitModifyingOutReg false
captureEdge false
direction Output
edgeType RISING
generateIRQ false
irqType LEVEL
resetValue 0
simDoTestBenchWiring false
simDrivenValue 0
width 1
clockRate 50000000
derived_has_tri false
derived_has_out true
derived_has_in false
derived_do_test_bench_wiring false
derived_capture false
derived_edge_type NONE
derived_irq_type NONE
derived_has_irq false
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

BIT_CLEARING_EDGE_REGISTER 0
BIT_MODIFYING_OUTPUT_REGISTER 0
CAPTURE 0
DATA_WIDTH 1
DO_TEST_BENCH_WIRING 0
DRIVEN_SIM_VALUE 0
EDGE_TYPE NONE
FREQ 50000000
HAS_IN 0
HAS_OUT 1
HAS_TRI 0
IRQ_TYPE NONE
RESET_VALUE 0

pio_led_g

altera_avalon_pio v18.1
master_0 master   pio_led_g
  s1
clk_0 clk  
  clk
clk_reset  
  reset


Parameters

bitClearingEdgeCapReg false
bitModifyingOutReg false
captureEdge false
direction Input
edgeType RISING
generateIRQ false
irqType LEVEL
resetValue 0
simDoTestBenchWiring false
simDrivenValue 0
width 5
clockRate 50000000
derived_has_tri false
derived_has_out false
derived_has_in true
derived_do_test_bench_wiring false
derived_capture false
derived_edge_type NONE
derived_irq_type NONE
derived_has_irq false
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

BIT_CLEARING_EDGE_REGISTER 0
BIT_MODIFYING_OUTPUT_REGISTER 0
CAPTURE 0
DATA_WIDTH 5
DO_TEST_BENCH_WIRING 0
DRIVEN_SIM_VALUE 0
EDGE_TYPE NONE
FREQ 50000000
HAS_IN 1
HAS_OUT 0
HAS_TRI 0
IRQ_TYPE NONE
RESET_VALUE 0

pio_led_y

altera_avalon_pio v18.1
master_0 master   pio_led_y
  s1
clk_0 clk  
  clk
clk_reset  
  reset


Parameters

bitClearingEdgeCapReg false
bitModifyingOutReg false
captureEdge false
direction Input
edgeType RISING
generateIRQ false
irqType LEVEL
resetValue 0
simDoTestBenchWiring false
simDrivenValue 0
width 2
clockRate 50000000
derived_has_tri false
derived_has_out false
derived_has_in true
derived_do_test_bench_wiring false
derived_capture false
derived_edge_type NONE
derived_irq_type NONE
derived_has_irq false
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

BIT_CLEARING_EDGE_REGISTER 0
BIT_MODIFYING_OUTPUT_REGISTER 0
CAPTURE 0
DATA_WIDTH 2
DO_TEST_BENCH_WIRING 0
DRIVEN_SIM_VALUE 0
EDGE_TYPE NONE
FREQ 50000000
HAS_IN 1
HAS_OUT 0
HAS_TRI 0
IRQ_TYPE NONE
RESET_VALUE 0

pio_pb

altera_avalon_pio v18.1
master_0 master   pio_pb
  s1
clk_0 clk  
  clk
clk_reset  
  reset


Parameters

bitClearingEdgeCapReg false
bitModifyingOutReg false
captureEdge false
direction Input
edgeType RISING
generateIRQ false
irqType LEVEL
resetValue 0
simDoTestBenchWiring false
simDrivenValue 0
width 6
clockRate 50000000
derived_has_tri false
derived_has_out false
derived_has_in true
derived_do_test_bench_wiring false
derived_capture false
derived_edge_type NONE
derived_irq_type NONE
derived_has_irq false
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

BIT_CLEARING_EDGE_REGISTER 0
BIT_MODIFYING_OUTPUT_REGISTER 0
CAPTURE 0
DATA_WIDTH 6
DO_TEST_BENCH_WIRING 0
DRIVEN_SIM_VALUE 0
EDGE_TYPE NONE
FREQ 50000000
HAS_IN 1
HAS_OUT 0
HAS_TRI 0
IRQ_TYPE NONE
RESET_VALUE 0
generation took 0.01 seconds rendering took 0.05 seconds