

# Architecting Our Next Gen Power Efficient Processor

intel.

A close-up photograph of an Intel Meteor Lake processor die, showing its intricate circuitry and the number '00923' printed on the top left. The die is mounted on a dark blue carrier.

# Agenda

Reconstructing Power Efficiency

Low Power Island

Hybrid Architecture Vision

Primer on 3D Performance Hybrid Architecture

Unpacking Intel® Thread Director

OS Optimizations

Rest of SoC and Platform Technologies



# Agenda

Reconstructing Power Efficiency

Low Power Island

Hybrid Architecture Vision

Primer on 3D Performance Hybrid Architecture

Unpacking Intel® Thread Director

OS Optimizations

Rest of SoC and Platform Technologies

A close-up photograph of an Intel Meteor Lake processor die, showing its intricate circuitry and the number '00923' printed on the top left. The die is mounted on a dark blue carrier.

## Reconstructing Power Efficiency

Low Power Island

Hybrid Architecture Vision


Primer on 3D Performance Hybrid Architecture

Unpacking Intel Thread Director

OS Optimizations

Rest of SoC and Platform Technologies

# Agenda



METEOR LAKE


# Tile Architecture

IPs matched to process for performance and energy efficiency

**Graphics tile** - optimized for 3D performance

**SoC tile** - optimized for power

**Compute tile** – optimized for CPU performance



METEOR LAKE


# Tile Architecture

IPs matched to process for performance and energy efficiency

**Graphics tile** - optimized for 3D performance

**SoC tile** - optimized for power

**Compute tile** – optimized for CPU performance



METEOR LAKE


# Tile Architecture

IPs matched to process for performance and energy efficiency

**Graphics tile** - optimized for 3D performance

**SoC tile** - optimized for power

**Compute tile** – optimized for CPU performance



METEOR LAKE

# Power Efficiency

New foundations for energy efficiency


Grounds up **modular and scalable PM** architecture for disaggregation

New **scalable fabric** for improved bandwidth and energy efficiency

Coordination between **multiple PM controllers on different tiles**

Coordination between **SoC PM** controllers and system software





METEOR LAKE

# Power Efficiency


New foundations for energy efficiency

Grounds up **modular and scalable PM** architecture for disaggregation

New **scalable fabric** for improved bandwidth and energy efficiency

Coordination between **multiple PM controllers on different tiles**

Coordination between **SoC PM** controllers and system software



METEOR LAKE

# Power Efficiency


New foundations for energy efficiency

Grounds up **modular and scalable PM** architecture for disaggregation

New **scalable fabric** for improved bandwidth and energy efficiency

Coordination between **multiple PM controllers on different tiles**

Coordination between **SoC PM** controllers and system software



METEOR LAKE

# Power Efficiency


New foundations for energy efficiency

Grounds up **modular and scalable PM** architecture for disaggregation

New **scalable fabric** for improved bandwidth and energy efficiency

Coordination between **multiple PM controllers on different tiles**

Coordination between **SoC PM** controllers and system software



METEOR LAKE

# Power Efficiency


New foundations for energy efficiency

Grounds up **modular and scalable PM** architecture for disaggregation

New **scalable fabric** for improved bandwidth and energy efficiency

Coordination between **multiple PM controllers on different tiles**

Coordination between **SoC PM** controllers and system software



METEOR LAKE

# Power Efficiency

New foundations for energy efficiency

Grounds up **modular and scalable PM** architecture for disaggregation

New **scalable fabric** for improved bandwidth and energy efficiency

Coordination between **multiple PM controllers on different tiles**


Coordination between **SoC PM** controllers and system software

METEOR LAKE

# Low Power Island

Built from ground up for efficiency

## Components



Low Power Island E-cores for light workloads

Compute die turned on as needed

Integrated low power AI engine

IPs to support a wide range of usage


IO Complex

METEOR LAKE

# Low Power Island

Built from ground up for efficiency

## Components



Low Power Island E-cores for light workloads

Compute die turned on as needed

Integrated low power AI engine

IPs to support a wide range of usage


IO Complex

METEOR LAKE

# Low Power Island

Built from ground up for efficiency

## Components



Low Power Island E-cores for light workloads

Compute die turned on as needed

Integrated low power AI engine

IPs to support a wide range of usage

IO Complex





METEOR LAKE


# Low Power Island

Built from ground up for efficiency

Components



IO Complex




METEOR LAKE

# Low Power Island

Built from ground up for efficiency

## Components



Low Power Island E-cores for light workloads

Compute die turned on as needed

Integrated low power AI engine

IPs to support a wide range of usage


IO Complex

METEOR LAKE

# Low Power Island

Built from ground up for efficiency

## Components



Low Power Island E-cores for light workloads

Compute die turned on as needed

Integrated low power AI engine

IPs to support a wide range of usage

IO Complex


## METEOR LAKE LOW POWER ISLAND

# E-cores Usage Example


Most low usage background work (like IT) run on low power E-cores

SoC  
tile

LPE core  
Utilization



E core  
Utilization



P core  
Utilization







\*Illustrative example of power efficient scheduling

METEOR LAKE LOW POWER ISLAND

# E-cores Usage Example

Most low usage background work (like IT) run on low power E-cores



\*Illustrative example of power efficient scheduling


## METEOR LAKE LOW POWER ISLAND

# E-cores Usage Example


Most low usage background work (like IT) run on low power E-cores

SoC  
tile

LPE core  
Utilization



E core  
Utilization



P core  
Utilization



Compute  
tile

\*Illustrative example of power efficient scheduling

METEOR LAKE

# Power Efficiency Features

**Integrated DLVRs**  
for fine grained voltage control

**Dynamic Fabric Frequency**  
Bandwidth and QoS based

**SoC algorithms**  
shaped by Internal WL type inference

**Scheduling Enhancements**  
using Intel Thread Director

METEOR LAKE

# Power Efficiency Features

**Integrated DLVRs**  
for fine grained voltage control

**Dynamic Fabric Frequency**  
Bandwidth and QoS based

**SoC algorithms**  
shaped by Internal WL type inference

**Scheduling Enhancements**  
using Intel Thread Director



METEOR LAKE

# Power Efficiency Features

**Integrated DLVRs**  
for fine grained voltage control

**Dynamic Fabric Frequency**  
Bandwidth and QoS based

**SoC algorithms**  
shaped by Internal WL type inference

**Scheduling Enhancements**  
using Intel Thread Director

METEOR LAKE

# Power Efficiency Features

**Integrated DLVRs**  
for fine grained voltage control

**Dynamic Fabric Frequency**  
Bandwidth and QoS based

**SoC algorithms**  
shaped by Internal WL type inference

**Scheduling Enhancements**  
using Intel Thread Director



METEOR LAKE

# Power Efficiency Features

**Integrated DLVRs**  
for fine grained voltage control

**Dynamic Fabric Frequency**  
Bandwidth and QoS based

**SoC algorithms**  
shaped by Internal WL type inference

**Scheduling Enhancements**  
using Intel Thread Director

METEOR LAKE

# Power Efficiency Features

**Integrated DLVRs**  
for fine grained voltage control

**Dynamic Fabric Frequency**  
Bandwidth and QoS based

**SoC algorithms**  
shaped by Internal WL type inference

**Scheduling Enhancement**  
using Intel Thread Director

METEOR LAKE


# Power Efficiency Features

**Integrated DLVRs**  
for fine grained voltage control

**Dynamic Fabric Frequency**  
Bandwidth and QoS based

**SoC algorithms**  
shaped by Internal WL type inference

**Scheduling Enhancements**  
using Intel Thread Director



# Agenda

Reconstructing Power Efficiency

Low Power Island

**Hybrid Architecture Vision**

Primer on 3D Performance Hybrid Architecture

Unpacking Intel Thread Director

OS Optimizations

Platform Technologies

# 3D Performance Hybrid Architecture Vision

Optimize power efficiency while delivering best adaptive performance

## Intel Thread Director

hardware that provides feedback to OS for optimal scheduling decisions



## Symmetric ISA

exposed to OS as individual logical processors with capabilities enumerated



## Optimized OS scheduler

unlocks great performance benefits



## Compute tile P-cores


heavy lifting power for **single & limited threading perf**

## Compute tile E-cores

provide **efficient MT throughput**

## SoC tile E-cores

provide **low power and energy efficiency**





Reconstructing Power Efficiency

Low Power Island

Hybrid Architecture Vision

**Primer on 3D Performance Hybrid Architecture**

Unpacking Intel Thread Director

OS Optimizations

Platform Technologies

# Agenda



# 3D Performance Hybrid Architecture

A New Foundation for PC  
Performance, Efficiency & Battery Life

Low Power  
**E-core**  
Crestmont

**E-core**  
Crestmont

**P-core**  
Redwood Cove

REDWOOD COVE

# New P-core

Targeted for efficient performance

Improved performance efficiency\*

Increased BW per core package\*

Improved Performance Monitoring Unit

Improved feedback Intel Thread Director



\*Architectural simulation vs. Golden Cove architecture. Results may vary across workloads.

CRESTMONT

# New E-core


Significant improvements over prior E-core

**IPC gains**  
over prior E-  
cores\*

**AI acceleration**  
VNNI, ISA  
improvements\*


**Enhanced**  
branch  
prediction

**Enhanced**  
**Feedback**  
Intel Thread  
Director



\*Architectural simulation vs. Gracemont architecture across a broad set of workloads. VNNI improvements based on doubling the number of VNNI ports. Results may vary.

# 3D Performance Hybrid Architecture



\*Conceptual representation of 3D Perf Hybrid Arch



# Agenda

Reconstructing Power Efficiency

Low Power Island

Hybrid Architecture Vision

Primer on 3D Performance Hybrid Architecture



**Unpacking Intel Thread Director**

OS Optimizations



Platform Technologies

INTEL THREAD DIRECTOR

# Architecture




# Architecture



\*Conceptual representation of Intel Thread Director technology


# Architecture



\*Conceptual representation of Intel Thread Director technology




# Architecture



\*Conceptual representation of Intel Thread Director technology

# Architecture



\*Conceptual representation of Intel Thread Director technology



# What's new in Intel Thread Director

Enhanced feedback / smarter hints

Dynamic updates when other IPs take power budget


Updates based on run time capabilities of SoC

Enhanced tie-in internal power efficiency decisions

System software hint interface

Guidance based on system operating mode/ HW characteristics

# Scheduling Improvements




## Raptor Lake

1. Higher QoS work moves to **P-cores**
2. Lower QoS work moves to **E-cores**
3. Periodically move **E-core** threads to **P-core** to reclassify and move if necessary

## Meteor Lake

1. Try to contain on SoC **E-cores**
2. When work cannot be contained move to compute tile
3. Use compute tile **E-cores** if the work fits there
4. Higher demand work to **P-cores** that can benefit from those



Reconstructing Power Efficiency

Low Power Island

Hybrid Architecture Vision

Primer on 3D Performance Hybrid Architecture


Unpacking Intel Thread Director

**OS Optimizations**

Platform Technologies

# Agenda

co-design with



**Windows**

## **Incorporation SoC tile**

(low power domain) feedback from Intel Thread Director

## **Processor power management optimizations**

for battery life in DC and perf in AC

## **Maximizing power and performance**

for SoC and compute tile activities

















METEOR LAKE


# Scheduling Example

Performance

Low Utilization app (2 Threads on LP E-cores)

New High Utilization app (4 Threads on P-cores)

HW updates Intel Thread Director, TD notifies OS







# Hybrid Architecture Software Enabling

Removal of hard  
affinity in  
software

Leverage power  
throttling (QoS)  
APIs

Optimized spin-  
wait via updated  
threading  
libraries

Integration of  
optimized SDKs  
& frameworks in  
ISV apps

Detect hybrid  
architecture  
through MS API

AVX-VNNI and  
new ISA feature





# Agenda

Reconstructing Power Efficiency

Low Power Island

Hybrid Architecture Vision

Primer on 3D Performance Hybrid Architecture

Unpacking Intel Thread Director

OS Optimizations

**Rest of SoC and Platform Technologies**



**GPU**

**Performance Parallelism & Throughput**

Ideal for AI infused in Media/3D/render pipeline

**NPU**

**Dedicated Low Power AI Engine**

Designed for performance and power efficiency  
Ideal for sustained AI and AI offload

**CPU**

**Fast Response**

Ideal for light-weight, single inference low-latency AI tasks

# Power Efficient AI

Intel technologies may require enabled hardware, software or service activation.



**GPU**

**Performance Parallelism & Throughput**

Ideal for AI infused in Media/3D/render pipeline

**NPU**

**Dedicated Low Power AI Engine**

Designed for performance and power efficiency  
Ideal for sustained AI and AI offload

**CPU**

**Fast Response**

Ideal for light-weight, single inference low-latency AI tasks

# Power Efficient AI

Intel technologies may require enabled hardware, software or service activation.



**GPU**

**Performance Parallelism & Throughput**

Ideal for AI infused in Media/3D/render pipeline

**NPU**

**Dedicated Low Power AI Engine**

Designed for performance and power efficiency  
Ideal for sustained AI and AI offload

**CPU**

**Fast Response**

Ideal for light-weight, single inference low-latency AI tasks

# Power Efficient AI

Intel technologies may require enabled hardware, software or service activation.

INTEL

# Intelligent Display

Combining ecosystem **display panel innovation** with Intel software to enable

- battery life boost
- enhanced visual experience
- sustainability benefits

## Autonomous Low Refresh Rate

Display panel dynamically changes refresh rate based on rendered content

## User Based Refresh Rate

Display panel adjusts backlight and refresh rate based on user status and engagement

## Dynamic Visual Enhancements

Display panel dynamically adjusts contrast and brightness based on content

\*Some Intel Intelligent Display features may require additional panel enhancements.

INTEL

# Intelligent Display

Combining ecosystem **display panel innovation** with Intel software to enable

- battery life boost
- enhanced visual experience
- sustainability benefits

## Autonomous Low Refresh Rate

Display panel dynamically changes refresh rate based on rendered content

## User Based Refresh Rate


Display panel adjusts backlight and refresh rate based on user status and engagement

## Dynamic Visual Enhancements


Display panel dynamically adjusts contrast and brightness based on content

\*Some Intel Intelligent Display features may require additional panel enhancements.

# Intel® Dynamic Tuning Technology Software



# Intel® Dynamic Tuning Technology Software





# Advancing Moore's Law

## 5 NODES IN 4 YEARS



# Advancing Moore's Law


## 5 NODES IN 4 YEARS



# Advancing Moore's Law

## 5 NODES IN 4 YEARS





# Intel Thread Director

Right thread on the right core at the right time



**Runtime Instruction Mix Monitoring**  
nanosecond precision




**Runtime Feedback to OS**  
for optimal scheduling




**Dynamic intelligent guidance**  
without user input

# Power Efficiency

Our most power-efficient client SoC ever



**Reconstructing Power Efficiency**



**Low Power Island**




**Rest of SoC and Platform Technologies**

# 3D Performance Hybrid

Right cores for the right work




**NEW P-cores**  
For high-Performance



**NEW E-cores**  
Efficient MT performance



**SoC TILE E-cores**  
Low power, maximum efficiency



# Intel Thread Director

Right thread on the right core at the right time



**Runtime Instruction Mix Monitoring**  
nanosecond precision




**Runtime Feedback to OS**  
for optimal scheduling




**Dynamic intelligent guidance**  
without user input

# Power Efficiency

Our most power-efficient client SoC ever



**Reconstructing Power Efficiency**



**Low Power Island**



**Rest of SoC and Platform Technologies**

# 3D Performance Hybrid

Right cores for the right work


**NEW P-cores**  
For high-Performance



**NEW E-cores**  
Efficient MT performance



**SoC TILE E-cores**  
Low power, maximum efficiency



# Intel Thread Director

Right thread on the right core at the right time



**Runtime Instruction Mix Monitoring**  
nanosecond precision




**Runtime Feedback to OS**  
for optimal scheduling




**Dynamic intelligent guidance**  
without user input

# Power Efficiency

Our most power-efficient client SoC ever



**Reconstructing Power Efficiency**



**Low Power Island**



**Rest of SoC and Platform Technologies**

# 3D Performance Hybrid

Right cores for the right work

**NEW P-cores**  
For high-Performance



**NEW E-cores**  
Efficient MT performance



**SoC TILE E-cores**  
Low power, maximum efficiency

# Notices and Disclaimers

Performance varies by use, configuration and other factors. Learn more at [www.intel.com/PerformanceIndex](http://www.intel.com/PerformanceIndex).

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details.

Results that are based on pre-production systems and components as well as results that have been estimated or simulated using an Intel Reference Platform (an internal example new system), internal Intel analysis or architecture simulation or modeling are provided to you for informational purposes only. Results may vary based on future changes to any systems, components, specifications or configurations.

All product and service plans, and roadmaps are subject to change without notice. Any forecasts of products, services or technologies needed for Intel's operations are provided for discussion purposes only. Intel will have no liability to make any purchase in connection with forecasts published in this document. Code names are often used by Intel to identify products, services or technologies that are in development and usage may change over time. Product, service and technology performance varies by use, configuration and other factors. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Learn more at [www.Intel.com/PerformanceIndex](http://www.Intel.com/PerformanceIndex) and [www.Intel.com/ProcessInnovation](http://www.Intel.com/ProcessInnovation).

Reference to research results, including comparisons to products, services or technology performance are estimates and do not imply availability. The products and services described may contain defects or errors which may cause deviation from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. Statements in this document that refer to future plans or expectations are forward-looking statements. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements. For more information on the factors that could cause actual results to differ materially, see our most recent earnings release and annual report on form 10-K and other SEC filings at [www.intc.com](http://www.intc.com).

Intel contributes to the development of benchmarks by participating in, sponsoring, and/or contributing technical support to various benchmarking groups, including the BenchmarkXPRT Development Community administered by Principled Technologies.

Altering clock frequency or voltage may void any product warranties and reduce stability, security, performance, and life of the processor and other components. Check with system and component manufacturers for details.

Intel is committed to the continued development of more sustainable products, software, and processes and working with suppliers and customers as we strive to lower the greenhouse gas footprint of our entire value chain. Where applicable, environmental attributes of a product family or specific SKU will be stated with specificity. Refer to the 2022 [Corporate Responsibility Report](#) for further information. Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

Your costs and results may vary. No product or component can be absolutely secure. Intel technologies may require enabled hardware, software or service activation.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

The Intel logo is centered on a dark blue background. It features the word "intel" in a white, lowercase, sans-serif font. A small blue square is positioned above the letter 'i'. To the right of the word "intel" is a registered trademark symbol (®).

intel®