


BLOCK DIAGRAM


INTEL AGILEX® 7 FPGA I-SERIES TRANSCEIVER DEVELOPMENT KIT(6x F-TILE)



Fri Sep 22 18:19:47 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING			SHEET 2 OF 105

POWER TREE



Module	Current(A)
QSFPDD0	5.6
QSFPDD1	5.6
QSFP0	5.6
QSFP1	5.6
QSFPDD800	5.6
FMC+ A 12A	4

Module	Current(A)
QSFPDD2	5.6
QSFPDD3	5.6
QSFP2	5.6
FMC+ B 13C	4
OSFP	5.6
SFP 56	4

Tue Aug 8 11:15:53 2023

POWER ESTIMATION

Rail Name	Voltage (V)	Source	Efficiency	Consumption (A)	Power (W)	Voltage Regulator	Current Supported (A)	Group	RefDes
+P3V3	3.3	+12V0_AUX_1	90%	6.189	20.424	LTC7151SEV#PBF	15	Group - (-1)	U95
+P1V8_STB	1.8	+12V0_AUX_1	85%	2.822	5.079	LTM4668AIY#PBF	4.8	Group - (-1)	U79
+P5V	5	+12V0_AUX_1	85%	0.800	4.000	LTM4625EY#PBF	5	Group - (-1)	U102
+P1V2_IO	1.2	+12V0_AUX_1	85%	6.526	7.831	LTM4657EY#PBF	8	Group - 0	U47
+VCCL_0V8_G1	0.8	+12V0_AUX_1	87%	248.930	199.144	LTC3888+LTC7051(5)	300	Group - 1	U31,U32,U33,U34,U35,U181
+VCC_HSSI_GXF_0V8_Ux0_G1	0.8	+12V0_AUX_1	87%	29.067	23.254	LTM4677EY#PBF (Single)	36	Group - 1	U12
+VCC_HSSI_GXF_0V8_Ux1_G1	0.8	+12V0_AUX_1	87%	28.787	23.029	LTM4677EY#PBF (Single)	36	Group - 1	U6
+VCC_HSSI_GXF_0V8_Ux2_G1	0.8	+12V0_AUX_1	87%	28.787	23.029	LTM4677EY#PBF (Single)	36	Group - 1	U44
+VCCERT_UX_GXF_1V0_U1x_G1	1	+12V0_AUX_1	85%	19.585	19.585	LTM4678EY#PBF (Dual)	25	Group - 1	U20
+VCCERT_UX_GXF_1V0_U2x_G1	1	+12V0_AUX_1	85%	19.585	19.585	LTM4678EY#PBF (Dual)	25	Group - 1	U20
+POV8_G1	0.8	+12V0_AUX_1	87%	16.541	13.233	LTM4678EY#PBF (Dual)	25	Group - 1	U43
+VCCERT1_FHT_GXF_1V0_Ux_G1	1	+12V0_AUX_1	88%	12.200	12.200	LTC7151SEV#PBF	15	Group - 1	EU17
+VCCERT2_FHT_GXF_1V0_Ux_G1	1	+P1V2_IO	83%	1.536	1.536	ADP1762ACPZ-R7	2	Group - 1	U94
+P1V8_G2	1.8	+12V0_AUX_1	90%	20.753	37.356	LTM4678EY#PBF (Dual)	25	Group - 2	U43
+P2V5_G2	2.5	+12V0_AUX_1	85%	3.213	8.032	LTM4657EY#PBF	8	Group - 2	U21
+VCCEHT_FHT_GXF_1V5_U1x_G2	1.5	+P2V5_G2	60%	0.800	1.200	ADP7159ACPZ-01-R7	2	Group - 2	EU8
+VCCEHT_FHT_GXF_1V5_U2x_G2	1.5	+P2V5_G2	60%	0.800	1.200	ADP7159ACPZ-01-R7	2	Group - 2	EU1
+VCCEFUSECORE_GXF_1V0_G2	1	+P1V2_IO	50%	0.830	0.830	ADP1762ACPZ-R7	2	Group - 2	U24
+P3V3_IO1	3.3	+12V0_AUX_2	92%	32.086	105.884	LTM4678EY#PBF (Single)	50	Group - 3	U13
+P3V3_IO2	3.3	+12V0_AUX_2	92%	30.616	101.033	LTM4678EY#PBF (Single)	50	Group - 3	U30
+P1V2_G3	1.2	+12V0_AUX_1	90%	31.978	38.374	LTM4678EY#PBF (Single)	50	Group - 3	U10
+P12V0_FMC_A	12	+12V0_AUX_2	85%	1.000	12.000	FET/LTC4211CMS#PBF	3	Group - 3	U107/Q9
+P12V0_FMC_B	12	+12V0_AUX_2	85%	1.000	12.000	FET/LTC4211CMS#PBF	3	Group - 3	U4/Q10
+P1V8_G3	1.8	+P2V5_G2	85%	1.007	1.812	ADP7159ACPZ-01-R7	2	Group - 3	EU33
+DDR4_VTT_0V6_G3	0.6	+P1V2_IO	50%	1.000	0.600	NCP51200MNTXG	3	Group - 3	EU26
+DIMM_VREF_0V6_G3	0.6	+P1V2_IO	50%	0.100	0.060	NCP51200MNTXG	3	Group - 3	U69
+DIMM_VTT_0V6_G3	0.6	+P1V2_IO	50%	1.000	0.600	NCP51200MNTXG	3	Group - 3	U69
+DRR4_VREF_0V6_G3	0.6	+P1V2_IO	50%	0.500	0.300	NCP51200MNTXG	3	Group - 3	EU26

Tue Aug 8 11:15:53 2023

POWER ESTIMATION

DEPARTMENT
UNKNOWN

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
C+

CODE
34649

DOCUMENT NUMBER
150-0330690-A2


REV
2.0

SCALE:

DO NOT SCALE DRAWING

SHEET 4 OF 105


POWER SEQUENCE GRAPH



Fri Sep 22 18:19:51 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 5 OF 105	


CLOCK TREE



Tue Sep 26 11:47:16 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PGG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 6 OF 105	

I2C TREE



Fri Sep 22 18:19:51 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 7 OF 105	

I2C TABLE


I2C NETS	MASTER 1	MASTER 2	MASTER 3	SLAVE 1	SLAVE 2	SLAVE 3	SLAVE 4	SLAVE 5	SLAVE 6	SLAVE 7	SLAVE 8	SLAVE 9	INTER I2C CONNECTION
CLK_SIS395_I2C_1V2_SDA	U1 FM91	J140 HEADER	----	EU13 SIS395 0x6B	EU10 SIS395 0x68	----	----	----	----	----	----	----	BELOW I2C ARE CONNECTED CLK_SIS395_I2C & CLK_I2C
CLK_SIS395_I2C_1V2_SCL				U18 SIS391 0x74	EU12 SIS2204_A02BGMR 0x69	----	----	----	----	----	----		
CLK_I2C_SDA	U3 SYSTEM MAX 10	J42 HDR	----	U161 PCA9535A 0x23	U160 PCA9535A 0x21	U163 PCA9535A 0x27	J77 SFP0 MOD3 0xA0	J48 QSPDD1 0xA0	J58 QSPFP1 0xA0	J22 QSPDD800 0xA0	J27 QSPDD0 0xA0	J57 QSPFP0 0xA0	
PCA9535_0_1V2_SDA	U1 FM91	U3 SYSTEM MAX 10	----										PCA9535_0_I2C IS CONNECTED TO SFP0_I2C, QSPFP3/1_I2C & PROVIDED OPTION FOR **SFP1_I2C MODULES WITH SAME I2C ADDRESS WILL BE CONTROLLED USING MODESEL PIN
PCA9535_0_1V2_SCL													
SFP0_MOD3_1V2_SDA	U1 FM91	U3 SYSTEM MAX 10	----				J77 SFP0 MOD3 0xA0						
SFP0_MOD3_1V2_SCL													
SFP1_MOD2_1V2_SDA	U1 FM91	**U3 SYSTEM MAX 10	----				J77 SFP1 MOD2 0xA0						
SFP1_MOD2_1V2_SCL													
I2C_QSFP_3_1V2_SDA	U1 FM91	U3 SYSTEM MAX 10	----					J48 QSPDD1 0xA0	J58 QSPFP1 0xA0				
I2C_QSFP_3_1V2_SCL													
I2C_QSFP_1_1V2_SDA	U1 FM91	U3 SYSTEM MAX 10	----							J22 QSPDD800 0xA0	J27 QSPDD0 0xA0	J57 QSPFP0 0xA0	
I2C_QSFP_1_1V2_SCL													
PCA9535_1_1V2_SDA	U1 FM91	U3 SYSTEM MAX 10	----	U162 PCA9535A 0x20	J69 QSPDD2 0xA0	J67 QSPDD3 0xA0	J66 QSPFP2 0xA0	J77 SFP2 MOD1 0xA0	J45 OSFP 0xA0				PCA9535_1_I2C IS CONNECTED TO QSPFP2_I2C & OSFP_I2C. PROVIDED OPTION FOR **SFP2/3_I2C MODULES WITH SAME I2C ADDRESS WILL BE CONTROLLED USING MODESEL PIN
PCA9535_1_1V2_SCL													
I2C_QSFP_2_1V2_SDA	U1 FM91	U3 SYSTEM MAX 10	----		J69 QSPDD2 0xA0	J67 QSPDD3 0xA0	J66 QSPFP2 0xA0						
I2C_QSFP_2_1V2_SCL													
SFP2_MOD1_1V2_SDA	U1 FM91	**U3 SYSTEM MAX 10	----					J77 SFP2 MOD1 0xA0					
SFP2_MOD1_1V2_SCL													
SFP3_MOD0_1V2_SDA	U1 FM91	**U3 SYSTEM MAX 10	----					J77 SFP3 MOD0 0xA0					
SFP3_MOD0_1V2_SCL													
I2C_OSFP_SDA	U1 FM91	U3 SYSTEM MAX 10	----						J45 OSFP 0xA0				
I2C_OSFP_SCL													
FMC_B_SDA_1V2	U1 FM91	**U3 SYSTEM MAX 10	----	J9 FMCB									
FMC_B_SCL_1V2													
FMC_A_SDA_1V2	U1 FM91	**U3 SYSTEM MAX 10	----	J7 FMC A									
FMC_A_SCL_1V2													
DDR4_DIMM_2_SDA_1V2	U1 FM91			J5 DIMM CONN EEPROM Memory- 0x50 WP settind- 0x30 Temp Sensor- 0x18									
DDR4_DIMM_2_SCL_1V2													
PCIE_1_SCL_A	U3 SYSTEM MAX 10			J37 MCIO 0x50	EU36 EEPROM 0x50								
PCIE_1_SDA_A													
FX2_SCL	J56-HDR	U16 CY7C68013A	----	U2 POWER MAX 10									
FX2_SDA													
VCCL_SDA	U2 POWER MAX 10	U3 SYSTEM MAX 10	----	U31 VCCL CONTROLLER 0x62	FM91 SDM								VCCL_I2C & PMB_I2C ARE CONNECTED THROUGH A SWITCH S21 **BY DEFAULT- OPEN
VCCL_SCL													
PMB_SDA	U2 POWER MAX 10	U3 SYSTEM MAX 10	J41 HDR	U6 LTM4677 0x43	U44 LTM4677 0x46	U12 LTM4677 0x40	U30 LTM4678 0x4C	U13 LTM4678 0x4B	U10 LTM4678 0x4D	U43 LTM4678 0x4E	U20 LTM4678 0x4F		
PMB_SCL													
T_SNS_SCL	**U2 POWER MAX 10	U3 SYSTEM MAX 10	J79 HDR	EU3 MAX31730 0x38	EU4 MAX31730 0x3A	EU11 MAX31730 0x3C	EU27 MAX31730 0x98	U114 EEPROM 24AA64 0x50					
T_SNS_SDA													
IVSNS_I2C_SDA	**U2 POWER MAX 10	U3 SYSTEM MAX 10	J149-HDR	U138 INA3221 0x40	U135 INA3221 0x41	U136 INA3221 0x42	U137 INA3221 0x43	U99 LTC2497 0x16	U65 LTC2497 0x14				
IVSNS_I2C_SCL													
I2C_AUX_SCL	U2 POWER MAX 10	J154 HDR	----	EU30 MAX16545B 0x11	EU32 MAX16545B 0x12								
I2C_AUX_SDA													

Fri Sep 22 19:27:18 2023

I2C_TABLE

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
UNKNOWN	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	C+	34649	150-0330690-A2	2.0
		SCALE:	DO NOT SCALE DRAWING		SHEET 8 OF 105


JTAG TOPOLOGY



Note:
 1. The JTAG of Agilex FPGA can't be added to the chain before fully powered up

Fri Sep 22 18:19:52 2023

DEPARTMENT PSG	Intel Corporation INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	SIZE C+	CODE 34649	DOCUMENT NUMBER 150-0330690-A2	REV 2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 9 OF 105	



Fri Sep 22 18:19:52 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
UNKNOWN	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 10 OF 105	

SDM IO MAPPING



SDM PINS	MSEL FUNCTIONS	CONFIGURATION SOURCE FUNCTION
		AS
SDM_IO0		PWR_SCL
SDM_IO1		DATA1
SDM_IO2		CLK
SDM_IO3		DATA2
SDM_IO4		DATA0
SDM_IO5	MSEL0	NCS00
SDM_IO6		DATA3
SDM_IO7	MSEL1	NCS02
SDM_IO8		NCS03
SDM_IO9	MSEL2	NCS01
SDM_IO10		
SDM_IO11		HPS_CRSTN
SDM_IO12		
SDM_IO13		
SDM_IO14		
SDM_IO15		RESETN
SDM_IO16		CPG_DONE

SYSTEM MAX IS THE SOURCE OF HPS_CRSTN FUNCTION

Tue Aug 8 11:15:59 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 11 OF 105	

FPGA SDM



Tue Sep 26 11:47:30 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 12 OF 105	

FPGA BANK 2C





CAD NOTE:

BIT-SWAPPINGS ALLOWED WITHIN A BYTE.
BYTE-SWAPPING IS ALLOWED WITH PRIOR APPROVAL
FROM DESIGN ENGINEER



99C1H7

IO BANK 2C
2 OF 31




Tue Sep 26 11:47:31 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:	DO NOT SCALE DRAWING	SHEET		13 OF 105	

FPGA BANK 2B

BGA
U1
EMPTY


HC_FM91_3948BGA



TOP BOT

IO BANK 2B
3 OF 31

99C1H7



CAD NOTE:

PLACE THE TERMINATION RESISTORS CLOSE TO THE FPGA

Tue Sep 26 11:47:31 2023

DEPARTMENT PSG	Intel Corporation INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	SIZE C+	CODE 34649	DOCUMENT NUMBER 150-0330690-A2	REV 2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 14 OF 105	

4

3

2

1

FPGA BANK 2A

BGA
U1
EMPTY

HC_FM91_3948BGA


54	BT	FMC_A_LA_22_DN	EE47	IO_DIFF_RX_2A1_DN_DQ16		IO_CDR_DIFF_RX_2A13_DM_DQ20	DK46	FMC_A_LA_29_DN	BT	57
54	BT	FMC_A_LA_22_DP	EF46	IO_DIFF_RX_2A1_DP_DQ16		IO_CDR_DIFF_RX_2A13_DP_DQ20	DL45	FMC_A_LA_29_DP	BT	57
54	BT	FMC_A_LA_19_DN	EJ47	IO_DIFF_TX_2A1_DN_DQ16		IO_DIFF_TX_2A13_DM_DQ20	DM45	FMC_A_LA_30_DN	BT	57
54	BT	FMC_A_LA_19_DP	EH46	IO_DIFF_TX_2A1_DP_DQ16		IO_DIFF_TX_2A13_DP_DQ20	DM45	FMC_A_LA_30_DP	BT	57
58	BT	FMC_A_LA_5_DN	EE45	IO_DIFF_RX_2A2_DN_DQ16		IO_DIFF_RX_2A14_DM_DQ20	DK44	FMC_A_LA_31_DN	BT	57
58	BT	FMC_A_LA_5_DP	EF44	IO_DIFF_RX_2A2_DP_DQ16		IO_DIFF_RX_2A14_DP_DQ20	DL43	FMC_A_LA_31_DP	BT	57
54	BT	FMC_A_LA_15_DN	EJ45	IO_DIFF_TX_2A2_DN_DQ16		IO_DIFF_TX_2A14_DM_DQ20	DM44	FMC_A_LA_33_DN	BT	57
54	BT	FMC_A_LA_15_DP	EH44	IO_DIFF_TX_2A2_DP_DQ16		IO_DIFF_TX_2A14_DP_DQ20	DM44	FMC_A_LA_33_DP	BT	57
58	BT	FMC_A_LA_1_DN	EE43	IO_CDR_DIFF_RX_2A3_DM_DQ16		IO_CDR_DIFF_RX_2A15_DM_DQ20	DK42	FMC_A_LA_32_DN	BT	57
58	BT	FMC_A_LA_1_DP	EF42	IO_CDR_DIFF_RX_2A3_DP_DQ16		IO_CDR_DIFF_RX_2A15_DP_DQ20	DL41	FMC_A_LA_32_DP	BT	57
54	BT	FMC_A_LA_12_DN	EJ43	IO_DIFF_TX_2A3_DN_DQ16		IO_CDR_DIFF_RX_2A15_DM_DQ20	DM42	FMC_A_LA_10_DN	BT	54
54	BT	FMC_A_LA_12_DP	EH42	IO_DIFF_TX_2A3_DP_DQ16		IO_DIFF_TX_2A15_DP_DQ20	DM41	FMC_A_LA_10_DP	BT	54
54	BT	FMC_A_LA_23_DN	EL47	IO_DIFF_RX_2A4_DN_DQ17		IO_CDR_DIFF_RX_2A16_DM_DQ21	DR47	FMC_A_LA_24_DN	BT	54
54	BT	FMC_A_LA_23_DP	EK46	IO_DIFF_RX_2A4_DP_DQ17		IO_CDR_DIFF_RX_2A16_DP_DQ21	DT46	FMC_A_LA_24_DP	BT	54
58	BT	FMC_A_LA_18_DN	EN47	IO_DIFF_TX_2A4_DN_DQ17		IO_DIFF_TX_2A16_DM_DQ21	DM47	FMC_A_LA_21_DN	BT	54
58	BT	FMC_A_LA_18_DP	EP46	IO_DIFF_TX_2A4_DP_DQ17		IO_DIFF_TX_2A16_DP_DQ21	DT46	FMC_A_LA_21_DP	BT	54
54	BT	FMC_A_LA_13_DN	EL45	IO_DIFF_RX_2A5_DN_DQ17		IO_DIFF_RX_2A17_DM_DQ21	DM45	FMC_A_LA_28_DN	BT	57
54	BT	FMC_A_LA_13_DP	EK44	IO_DIFF_RX_2A5_DP_DQ17		IO_DIFF_RX_2A17_DP_DQ21	DT44	FMC_A_LA_28_DP	BT	57
58	BT	FMC_A_LA_17_DN	EN45	IO_PLL_2A_T_CLKOUT1_DM_DIFF_TX_2A5_DM_DQ17_DM		IO_PLL_2A_B_CLKOUT1_DM_DIFF_TX_2A17_DM_DQ21_DM	DM45	FMC_A_LA_25_DN	BT	54
58	BT	FMC_A_LA_17_DP	EP44	IO_PLL_2A_T_CLKOUT1_DP_DIFF_TX_2A5_DP_DQ17_DP		IO_PLL_2A_B_CLKOUT1_DP_DIFF_TX_2A17_DP_DQ21_DP	DT44	FMC_A_LA_25_DP	BT	54
58	BT	FMC_A_LA_4_DN	EL43	IO_CDR_DIFF_RX_2A6_DM_DQ17		IO_CDR_DIFF_RX_2A18_DM_DQ21	DM43	FMC_A_LA_14_DN	BT	54
58	BT	FMC_A_LA_4_DP	EK42	IO_CDR_DIFF_RX_2A6_DP_DQ17		IO_CDR_DIFF_RX_2A18_DP_DQ21	DT42	FMC_A_LA_14_DP	BT	54
58	BT	FMC_A_CLK2_M2C_DN	EN43	IO_CLK_T_2A_DM1_DIFF_TX_2A6_DM_DQ17		IO_CLK_B_2A_DM1_DIFF_TX_2A18_DM_DQ21	DM43	FMC_A_CLK1_M2C_LT_DN	BT	54
58	BT	FMC_A_CLK2_M2C_DP	EP42	IO_CLK_T_2A_DP1_DIFF_TX_2A6_DP_DQ17		IO_CLK_B_2A_DP1_DIFF_TX_2A18_DP_DQ21	DT42	FMC_A_CLK1_M2C_LT_DP	BT	54
58	BT	FMC_A_CLK0_M2C_DN	ER47	IO_CLK_T_2A_DM0_DIFF_RX_2A7_DM_DQ18		IO_CLK_B_2A_DM0_CDR_DIFF_RX_2A19_DM_DQ22	EA47	FMC_A_REFCLK_M2C_DN	BT	54
58	BT	FMC_A_CLK0_M2C_DP	ET46	IO_CLK_T_2A_DP0_DIFF_RX_2A7_DP_DQ18		IO_CLK_B_2A_DP0_CDR_DIFF_RX_2A19_DP_DQ22	DT46	FMC_A_REFCLK_M2C_DP	BT	54
54	BT	FMC_A_SYNC_M2C_DN	EM47	IO_DIFF_TX_2A7_DM_DQ18		IO_DIFF_TX_2A19_DM_DQ22	EC47	FMC_A_LA_26_DN	BT	54
54	BT	FMC_A_SYNC_M2C_DP	EV46	IO_DIFF_TX_2A7_DP_DQ18		IO_DIFF_TX_2A19_DP_DQ22	ET46	FMC_A_LA_26_DP	BT	54
58	BT	FMC_A_REFCLK_C2M_DN	ER45	IO_PLL_2A_T_CLKOUT0_DM_DIFF_RX_2A8_DM_DQ18		IO_PLL_2A_B_CLKOUT0_DM_DIFF_RX_2A20_DM_DQ22	EA45	FMC_A_LA_27_DN	BT	54
58	BT	FMC_A_REFCLK_C2M_DP	ET44	IO_PLL_2A_T_CLKOUT0_DP_DIFF_RX_2A8_DP_DQ18		IO_PLL_2A_B_CLKOUT0_DP_DIFF_RX_2A20_DP_DQ22	DT44	FMC_A_LA_27_DP	BT	54
58	BT	FMC_A_SYNC_C2M_DN	EM45	IO_DIFF_TX_2A8_DM_DQ18		IO_DIFF_TX_2A20_DM_DQ22	EC45	FMC_A_LA_0_DN	BT	54
58	BT	FMC_A_SYNC_C2M_DP	EV44	IO_DIFF_TX_2A8_DP_DQ18		IO_DIFF_TX_2A20_DP_DQ22	ET44	FMC_A_LA_0_DP	BT	54
56	BT	FMC_A_SDA_1V2	ER43	IO_CDR_DIFF_RX_2A9_DM_DQ18		IO_CDR_DIFF_RX_2A21_DM_DQ22	EA43	FMC_A_LA_3_DN	BT	54
56	BT	FMC_A_SCL_1V2	ET42	IO_CDR_DIFF_RX_2A9_DP_DQ18		IO_CDR_DIFF_RX_2A21_DP_DQ22	DT42	FMC_A_LA_3_DP	BT	54
54	BT	FMC_A_LA_9_DN	EL43	IO_DIFF_TX_2A9_DM_DQ18		IO_DIFF_TX_2A21_DM_DQ22	EC43	FMC_A_LA_11_DN	BT	54
54	BT	FMC_A_LA_9_DP	EV42	IO_DIFF_TX_2A9_DP_DQ18		IO_DIFF_TX_2A21_DP_DQ22	ET42	FMC_A_LA_11_DP	BT	54
62	BT	FPGA_SQPI	EE41	IO_DIFF_RX_2A10_DM_DQ19		IO_CDR_DIFF_RX_2A22_DM_DQ23	DR41	FMC_A_LA_16_DN	BT	54
62	BT	F_GPIO_10	EF40	IO_DIFF_RX_2A10_DP_DQ19		IO_CDR_DIFF_RX_2A22_DP_DQ23	DT40	FMC_A_LA_16_DP	BT	54
62	BT	F_GPIO_09	EJ41	IO_DIFF_TX_2A10_DM_DQ19		IO_DIFF_TX_2A22_DM_DQ23	DM41	FMC_A_LA_2_DN	BT	54
48	BT	I2C_QSFP_1_1V2_SDA	EH40	IO_DIFF_TX_2A10_DP_DQ19		IO_DIFF_TX_2A22_DP_DQ23	DT40	FMC_A_LA_2_DP	BT	54
48	BT	I2C_QSFP_1_1V2_SCL	EJ39	IO_DIFF_TX_2A11_DM_DQ19		IO_DIFF_TX_2A23_DM_DQ23	DM39	FMC_A_LA_20_DN	BT	54
62	BT	F_GPIO_06	EF38	IO_DIFF_RX_2A11_DM_DQ19		IO_DIFF_RX_2A23_DM_DQ23	DR38	FMC_A_LA_20_DP	BT	54
62	BT	F_GPIO_05	EJ39	IO_DIFF_TX_2A11_DM_DQ19_DM		IO_DIFF_TX_2A23_DM_DQ23_DM	DM39	FMC_A_LA_8_DN	BT	57
62	BT	F_GPIO_04	EH38	IO_DIFF_TX_2A11_DP_DQ19_DM		IO_DIFF_TX_2A23_DP_DQ23_DM	DT38	FMC_A_LA_8_DP	BT	57
62	BT	F_GPIO_03	EJ37	IO_CDR_DIFF_RX_2A12_DM_DQ19		IO_CDR_DIFF_RX_2A24_DM_DQ23	DM37	FMC_A_LA_5_DN	BT	54
62	BT	F_GPIO_02	EF36	IO_CDR_DIFF_RX_2A12_DP_DQ19		IO_CDR_DIFF_RX_2A24_DP_DQ23	DT36	FMC_A_LA_5_DP	BT	54
62	BT	F_GPIO_01	EJ37	IO_DIFF_TX_2A12_DM_DQ19		IO_DIFF_TX_2A24_DM_DQ23	DM37	FMC_A_LA_7_DN	BT	57
62	BT	F_GPIO_00	EH36	IO_DIFF_TX_2A12_DP_DQ19		IO_DIFF_TX_2A24_DP_DQ23	DT36	FMC_A_LA_7_DP	BT	57

TOP BOT

IO BANK 2A

4 OF 31

99C1H7



CAD NOTE:

PLACE THE TERMINATION RESISTORS CLOSE TO THE FPGA

Tue Sep 26 11:47:32 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 15 OF 105	



4

3

2

1



FPGA BANK 3C



Tue Sep 26 11:47:32 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 16 OF 105	

FPGA BANK 3B





Tue Sep 26 11:47:33 2023


DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 17 OF 105	

FPGA BANK 3A

HC_F991_3948BGA



CAD NOTE:
PLACE THE TERMINATION RESISTORS CLOSE TO THE FPGA



Tue Sep 26 11:47:33 2023

INTEL AGILEX® 7 FPGA I-SERIES (6x F-TILE) - 3A	DEPARTMENT PSG	Intel Corporation INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	SIZE C+	CODE 34649	DOCUMENT NUMBER 150-0330690-A2	REV 2.0
			SCALE:	DO NOT SCALE DRAWING	SHEET 18 OF 105	

A

A



B

B

FPGA BANK 13B

CAD NOTE:

PLACE THESE 100-OHM RES RIGHT BELOW FPGA BALLS ON THE BREAKOUT VIAS.



CAD NOTE:


PLEASE FOLLOW THE ARC ROUTING FOR THESE HIGH SPEED NETS

DESIGN NOTE:

Indicates BARAK_18_USED

CAD NOTE:

Place RCOMP res right below FPGA balls on the breakout vias.



Tue Sep 26 11:47:35 2023

DEPARTMENT	Intel Corporation	SIZE	C+	CODE	34649	DOCUMENT NUMBER	150-0330690-A2	REV	2.0
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	SCALE:	DO NOT SCALE DRAWING		SHEET		20 OF 105		

FPGA BANK 13A



BGA
U1
EMPTY
HC_FM91_3948BGA

CAD NOTE:

PLACE THESE 100-OHM RES RIGHT BELOW FPGA BALLS ON THE BREAKOUT VIAS.


CAD NOTE:

PLEASE FOLLOW THE ARC ROUTING FOR THESE HIGH SPEED NETS



CAD NOTE:

Place RCMP res right below FPGA balls on the breakout vias.




Tue Sep 26 11:47:35 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PGO	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 21 OF 105	

FPGA BANK 12A


CAD NOTE:

PLACE THESE 100-OHM RES RIGHT BELOW FPGA BALLS ON THE BREAKOUT VIAS.



BGA
U1
EMPTY

HC_FM91_3948BGA





CAD NOTE:

PLEASE FOLLOW THE ARC ROUTING FOR THESE HIGH SPEED NETS.

CAD NOTE:



Please follow the right below FPGA balls on the breakout vias.



Tue Sep 26 11:47:37 2023

DEPARTMENT	Intel Corporation	SIZE	C+	CODE	34649	DOCUMENT NUMBER	150-0330690-A2	REV	2.0
PGO	INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	SCALE:	DO NOT SCALE DRAWING		SHEET		24 OF 105		


FPGA GND- I



Tue Sep 26 11:47:38 2023

INTEL AGILEX® 7 FPGA I-SERIES (6x F-TILE) - GND 1	DEPARTMENT PGG	Intel Corporation INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	SIZE C+	CODE 34649	DOCUMENT NUMBER 150-0330690-A2	REV 2.0
			SCALE:	DO NOT SCALE DRAWING		SHEET 25 OF 105


FPGA GND- II



CAD NOTE:
Place these TP 's near to VR's Enable/PG/Vout TP's.

Tue Sep 26 11:47:39 2023







DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 26 OF 105	



Tue Sep 26 11:47:39 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
INTEL AGILEX® 7 FPGA 1-SERIES (6x F-TILE) - POWER 1		SCALE:	DO NOT SCALE DRAWING		SHEET 27 OF 105

FPGA DECOUPLING - I



Tue Sep 26 11:47:41 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PGO	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 29 OF 105	


FPGA DECOUPLING - II



Tue Sep 26 11:47:41 2023


DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:	DO NOT SCALE DRAWING	SHEET		30 OF 105	

FPGA DECOUPLING - III




Tue Sep 26 11:47:41 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:	DO NOT SCALE DRAWING	SHEET		31 OF 105	



1DPC DIMM



787301002
 DIMM MPN: MTA18ASF2G72PZ-3GR1
 I2C ADDRESS: EEPROM - 50H
 WRITE PROTECT - 30H
 ALERT SENSOR - 18H

Figure 55. Signal connections for DDR4 1DPC DIMM configuration using SMT DIMM connector






Table 94. Specific DDR4 1DPC routing guidelines for UDIMM, RDIMM, LRDIMM, and SODIMM configurations

Signal Group	Segment	Routing Layer	Max Length (mil)	Target Z0 (ohms)	Target Width (mil)	Trace Spacing, S1 (mil); Within Group	Trace Spacing, S2 (mil); CMD/CTRL/CLK to DQ/DQS	Trace Spacing, S3 (mil); DQ Nibble to Nibble	Trace Spacing, S4 (mil); Within DIFF pair	Trace Spacing, S5 (mil); DQS pair to DQ	Trace Spacing (mil); CLK pair to CMD/CTRL/CKE	Channel to Channel Spacing (DQ between two channels)						
CLK	BO1	US	50	4500	4	5, 17	5, 17	4	4	17	17	17						
	BO2	SL	1000															
	M	SL	1000										45	4.5	12 (3h)	4	12 (3h)	
	BI	US	50										4	12 (3h)	4	12 (3h)		
CMD, CTRL, ALERT	BO1	US	50	4500	4	5, 17	5, 17	4	4	17	17	17						
	BO2	SL	1000															
	M	SL	1000										45	4.5	B (2h)	12 (3h)	4	12 (3h)
	BI	US	100										4	B (2h)	12 (3h)	4	12 (3h)	
DQ	BO1	US	50	4500	3	5, 17	5, 17	17	17	17	17	17						
	BO2	SL	1000															
	M	SL	1000										50	3.5	B (2h)	12 (3h)	4	16 (4h)
	BI	US	50										3.5	B (2h)	12 (3h)	4	16 (4h)	
DQS	BO1	US	50	4500	3	5, 17	5, 17	4	4	17	17	17						
	BO2	SL	1000															
	M	SL	1000										50	3.5	5, 17	4	17	
	BI	US	50										3.5	5, 17	4	17		

Tue Sep 26 11:47:42 2023


1DPC DIMM-FILTER AND LVL SHIFTER



Tue Sep 26 11:47:43 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 33 OF 105	


DDR4-I



Tue Sep 26 11:47:43 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:	DO NOT SCALE DRAWING	SHEET		34 OF 105	

DDR4-III




Tue Sep 26 11:47:44 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
UNKNOWN	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 36 OF 105	

QSFP-0


12B-BANK



I2C SLAVE ADDRESS: 50H

QSFP-1

12C-BANK




I2C SLAVE ADDRESS: 50H

Tue Sep 26 11:47:45 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 37 OF 105	

QSFP-2

13A-BANK




I2C SLAVE ADDRESS: 50H

Tue Sep 26 11:47:45 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 38 OF 105	

OSFP

MODE	LPW_N	PRSNT_N
LOW POWER	LOW	LOW
HIGH POWER	HIGH	LOW
MODULE NOT PRESENT	-	HIGH



IN	OUT	IN	OUT
OSFP_TX0_DP	59	OSFP_RX0_DP	29
OSFP_TX0_DN	58	OSFP_RX0_DN	28
OSFP_TX1_DP	2	OSFP_RX1_DP	32
OSFP_TX1_DN	3	OSFP_RX1_DN	33
OSFP_TX2_DP	56	OSFP_RX2_DP	26
OSFP_TX2_DN	55	OSFP_RX2_DN	25
OSFP_TX3_DP	5	OSFP_RX3_DP	35
OSFP_TX3_DN	6	OSFP_RX3_DN	36
OSFP_TX4_DP	53	OSFP_RX4_DP	23
OSFP_TX4_DN	8	OSFP_RX4_DN	22
OSFP_TX7_DP	9	OSFP_RX7_DP	38
OSFP_TX7_DN	10	OSFP_RX7_DN	39
OSFP_TX5_DP	49	OSFP_RX5_DP	20
OSFP_TX5_DN	11	OSFP_RX5_DN	19
OSFP_TX6_DP	12	OSFP_RX6_DP	41
OSFP_TX6_DN	13	OSFP_RX6_DN	42


IN	OUT	VCC	VCC
OSFP_INT_RST_N	44	INT/RESET_N	15
OSFP_LPW_PRSNT_N	17	LPW_N/PRS_N	16
		VCC	45
		VCC	46

IN	OUT	RES	RES
OSFP_INT_N	R2467	1	2
OSFP_RST_N	R2468	1	2
OSFP_LPW_N	R2470	1	2

OPERATION ZONE	RST_N	INT_N
RESET	LOW	HIGH
NORMAL	HIGH	HIGH
INTERRUPT	HIGH	LOW

Tue Sep 26 11:47:46 2023


SFP CONNETCOR






Tue Sep 26 11:47:46 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PGG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 40 OF 105	

MCIO



I2C SLAVE ADDRESS: 50H
DESIGN NOTE: WHEN MCIO IS MASTER, ADDRESS CONFLICT MAY OCCUR
SUPPORT MCIO 8X LS * 2 TO PCIE GOLD FINGER CARD ASSEMBLY




Tue Sep 26 11:47:47 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:	DO NOT SCALE DRAWING	SHEET		41 OF 105	


QSFP-DD CONN #0 (56G ETHERNET)

DESIGN NOTE: CHANNELS MAY BE SWAPPED WITHIN EACH UX BLOCK TO OPTIMIZE ROUTINGS. LANE 0 & 4 MAY NOT BE SWAPPED. (TX1/RX1 & TX4/RX4 ON CONN)



DESIGN NOTE:
 NOTE 1: BYPASS CAPACITORS SHOULD BE PLACED AS CLOSE TO THE ASSOCIATED 20-PIN CONNECTOR AS POSSIBLE.
 NOTE 2: QSFP 100-OHM TERMINATION IS IMPLEMENTED VIA THE FPGA ON-CHIP TERMINATION.
 NOTE 3: DC BLOCKING CAPACITORS ARE IN THE MODULE FOR RX AND TX.
 NOTE 4: 1UH INDUCTORS SHOULD HAVE A DC RESISTANCE OF LESS THAN 0.1-OHM.

CAD NOTE: PLACE CLOSE TO QSFPDD0 CONNECTOR



DESIGN NOTE:
 QSFPDD CAGE CAN SUPPORT BOTH QSFPDD AND QSFP MODULES. THE LOW FOUR CHANNELS WORK WHEN QSFP MODULE IS USED. ALL EIGHT CHANNELS WORK WHEN QSFPDD MODULE IS PLACED. K23336-002 (Molex cage) CAN BE USED AS ALTERNATE CAGE.

Tue Sep 26 11:47:47 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 42 OF 105	

QSFP-DD CONN #1 (56G ETHERNET)


DESIGN NOTE:
CHANNELS MAY BE SWAPPED
WITHIN EACH UX BLOCK TO OPTIMIZE ROUTINGS.
LANE 0 & 4 MAY NOT BE SWAPPED.
(TX1/RX1 & TX4/RX4 ON CONN)

DESIGN NOTE:
NOTE 1: BYPASS CAPACITORS SHOULD BE PLACED AS CLOSE TO THE ASSOCIATED 20-PIN CONNECTOR AS POSSIBLE.
NOTE 2: QSFP 100-OHM TERMINATION IS IMPLEMENTED VIA THE FPGA ON-CHIP TERMINATION.
NOTE 3: DC BLOCKING CAPACITORS ARE IN THE MODULE FOR RX AND TX.
NOTE 4: 1UH INDUCTORS SHOULD HAVE A DC RESISTANCE OF LESS THAN 0.1-OHM.

CAD NOTE! PLACE CLOSE TO QSFPDD-1 CONNECTOR

202718-0100
I2C SLAVE ADDRESS: 50H

DESIGN NOTE:
QSFPDD CAGE CAN SUPPORT BOTH QSFPDD AND QSFP MODULES.
THE LOW FOUR CHANNELS WORK WHEN QSFP MODULE IS USED.
ALL RIGHT CHANNELS WORK WHEN QSFPDD MODULE IS PLUGGED.




Tue Sep 26 11:47:48 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PGG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 43 OF 105	

QSFP-DD CONN #2 (56G ETHERNET)



DESIGN NOTE: CHANNELS MAY BE SWAPPED WITHIN EACH UX BLOCK TO OPTIMIZE ROUTINGS. LANE 0 & 4 MAY NOT BE SWAPPED. (TX1/RX1 & TX4/RX4 ON CONN)




DESIGN NOTE:
 NOTE 1: BYPASS CAPACITORS SHOULD BE PLACED AS CLOSE TO THE ASSOCIATED 20-PIN CONNECTOR AS POSSIBLE.
 NOTE 2: QSFP 100-OHM TERMINATION IS IMPLEMENTED VIA THE FPGA ON-CHIP TERMINATION.
 NOTE 3: DC BLOCKING CAPACITORS ARE IN THE MODULE FOR RX AND TX.
 NOTE 4: 1UH INDUCTORS SHOULD HAVE A DC RESISTANCE OF LESS THAN 0.1-OHM.

I2C SLAVE ADDRESS: 50H

DESIGN NOTE:
 QSFPDD CAGE CAN SUPPORT BOTH QSFPDD AND QSFP MODULES.
 THE LOW FOUR CHANNELS WORK WHEN QSFP MODULE IS USED.
 ALL EIGHT CHANNELS WORK WHEN QSFPDD MODULE IS PLUGGED.



CAD NOTE: PLACE CLOSE TO QSFPDD-2 CONNECTOR




Tue Sep 26 11:47:48 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 44 OF 105	


QSFP-DD CONN #3 (56G ETHERNET)

DESIGN NOTE:
 CHANNELS MAY BE SWAPPED
 WITHIN EACH UX BLOCK TO OPTIMIZE ROUTINGS.
 LANE 0 & 4 MAY NOT BE SWAPPED.
 (TX1/RX1 & TX4/RX4 ON CONN)




DESIGN NOTE:
 NOTE 1: BYPASS CAPACITORS SHOULD BE PLACED AS CLOSE TO THE ASSOCIATED 20-PIN CONNECTOR AS POSSIBLE.
 NOTE 2: ZQSFP 100-OHM TERMINATION IS IMPLEMENTED VIA THE FPGA ON-CHIP TERMINATION.
 NOTE 3: DC BLOCKING CAPACITORS ARE IN THE MODULE FOR RX AND TX.
 NOTE 4: 1UH INDUCTORS SHOULD HAVE A DC RESISTANCE OF LESS THAN 0.1-OHM.

202718-0100
 I2C SLAVE ADDRESS: 50H



CAD NOTE:
 PLACE CLOSE TO QSFPDD-3 CONNECTOR



DESIGN NOTE:
 QSFPDD CAGE CAN SUPPORT BOTH QSFPDD AND QSFP MODULES.
 THE LOW FOUR CHANNELS WORK WHEN QSFP MODULE IS USED.
 ALL EIGHT CHANNELS WORK WHEN QSFPDD MODULE IS PLUGGED.

Tue Sep 26 11:47:49 2023




QSFP-DD-800 CONN (112G ETHERNET)

DESIGN NOTE:

CHANNELS MAY BE SWAPPED
WITHIN EACH BK BLOCK TO OPTIMIZE ROUTINGS.
SWAP BOTH TX & RX TOGETHER.

DESIGN NOTE:

NOTE 4: 1UH INDUCTORS SHOULD HAVE A DC RESISTANCE OF LESS THAN 0.1-OHM.
NOTE 2: QSFPF 100-OHM TERMINATION IS IMPLEMENTED VIA THE FPGA ON-CHIP TERMINATION.
NOTE 1: BYPASS CAPACITORS SHOULD BE PLACED AS CLOSE TO THE ASSOCIATED 20-PIN CONNECTOR AS POSSIBLE.
NOTE 3: DC BLOCKING CAPACITORS ARE IN THE MODULE FOR RX AND TX.




V36-ADZ01-301000T
I2C SLAVE ADDRESS: 50H


Tue Sep 26 11:47:49 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 46 OF 105	

IO EXPANDER -0




IO EXPANDER -1




IO EXPANDER CONNECTION AND PLACEMENT DETAILS

CONNECTOR	IO EXPANDER	ADDRESS	I2C BUS	LAYOUT PLACEMENT
QSFDD800	IO EXPANDER 0	0X27H	PCA9535_0	LEFT
QSFP0	IO EXPANDER 0	0X27H	PCA9535_0	LEFT
QSFP1	IO EXPANDER 0	0X27H	PCA9535_0	LEFT
QSFDD0	IO EXPANDER 0	0X27H	PCA9535_0	LEFT
QSFDD3	IO EXPANDER 1	0X20H	PCA9535_1	RIGHT
QSFP2	IO EXPANDER 1	0X20H	PCA9535_1	RIGHT
QSFDD2	IO EXPANDER 1	0X20H	PCA9535_1	RIGHT
QSFP	IO EXPANDER 2	0X21H	PCA9535_1	RIGHT
SFP0	IO EXPANDER 2	0X21H	PCA9535_0	LEFT
SFP1	IO EXPANDER 2	0X21H	PCA9535_0	LEFT
SFP2	IO EXPANDER 3	0X23H	PCA9535_0	LEFT
SFP3	IO EXPANDER 3	0X23H	PCA9535_0	LEFT

IO EXPANDER -2




IO EXPANDER-3



Tue Sep 26 11:47:49 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:	DO NOT SCALE DRAWING	SHEET		47 OF 105	



Tue Sep 26 11:47:50 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
		C+	34649	150-0330690-A2	2.0
SCALE:	DO NOT SCALE DRAWING			SHEET	48 OF 105

CONN POWER LOAD SWITCHES-1

PARAMETER	VALUE
VOUT	3.3V
MAX CURRENT	
LOAD CURRENT	5.6A
FREQUENCY	
RIPPLE_VOLTAGE	

DESIGN NOTE:

Rsense: 7mohm
 Itrip(min): 5.65A
 Itrip(Nom): 7.1A
 Pdis: 360mW

DESIGN NOTE:

ENABLE ON THRESHOLD
 1.4V

DESIGN NOTE:

Rsense: 7mohm
 Itrip(min): 5.65A
 Itrip(Nom): 7.1A
 Pdis: 360mW

DESIGN NOTE:

ENABLE ON THRESHOLD
 1.4V

DESIGN NOTE:

Rsense: 7mohm
 Itrip(min): 5.65A
 Itrip(Nom): 7.1A
 Pdis: 360mW

PARAMETER	VALUE
VOUT	3.3V
MAX CURRENT	
LOAD CURRENT	5.6A
FREQUENCY	
RIPPLE_VOLTAGE	

PARAMETER	VALUE
VOUT	3.3V
MAX CURRENT	
LOAD CURRENT	4A
FREQUENCY	
RIPPLE_VOLTAGE	

PARAMETER	VALUE
VOUT	3.3V
MAX CURRENT	
LOAD CURRENT	4A
FREQUENCY	
RIPPLE_VOLTAGE	

CAD NOTE:

PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB.
 AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

CAD NOTE:

PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB.
 AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

CAD NOTE:

PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB.
 AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

CAD NOTE:

PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB.
 AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

Tue Sep 26 11:47:51 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
UNKNOWN	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 49 OF 105	

4

3

2

1

PARAMETER	VALUE
VOUT	3.3V
MAX CURRENT	
LOAD CURRENT	5.6A
FREQUENCY	
RIPPLE_VOLTAGE	

DESIGN NOTE:
 Rsense: 7mohm
 Itrip(min) : 5.65A
 Itrip(Nom) : 7.1A
 Pdis : 360mW

CAD NOTE: PLACE THE SENSE RES NEAR TO LOAD ROUTE AS KELVIN SENSE

CONN POWER LOAD SWITCHES-2

CAD NOTE:

PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB. AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

FET_PARAMETER	VALUE
VGS	±20 V
ID	60 A

CAD NOTE:

PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB. AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

FET_PARAMETER	VALUE
VGS	±20 V
ID	60 A

CAD NOTE:

PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB. AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

FET_PARAMETER	VALUE
VGS	±20 V
ID	60 A

Tue Sep 26 11:47:51 2023

4

3

2


1

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
UNKNOWN	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 50 OF 105	

4 3 2 1

CONN POWER LOAD SWITCHES-3

PARAMETER	VALUE
VOUT	3.3V
MAX CURRENT	
LOAD CURRENT	5.6A
FREQUENCY	
RIPPLE_VOLTAGE	



DESIGN NOTE:
 Rsense: 7mohm
 Itrip(min) : 5.65A
 Itrip(Nom) : 7.1A
 Pdiss : 360mW


CAD NOTE: PLACE THE SENSE RES NEAR TO LOAD ROUTE AS KELVIN SENSE

CAD NOTE: PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB. AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

FET_PARAMETER	VALUE
VGS	+20 V
ID	60 A

DESIGN NOTE:
 ENABLE ON THRESHOLD 1.4V

PARAMETER	VALUE
VOUT	3.3V
MAX CURRENT	
LOAD CURRENT	5.6A
FREQUENCY	
RIPPLE_VOLTAGE	



DESIGN NOTE:
 Rsense: 7mohm
 Itrip(min) : 5.65A
 Itrip(Nom) : 7.1A
 Pdiss : 360mW


CAD NOTE: PLACE THE SENSE RES NEAR TO LOAD ROUTE AS KELVIN SENSE

CAD NOTE: PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB. AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

FET_PARAMETER	VALUE
VGS	+20 V
ID	60 A

DESIGN NOTE:
 ENABLE ON THRESHOLD 1.4V

PARAMETER	VALUE
VOUT	3.3V
MAX CURRENT	
LOAD CURRENT	5.6A
FREQUENCY	
RIPPLE_VOLTAGE	



DESIGN NOTE:
 Rsense: 7mohm
 Itrip(min) : 5.65A
 Itrip(Nom) : 7.1A
 Pdiss : 360mW

CAD NOTE: PLACE THE SENSE RES NEAR TO LOAD ROUTE AS KELVIN SENSE

CAD NOTE: PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB. AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

FET_PARAMETER	VALUE
VGS	+20 V
ID	60 A

Tue Sep 26 11:47:51 2023

4 3 2 1

4

3

2

1

CONN POWER LOAD SWITCHES-4

PARAMETER	VALUE
VOUT	3.3V
MAX CURRENT	
LOAD CURRENT	4A
FREQUENCY	
RIPPLE_VOLTAGE	

DESIGN NOTE:

$R_{sense} = 7\text{m}\Omega$
 $I_{trip(min)} = 5.65\text{A}$
 $I_{trip(Nom)} = 7.1\text{A}$
 $P_{diss} = 360\text{mW}$

DESIGN NOTE:

ENABLE ON THRESHOLD
1.4V

PARAMETER	VALUE
VOUT	3.3V
MAX CURRENT	
LOAD CURRENT	5.6A
FREQUENCY	
RIPPLE_VOLTAGE	

DESIGN NOTE:

$R_{sense} = 7\text{m}\Omega$
 $I_{trip(min)} = 5.65\text{A}$
 $I_{trip(Nom)} = 7.1\text{A}$
 $P_{diss} = 360\text{mW}$

DESIGN NOTE:

ENABLE ON THRESHOLD
1.4V

PARAMETER	VALUE
VOUT	3.3V
MAX CURRENT	
LOAD CURRENT	4A
FREQUENCY	
RIPPLE_VOLTAGE	

DESIGN NOTE:

$R_{sense} = 7\text{m}\Omega$
 $I_{trip(min)} = 5.65\text{A}$
 $I_{trip(Nom)} = 7.1\text{A}$
 $P_{diss} = 360\text{mW}$

DESIGN NOTE:

ENABLE ON THRESHOLD
1.4V

FET_PARAMETER	VALUE
VGS	$\pm 20\text{V}$
ID	60 A

FET_PARAMETER	VALUE
VGS	$\pm 20\text{V}$
ID	60 A

FET_PARAMETER	VALUE
VGS	$\pm 20\text{V}$
ID	60 A

CAD NOTE: PLACE THE SENSE RES NEAR TO LOAD ROUTE AS KELVIN SENSE

CAD NOTE:

PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB. AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

CAD NOTE: PLACE THE SENSE RES NEAR TO LOAD ROUTE AS KELVIN SENSE

CAD NOTE:

PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB. AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

CAD NOTE: PLACE THE SENSE RES NEAR TO LOAD ROUTE AS KELVIN SENSE

CAD NOTE:

PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB. AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

Tue Sep 26 11:47:52 2023


4

3


2

1



FMC+ CONNECTOR A (NORTH)




FMC+ CONNECTOR A (NORTH)





FMC+ CONNECTOR B (EAST)




7 OF 7
K12425-001
ASP-184329-01



DESIGN NOTE:
REWORK RES SHALL BE MOUNTED FOR PROVIDING REFERENCE CLOCK TO FM91 FOR SUPPORTING ADC12DJ5200RFEVM CARD




2 OF 7
K12425-001
ASP-184329-01



Tue Sep 26 11:47:54 2023

DEPARTMENT	Intel Corporation	SIZE	C+	CODE	34649	DOCUMENT NUMBER	150-0330690-A2	REV	2.0
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	SCALE:	DO NOT SCALE DRAWING		SHEET		55 OF 105		




FMC_LEVEL SHIFTERS



Tue Sep 26 11:47:55 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
UNKNOWN	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	C+	34649	150-0330690-A2	2.0
FMC_LEVEL SHIFTERS		SCALE:	DO NOT SCALE DRAWING	SHEET	57 OF 105





FMC_TERMINATIONS



Tue Sep 26 11:47:56 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
UNKNOWN	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 58 OF 105	



MAX10- Intel® MAX® 10 FPGA PWR MAX-10- I



Tue Sep 26 11:47:57 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
P&G	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 59 OF 105	


MAX10- Intel® MAX® 10 FPGA PWR MAX-10- II




Tue Sep 26 11:47:57 2023

DEPARTMENT	Intel Corporation	SIZE	C+	CODE	34649	DOCUMENT NUMBER	150-0330690-A2	REV	2.0
PGO	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	SCALE:	DO NOT SCALE DRAWING				SHEET	60 OF 105	

MAX10- Intel® MAX® 10 FPGA SYS MAX-10- I



QSPI




Tue Sep 26 11:47:58 2023


DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PGG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 61 OF 105	

MAX10- Intel® MAX® 10 FPGA

SYS MAX-10- II



HYPER_RAM




Tue Sep 26 11:47:58 2023

DEPARTMENT	Intel Corporation	SIZE	C+	CODE	34649	DOCUMENT NUMBER	150-0330690-A2	REV	2.0
PGO	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	SCALE:	DO NOT SCALE DRAWING		SHEET		62 OF 105		

MAX10- Intel® MAX® 10 FPGA


MAX-10 POWER



Tue Sep 26 11:47:59 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 63 OF 105	

USB BLASTER



Tue Sep 26 11:48:00 2023

DEPARTMENT	Intel Corporation	SIZE	C+	CODE	34649	DOCUMENT NUMBER	150-0330690-A2	REV	2.0
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	SCALE:		DO NOT SCALE DRAWING		SHEET	64 OF 105		

1PPS INOUT

CAD NOTE: PLEASE OVERLAP THIS RES ACROSS 5 AND 3 PINS OF OPAMP

CAD NOTE: Please route COMPE_VREF_1P65V as a wide trace and away from any noisy traces.

DESIGN NOTE:

Vin: 0.3V to 5V sine wave
Voh max: 5.5V
Voh min: 1.2V
VOL (max): 0.3V
VOL (min): -0.3V

TO BE CHECKED FOR SLOWER RAMP RATE.
VIN MIN 0-0.5V
VIN MAX 0-5.5V

GD23V3LP3
VRMAX VZENER (V) =
X3-DFN0603-2

LTI-SASP546-P26-X1

DESIGN NOTE:

GD23V3LP3
VRMAX VZENER (V) =
X3-DFN0603-2

LTI-SASP546-P26-X1

LTI-SASP546-P26-X1

DESIGN NOTE:

SHDN_1PPS_TO_10MHZ= 0 DEFAULT, NO CLOCK
SHDN_1PPS_TO_10MHZ= 1 DRIVING 1PPS CLOCK

DESIGN NOTE:

SHDN_10MHZ_OUT= 0 DEFAULT, NO CLOCK
SHDN_10MHZ_OUT= 1 DRIVING 10MHZ CLOCK

DESIGN NOTE:

PIN 6 OF TLV3501A = 0 OUTPUT ON
PIN 6 OF TLV3501A = 1 OUTPUT HIGH-Z

DESIGN NOTE:


DESIGN NOTE:

SHDN_10MHZ_IN = 0 INPUT ENABLED
SHDN_10MHZ_IN = 1 INPUT DISABLED

Tue Sep 26 11:48:01 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:	DO NOT SCALE DRAWING	SHEET		65 OF 105	


SI52204 PCIE CLOCK GENERATOR



Tue Sep 26 11:48:02 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 67 OF 105	

SI5391 CLOCK GENERATOR




DESIGN NOTE:
INTERNAL PU PRESENT ON IN_SEL[0:1]

DESIGN NOTE:
INPUT CAN BE SET AS IN0/IN1 THROUGH I2C CONFIGURATION (REG 0021)

INPUT SOURCE SELECT

IN_SEL0	IN_SEL1	DESCRIPTION
0	0	IN0 (NC)
0	1	IN1 (NC)
1	0	IN2 (NC)
1	1	XA/XB (DEFAULT)



Tue Sep 26 11:48:03 2023


SI5395 CLOCK GENERATOR-2

INPUT SOURCE SELECT		
IN_SEL0	IN_SEL1	DESCRIPTION
0	0	IN0 (SI5518 OUTPUT/DEFAULT)
0	1	IN1 (EXTERNAL INPUT)
1	0	IN2 (NC)
1	1	IN3 (LOOPBACK INPUT)

DESIGN NOTE:

IN DESIGN TO CHANGE THE CLOCK AS PER THE INTERFACE NEED THROUGH BTS GUI, WHICH WILL BE SHARED AS PART OF DESIGN COLLATERALS TO CUSTOMERS


CAD NOTE:
PLACE TERMINATING RES NEAR TO CLOCK



SI5395A-A-GM
I2C SLAVE ADDRESS: 6BH

Tue Sep 26 11:48:04 2023





CLOCK MUX-I



Tue Sep 26 11:48:04 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 71 OF 105	


FAN CONNECTOR



Tue Sep 26 11:48:05 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 72 OF 105	


DIP SWITCH, LEDS



Tue Sep 26 11:48:05 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
		SCALE:	DO NOT SCALE DRAWING		SHEET 73 OF 105

DIP SWITCH, LEDS




DESIGN NOTE:
TO REMOTE CONTROL MSEL THROUGH MAX10, ALL S9 BITS MUST BE OFF

Tue Sep 26 11:48:06 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 74 OF 105	

LVL SHIFTER-2



Tue Sep 26 11:48:06 2023

DEPARTMENT PSG	Intel Corporation INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	SIZE C+	CODE 34649	DOCUMENT NUMBER 150-0330690-A2	REV 2.0
		SCALE:	DO NOT SCALE DRAWING		SHEET 75 OF 105





4

3

2

1

INA3221







B

B

A

A



Tue Sep 26 11:48:07 2023

4


3

2

1

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 76 OF 105	

BOARD TEMP SENSORS




Temp Sensor	Fan Connector	Device	Tach Sig	PWM Sig
Q26/EU27.CH1	J38	Core_FETS	CORE_FETS_FAN_TACH	CORE_FETS_FAN_PWM
EU3/EU4/EU11	J43	FPGA	FPGA_FAN_TACH	FPGA_FAN_PWM
Q27/EU27.CH2	J34	QSFP_LEFT	QSFP_LEFT_FAN_TACH	QSFP_LEFT_FAN_PWM
Q25/EU27.CH3	J44	QSFP_RIGHT	QSFP_RIGHT_FAN_TACH	QSFP_RIGHT_FAN_PWM

Tue Sep 26 11:48:07 2023

CURRENT/VOLTAGE MONITOR

DESIGN NOTE:


ADDED THESE RESISTOR AS PLACEHOLDER.
FOR 1.25V VREF PLEASE UNMOUNT BOTTOM RES AND REPLACE TOP RES WITH 00HM



Tue Sep 26 11:48:08 2023


DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
CURRENT/VOLTAGE MONITOR		SCALE:	DO NOT SCALE DRAWING	SHEET	78 OF 105

POWER In- 12V_AUX1 Hotswap



150W 2x4 ATX AUX INPUT POWER CONNECTOR



DESIGN NOTE:
 When 16V, EN = 1.96V
 When 15V, EN = 1.84V
 When 14V, EN = 1.72V
 When 13V, EN = 1.59V
 When 12V, EN = 1.47V
 When 11V, EN = 1.35V
 When 10V, EN = 1.23V



12V DCIN 2X3 ATX

CAD NOTE:
 Place close to MAX16545B VIN


DESIGN NOTE:
 Power input support is 300W



MAX16545BGP+T
 I2C SLAVE ADDRESS: 11H





I_LOAD:48.863A




FET_PARAMETER VALUE
 VGS +20 V
 ID 300 A

Switch Position S7	+12V_DCIN_1	+12V_DCIN_2	+12V_AUX_1	+12V_AUX_2_FET	EU35	EU31	+12V_AUX_1 Shorts with +12V_AUX_2	+12V_AUX_2_FET Shorts with +12V_AUX_2	Power Up Case
2-1 (ON) & 5-4 (ON)	Present	Present	ON	ON	ON	OFF	No	Yes	High Power Case
2-1 (ON) & 5-4 (ON)	Present	Not Present	ON	OFF	OFF	ON	Yes	No	Low Power Case
2-3 & 5-6 (OFF)	Present	Present	OFF	OFF	OFF	OFF	No	No	OFF Case





Tue Sep 26 11:48:09 2023

POWER In- 12V_AUX2 Hotswap



DESIGN NOTE:
 When 16V, EN = 1.96V
 When 15V, EN = 1.84V
 When 14V, EN = 1.72V
 When 13V, EN = 1.59V
 When 12V, EN = 1.47V
 When 11V, EN = 1.35V
 When 10V, EN = 1.23V

CAD NOTE:
 Place close to MAX16545B VIN





DESIGN NOTE:
 Power input support is 300W

Tue Sep 26 11:48:09 2023

DEPARTMENT	Intel Corporation	SIZE	C+	CODE	34649	DOCUMENT NUMBER	150-0330690-A2	REV	2.0
UNKNOWN	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SCALE:	DO NOT SCALE DRAWING		SHEET		80 OF 105		


PARAMETER	VALUE
VOUT	1.8V
MAX CURRENT	4.5A
LOAD CURRENT	2.822A
FREQUENCY	
RIPPLE_VOLTAGE	8mV

P1V8_STB




- #### RECOMMENDED LAYOUT GUIDELINES
- Use large PCB copper areas for high current paths, including V_{IN} , GND, V_{OUT1} and V_{OUT2} . It helps to minimize the PCB conduction loss and thermal stress.
 - Place high frequency ceramic input and output capacitors next to the V_{IN} , PGND and V_{OUT} pins to minimize high frequency noise.
 - Place a dedicated power ground layer underneath the unit.
 - To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
 - Do not put vias directly on the pad, unless they are capped or plated over.
 - Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to GND underneath the unit.
 - For parallel modules, tie the V_{OUT} , V_{FB} and COMP pins together. Use an internal layer to closely connect these pins together. The TRACK pin can be tied a common capacitor for regulator soft-start.
 - Bring out test points on the signal pins for monitoring.

PV5



PARAMETER	VALUE
VOUT	5V
MAX CURRENT	5A
LOAD CURRENT	0.05A
FREQUENCY	1MHz
RIPPLE_VOLTAGE	5mV




- #### RECOMMENDED LAYOUT GUIDELINES
- Use large PCB copper areas for high current paths, including V_{IN} , GND and V_{OUT} . It helps to minimize the PCB conduction loss and thermal stress.
 - Place high frequency ceramic input and output capacitors next to the V_{IN} , PGND and V_{OUT} pins to minimize high frequency noise.
 - Place a dedicated power ground layer underneath the unit.
 - To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
 - Do not put via directly on the pad, unless they are capped or plated over.
 - Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to GND underneath the unit.
 - Bring out test points on the signal pins for monitoring.
 - Keep separation between CLKIN, CLKOUT and FREQ pin traces to minimize possibility of noise due to crosstalk between these signals.


Tue Sep 26 11:48:10 2023

P3V3

PARAMETER	VALUE
VOUT	3.3V
MAX CURRENT	15A
LOAD CURRENT	6.189A
FREQUENCY	1.5MHz
RIPPLE_VOLTAGE	



RECOMMENDED LAYOUT GUIDELINES



1. Are there pairs of capacitors (C_{IN}) between V_{IN} and GND as close as possible on both sides of the package? These capacitors provide the AC current to the internal power MOSFETs and their drivers as well as minimize EMI/EMC emissions.
2. Are C_{OUT} and L closely connected? The (-) plate of C_{OUT} returns current to GND and the (-) plate of C_{IN} .
3. Place the FB dividers close to the part with Kelvin connections to V_{OUT} and V_{OUT-} at the point-of-load, for differential V_{OUT} sensing.
4. Keep sensitive components away from the SW pin. The FB resistors, R_T resistor, the compensation component, and the $INTV_{CC}$ bypass caps should be routed away from the SW trace and the inductor.

Tue Sep 26 11:48:11 2023


DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 82 OF 105	

VCCL CONTROLLER

PARAMETER	VALUE
VOUT	0.8V
MAX CURRENT	300A
LOAD CURRENT	248.93A
FREQUENCY	500KHz
RIPPLE_VOLTAGE	
PW BUS ADDRESS	7 BIT 0x62

DESIGN NOTE:

This is configured for LTC3888 with option for LTC3888-1 BOM stuffing



DESIGN NOTE:
RUN threshold - 1.5V

OC_WARN: 44A
OC_FAULT: 55A
PER PHASE

PWM CONFIG:
5+3
550KHz


RECOMMENDED LAYOUT GUIDELINES

- Place a ground or DC voltage layer between a power layer and a small-signal layer. Generally, power planes should be placed on the top layer (4-layer PCB), or top and bottom layer if more than 4 layers are used. Use wide/short copper traces for power components and avoid improper use of thermal relief around power plane vias to minimize resistance and inductance.
- Low ESR input capacitors should be placed as close as possible to the power stage FET supply and ground connections with the shortest copper traces possible. The power stage must be on the same layer of copper as the input capacitors with a common topside power connection at C_{IN}. Do not attempt to split the input decoupling for multiple phases, as a large resonant loop can result. Vias should not be used to make these connections. Avoid blocking forced air flow to the power stages with large size passive components.
- Place the inductor input as close as possible to the power stage. Minimize the surface area of the switch node. Make the trace width the minimum needed to support the maximum output current. Avoid copper fills or pours. Avoid running the connection on multiple copper layers in parallel. Minimize capacitance from the switch node to any other trace or plane.
- PCB traces for remote voltage sense should be run together back to the LTC3888 in pairs with the smallest spacing possible on any given layer on which they are routed. Avoid high frequency switching signals and ideally shield with ground planes. Locate any filter component on these traces next to the LTC3888, and not at the Kelvin sense location.
- PCB traces for output current sense (I_{SENSE}, I_{REF}) should avoid high frequency switching signals and ideally be shielded with ground planes. Filter components on these traces should return to GND (IC paddle) and not to a local PGND.
- Place low ESR output capacitors adjacent to the inductor output and ground. Output capacitor ground connections must feed into the same copper that connects to the input capacitor ground before connecting back to system ground.
- Connection of switching ground to system ground, small-signal analog ground or any internal ground plane should be single-point. If the system has an internal system ground plane, a good way to do this is to cluster vias into a single star point to make the connection. This cluster should be located directly beneath the IC GND paddle, which serves as analog signal ground. A useful CAD technique is to make separate ground nets and use a 0Ω resistor to connect them to system ground.
- Place all small-signal components away from high frequency switching nodes. Place decoupling capacitors for the LTC3888 immediately adjacent to the IC.
- A good rule of thumb for via count in a given high current path is to use 0.5A per via. Be consistent when applying this rule.
- Copper fills or pours are good for all power connections except as noted above in rule 3. Copper planes on multiple layers can also be used in parallel. This helps with thermal management and lowers trace inductance, which further improves EMI performance.


Tue Sep 26 11:48:12 2023

DEPARTMENT	Intel Corporation	SIZE	C+	CODE	34649	DOCUMENT NUMBER	150-0330690-A2	REV	2.0
PGO	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	SCALE:		DO NOT SCALE DRAWING		SHEET	84 OF 105		


CORE FETS



RECOMMENDED LAYOUT GUIDELINES




(b) Example PCB Layout




Tue Sep 26 11:48:12 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 85 OF 105	


CORE FETS



RECOMMENDED LAYOUT GUIDELINES




(b) Example PCB Layout



Tue Sep 26 11:48:13 2023


DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 86 OF 105	

CORE FETS



DESIGN NOTE: FP1008R6-R150-R
IRMS : 74A
ISAT : 85A

RECOMMENDED LAYOUT GUIDELINES



(b) Example PCB Layout

Tue Sep 26 11:48:13 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
UNKNOWN	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 87 OF 105	

VCC_HSSI_GXF_OV8_UX0_G1

PARAMETER	VALUE
VOUT	0.8V
MAX CURRENT	36A(SINGLE)
LOAD CURRENT	29.067A
FREQUENCY	500KHz
RIPPLE_VOLTAGE	10mV
PM BUS ADDRESS	7 BIT 0X40

I2C SLAVE ADDRESS: 40H

CAD NOTE: PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB. AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

CAD NOTE: PLEASE THIS BULK CAP ON THE SAME SIDE AS IC


DESIGN NOTE: Vout config: 0.9V, Vtrim: -99mV

CAD NOTE: CONNECT NEAR FPGA BGA REGION. NEED TO ROUTE AS KELVIN SENSE


DESIGN NOTE: RUN threshold - 1.35V

- #### RECOMMENDED LAYOUT GUIDELINES
- Use large PCB copper areas for high current paths, including V_{INn} , GND and V_{OUTn} . It helps to minimize the PCB conduction loss and thermal stress.
 - Place high frequency ceramic input and output capacitors next to the V_{INn} , GND and V_{OUTn} pins to minimize high frequency noise.
 - Place a dedicated power ground layer underneath the module.
 - To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
 - Do not put vias directly on pads, unless they are capped or plated over.

- Use a separate SGND copper plane for components connected to signal pins. Connect SGND to GND local to the LTM4677.
- For parallel modules, tie the V_{OUTn} , V_{OSNS0+}/V_{OSNS-} and/or $V_{OSNS1}/SGND$ voltage-sense differential pair lines, RUN_n , $GPIO_n$, $COMP_{nA}$, $SYNC$ and $SHARE_CLK$ pins together—as shown in Figure 29. Figure 26 gives a good example of the recommended layout.




Tue Sep 26 11:48:14 2023



VCC_HSSI_GXF_OV8_UX1_G1

I2C SLAVE ADDRESS: 43H

PARAMETER	VALUE
VOUT	0.8V
MAX CURRENT	36A(SINGLE)
LOAD CURRENT	28.787A
FREQUENCY	500kHz
RIPPLE_VOLTAGE	10mV
PM BUS ADDRESS	7 BIT 0x43



CAD NOTE: CONNECT NEAR FPGA BGA REGION. NEED TO ROUTE AS KELVIN SENSE

DESIGN NOTE: RUN threshold - 1.35V

CAD NOTE: PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB. AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

CAD NOTE: PLEASE THIS BULK CAP ON THE SAME SIDE AS IC

DESIGN NOTE: Vout config: 0.9V Vtrim: -99mV


RECOMMENDED LAYOUT GUIDELINES

- Use large PCB copper areas for high current paths, including V_{INn} , GND and V_{OUTn} . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the V_{INn} , GND and V_{OUTn} pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the module.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put vias directly on pads, unless they are capped or plated over.

• Use a separate SGND copper plane for components connected to signal pins. Connect SGND to GND local to the LTM4677.


• For parallel modules, tie the V_{OUTn} , V_{OSNS0+}/V_{OSNS-} and/or $V_{OSNS1}/SGND$ voltage-sense differential pair lines, RUN_n , $GPIO_n$, $COMP_{na}$, $SYNC$ and $SHARE_CLK$ pins together—as shown in Figure 29.

• Bring out test points on the signal pins for monitoring. Figure 26 gives a good example of the recommended layout.




Tue Sep 26 11:48:14 2023

VCC_HSSI_GXF_OV8_UX2_G1



I2C SLAVE ADDRESS: 46H

PARAMETER	VALUE
VOUT	0.8V
MAX CURRENT	36A(SINGLE)
LOAD CURRENT	28.787A
FREQUENCY	500KHz
RIPPLE_VOLTAGE	10mV
PM BUS ADDRESS	7 BIT 0X46



CAD NOTE: CONNECT NEAR FPGA BGA REGION. NEED TO ROUTE AS KELVIN SENSE

DESIGN NOTE: RUN threshold - 1.35V

CAD NOTE: PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB. AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA



CAD NOTE: PLEASE THIS BULK CAP ON THE SAME SIDE AS IC

DESIGN NOTE: Vout config: 0.9V Vtrim: -99mV

- RECOMMENDED LAYOUT GUIDELINES**
- Use large PCB copper areas for high current paths, including V_{INn} , GND and V_{OUTn} . It helps to minimize the PCB conduction loss and thermal stress.
 - Place high frequency ceramic input and output capacitors next to the V_{INn} , GND and V_{OUTn} pins to minimize high frequency noise.
 - Place a dedicated power ground layer underneath the module.
 - To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
 - Do not put vias directly on pads, unless they are capped or plated over.

- Use a separate SGND copper plane for components connected to signal pins. Connect SGND to GND local to the LTM4677.
- For parallel modules, tie the V_{OUTn} , V_{OSNSn+}/V_{OSNSn-} and/or $V_{OSNSn+}/SGND$ voltage-sense differential pair lines, $RUNn$, $GPIO_n$, $COMP_n$, $SYNC$ and $SHARE_CLK$ pins together—as shown in Figure 29.
- Bring out test points on the signal pins for monitoring.

Figure 26 gives a good example of the recommended layout.




Tue Sep 26 11:48:15 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 90 OF 105	

VCCERT_U1x/VCCERT_U2x

PARAMETER	VALUE
VOUT_1	1V
VOUT_2	1V
MAX CURRENT	25A(DUAL)
LOAD CURRENT_1	19.585A
LOAD CURRENT_2	19.585A
FREQUENCY	750KHZ
RIPPLE_VOLTAGE	10mV
PM BUS ADDRESS	7 BIT 0X4F



RECOMMENDED LAYOUT GUIDELINES

- Use large PCB copper areas for high current paths, including VIN, GND and VOUT. It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the VIN, GND and VOUT pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the module.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.

- Do not put vias directly on pads, unless they are capped or plated over.
 - Use a separate SGND copper plane for components connected to signal pins. Connect SGND to GND local to the LTM4678.
 - Use Kelvin sense connections across the input RSENSE resistor if input current monitoring is used.
- For parallel modules, tie the VOUTn, VOSNSn, VOSNSn, COMPn pin together.
- The user must share the SYNC, SHARE_CLK, FAULT, and ALERT pins of these parts. Be sure to use pull-up resistors on FAULT, SHARE_CLK and ALERT.
 - Bring out test points on the signal pins for monitoring. Figure 44 gives a good example of the recommended layout.





Figure 44. Recommended PCB Layout Package Top View


Tue Sep 26 11:48:16 2023

VCCERT1_FHT_GXF_1V0_UX_G1

PARAMETER	VALUE
VOUT	1V
MAX CURRENT	15A
LOAD CURRENT	12.2A
FREQUENCY	1MHz
RIPPLE_VOLTAGE	




RECOMMENDED LAYOUT GUIDELINES



1. Are there pairs of capacitors (C_{IN}) between V_{IN} and GND as close as possible on both sides of the package? These capacitors provide the AC current to the internal power MOSFETs and their drivers as well as minimize EUI/EMC emissions.
2. Are C_{OUT} and L closely connected? The (-) plate of C_{OUT} returns current to GND and the (-) plate of C_{IN} .
3. Place the FB dividers close to the part with Kelvin connections to V_{OUT} and V_{OUT-} at the point-of-load, for differential V_{OUT} sensing.
4. Keep sensitive components away from the SW pin. The FB resistors, R_T resistor, the compensation component, and the $INTV_{CC}$ bypass caps should be routed away from the SW trace and the inductor.

Tue Sep 26 11:48:16 2023

VCCERT2_FHT_GXF_1V0_UX_G1



PARAMETER	VALUE
VOUT	1V
MAX CURRENT	2A
LOAD CURRENT	1.533A
FREQUENCY	
RIPPLE_VOLTAGE	

RECOMMENDED LAYOUT GUIDELINES

- Place the input capacitor as close as possible to the VIN and GND pins.
- Place the output capacitor as close as possible to the VOUT and GND pins.
- Place the soft start capacitor (C_{SS}) as close as possible to the SS pin.
- Place the reference capacitor (C_{REF}) and regulator capacitor (C_{REG}) as close as possible to the REFCAP pin and the VREG pin, respectively.
- Connect the load as close as possible to the VOUT and SENSE pins.




Figure 45. Typical Board Layout, Top Side





Figure 46. Typical Board Layout, Bottom Side

Tue Sep 26 11:48:16 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 93 OF 105	




P0V8_G1/P1V8_G2

PARAMETER	VALUE
VOUT_1	0.9V
VOUT_2	1.8V
MAX CURRENT	25A(DUAL)
LOAD CURRENT_1	16.541A
LOAD CURRENT_2	20.753A
FREQUENCY	425KHz
RIPPLE_VOLTAGE	10mV
PM BUS ADDRESS	7 BIT 0X4E

I2C SLAVE ADDRESS: 4EH

CAD NOTE:
PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB.
AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA



CAD NOTE:
CONNECT NEAR FPGA BGA REGION. NEED TO ROUTE AS KELVIN SENSE

DESIGN NOTE:
RUN threshold - 1.35V

DESIGN NOTE:
Vout config0: 0.9V
Vtrim0: -99mV
Vout config1: 1.9V
Vtrim1: -99mV

RECOMMENDED LAYOUT GUIDELINES

- Use large PCB copper areas for high current paths, including V_{INn} , GND and V_{OUTn} . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the V_{INn} , GND and V_{OUTn} pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the module.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.

- Do not put vias directly on pads, unless they are capped or plated over.
 - Use a separate SGND copper plane for components connected to signal pins. Connect SGND to GND local to the LTM4678.
 - Use Kelvin sense connections across the input R_{SENSE} resistor if input current monitoring is used.
- For parallel modules, tie the V_{OUTn} , V_{OSNSn}/V_{OSNSn} voltage-sense differential pair lines, $RUNn$, $COMPn$, $COMPn$ pin together.
- The user must share the SYNC, SHARE_CLK, FAULT, and ALERT pins of these parts. Be sure to use pull-up resistors on FAULT, SHARE_CLK and ALERT.
 - Bring out test points on the signal pins for monitoring. Figure 44 gives a good example of the recommended layout.






Figure 44. Recommended PCB Layout Package Top View

Tue Sep 26 11:48:17 2023

PARAMETER	VALUE
VOUT	1.5V
MAX CURRENT	2A
LOAD CURRENT	1.18A
FREQUENCY	
RIPPLE_VOLTAGE	



PARAMETER	VALUE
VOUT	2.5V
MAX CURRENT	8A
LOAD CURRENT	4.413A
FREQUENCY	1MHZ
RIPPLE_VOLTAGE	5mV



RECOMMENDED LAYOUT GUIDELINES
 Place the input capacitor as close as possible between the VIN pin and ground. Place the output capacitor as close as possible between the VOUT pin and ground. Place the bypass capacitors (C_{REG}, C_{REF}, and C_{BYP}) for V_{REG}, V_{REF}, and V_{BYP} close to the respective pins (V_{REG}, REF, and BYP) and ground. The use of a 0805, a 0603, or a 0402 size capacitor achieves the smallest possible footprint solution on boards where area is limited. Maximize the amount of ground metal for the exposed pad, and use as many vias as possible on the component side to improve thermal dissipation.





Figure 63. Sample 10-Lead LFCSP PCB Layout

- RECOMMENDED LAYOUT GUIDELINES**
- Use large PCB copper areas for high current paths, including V_{IN}, GND and V_{OUT}. It helps to minimize the PCB conduction loss and thermal stress.
 - Place high frequency ceramic input and output capacitors next to the V_{IN}, PGND and V_{OUT} pins to minimize high frequency noise.
 - Place a dedicated power ground layer underneath the unit.
 - To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
 - Do not put via directly on the pad, unless they are capped or plated over.
 - Bring out test points on the signal pins for monitoring.
 - Keep separation between CLKIN, CLKOUT and FREQ pin traces to minimize possibility of noise due to crosstalk between these signals.

Figure 22 gives a good example of the recommended layout.




Tue Sep 26 11:48:18 2023

DEPARTMENT	Intel Corporation	SIZE	C+	CODE	34649	DOCUMENT NUMBER	150-0330690-A2	REV	2.0
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	SCALE:	DO NOT SCALE DRAWING				SHEET	95 OF 105	

VCCHEHT_FHT_GXF_1V5_U2X_G2

PARAMETER	VALUE
VOUT	1.5V
MAX CURRENT	2A
LOAD CURRENT	1.18A
FREQUENCY	
RIPPLE_VOLTAGE	



CAD NOTE:
PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB.
AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

CAD NOTE:
PLACE THESE NEAR TO VR

RECOMMENDED LAYOUT GUIDELINES

Place the input capacitor as close as possible between the VIN pin and ground. Place the output capacitor as close as possible between the VOUT pin and ground. Place the bypass capacitors (C_{REG}, C_{REF}, and C_{BYP}) for V_{REG}, V_{REF}, and V_{BYP} close to the respective pins (V_{REG}, V_{REF}, and V_{BYP}) and ground. The use of a 0805, a 0603, or a 0402 size capacitor achieves the smallest possible footprint solution on boards where area is limited. Maximize the amount of ground metal for the exposed pad, and use as many vias as possible on the component side to improve thermal dissipation.





Figure 63. Sample 10-Lead LFCSP PCB Layout



CAD NOTE:
PLACE THESE NEAR TO VR

Tue Sep 26 11:48:18 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 96 OF 105	

P1V2_G3

PARAMETER	VALUE
VOUT	1.2V
MAX CURRENT	50A(SINGLE)
LOAD CURRENT	31.978A
FREQUENCY	350KHz
RIPPLE_VOLTAGE	10mV
PM BUS ADDRESS	7 BIT 0X4D

I2C SLAVE ADDRESS: 4DH

CAD NOTE:
PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB.
AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

DESIGN NOTE:
Vout config: 1.3V
Vtrim: -99mV

RECOMMENDED LAYOUT GUIDELINES

- Use large PCB copper areas for high current paths, including V_{INn} , GND and V_{OUTn} . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the V_{INn} , GND and V_{OUTn} pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the module.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.

- Do not put vias directly on pads, unless they are capped or plated over.
 - Use a separate SGND copper plane for components connected to signal pins. Connect SGND to GND local to the LTM4678.
 - Use Kelvin sense connections across the input R_{SENSE} resistor if input current monitoring is used.
- For parallel modules, tie the V_{OUTn} , V_{OSNSn} / V_{OSNSn} voltage-sense differential pair lines, $RUNn$, $COMPn$, $COMPn$ pin together.
- The user must share the SYNC, SHARE_CLK, FAULT, and ALERT pins of these parts. Be sure to use pull-up resistors on FAULT, SHARE_CLK and ALERT.
 - Bring out test points on the signal pins for monitoring. Figure 44 gives a good example of the recommended layout.




Figure 44. Recommended PCB Layout Package Top View

Tue Sep 26 11:48:19 2023

CAD NOTE:
CONNECT NEAR FPGA BGA REGION. NEED TO ROUTE AS KELVIN SENSE

DESIGN NOTE:
RUN threshold - 1.35V


NEED CONFIG
Rht0 20k
gm0: 3.69m

LTM4678EY#PBF


DEPARTMENT	Intel Corporation	SIZE	C+	CODE	34649	DOCUMENT NUMBER	150-0330690-A2	REV	2.0
UNKNOWN	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SCALE:	DO NOT SCALE DRAWING				SHEET	97 OF 105	

VTT REGULATORS

PARAMETER	VALUE
VOUT	0.6V
MAX CURRENT	3A
LOAD CURRENT	1.1A
FREQUENCY	
RIPPLE_VOLTAGE	




PARAMETER	VALUE
VOUT	0.6V
MAX CURRENT	3A
LOAD CURRENT	1.5A
FREQUENCY	
RIPPLE_VOLTAGE	




Tue Sep 26 11:48:20 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 99 OF 105	



P3V3_I01

PARAMETER	VALUE
VOUT	3.3V
MAX CURRENT	50A (SINGLE)
LOAD CURRENT	32.086A
FREQUENCY	750KHz
RIPPLE_VOLTAGE	10mV
PM BUS ADDRESS	7 BIT 0X4B



I2C SLAVE ADDRESS: 4BH

CAD NOTE:
PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB.
AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

DESIGN NOTE:
VOUT CONFIG: 3.3V
VTRIM: -

CAD NOTE:
CONNECT NEAR FPGA BGA REGION. NEED TO ROUTE AS KELVIN SENSE

DESIGN NOTE:
RUN threshold - 1.35V

NEED CONFIG
Rht0 20k
gmd: 3.69m

RECOMMENDED LAYOUT GUIDELINES

- Use large PCB copper areas for high current paths, including V_{INn} , GND and V_{OUTn} . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the V_{INn} , GND and V_{OUTn} pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the module.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.

- Do not put vias directly on pads, unless they are capped or plated over.
 - Use a separate SGND copper plane for components connected to signal pins. Connect SGND to GND local to the LTM4678.
 - Use Kelvin sense connections across the input R_{SENSE} resistor if input current monitoring is used.
- For parallel modules, tie the V_{OUTn} , V_{OSNSn}/V_{OSNSn} voltage-sense differential pair lines, $RUNn$, $COMPn$, $COMPn$ pin together.
- The user must share the SYNC, SHARE_CLK, FAULT, and ALERT pins of these parts. Be sure to use pull-up resistors on FAULT, SHARE_CLK and ALERT.
 - Bring out test points on the signal pins for monitoring. Figure 44 gives a good example of the recommended layout.





Figure 44. Recommended PCB Layout Package Top View


Tue Sep 26 11:48:21 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:	DO NOT SCALE DRAWING	SHEET	100 OF 105		




P3V3_I02

PARAMETER	VALUE
VOUT	3.3V
MAX CURRENT	50A(SINGLE)
LOAD CURRENT	30.616A
FREQUENCY	750KHz
RIPPLE_VOLTAGE	10mV
PM BUS ADDRESS	7 BIT 0X4C




I2C SLAVE ADDRESS: 4CH

CAD NOTE:
PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB.
AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA




DESIGN NOTE:
RUN threshold - 1.35V

CAD NOTE:
CONNECT NEAR FPGA BGA REGION. NEED TO ROUTE AS KELVIN SENSE



NEED CONFIG
Rht: 0.20k
gmd: 3.69mA



DESIGN NOTE:
Vout config: 3.3V
Vtrim: -

RECOMMENDED LAYOUT GUIDELINES

- Use large PCB copper areas for high current paths, including V_{INn} , GND and V_{OUTn} . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the V_{INn} , GND and V_{OUTn} pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the module.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.

- Do not put vias directly on pads, unless they are capped or plated over.
 - Use a separate SGND copper plane for components connected to signal pins. Connect SGND to GND local to the LTM4678.
 - Use Kelvin sense connections across the input R_{SENSE} resistor if input current monitoring is used.
- For parallel modules, tie the V_{OUTn} , V_{SNSn} , V_{OSNSn} voltage-sense differential pair lines, $RUNn$, $COMPn$, $COMPn_b$ pin together.
- The user must share the SYNC, SHARE_CLK, FAULT, and ALERT pins of these parts. Be sure to use pull-up resistors on FAULT, SHARE_CLK and ALERT.
 - Bring out test points on the signal pins for monitoring. Figure 44 gives a good example of the recommended layout.





Figure 44. Recommended PCB Layout Package Top View

Tue Sep 26 11:48:21 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 101 OF 105	

FMC PWR LOAD SWITCHES


PARAMETER	VALUE
VOUT	12V
MAX CURRENT	
LOAD CURRENT	1A
FREQUENCY	
RIPPLE_VOLTAGE	



CAD NOTE:
PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB.
AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA

FET_PARAMETER	VALUE
VGS	±20 V
ID	60 A

PARAMETER	VALUE
VOUT	12V
MAX CURRENT	
LOAD CURRENT	1A
FREQUENCY	
RIPPLE_VOLTAGE	



CAD NOTE:
PLACE THE TP AT EASILY ACCESSIBLE SPOT ON THE PCB.
AVOID UNDER HEATSINK AND ADD-ON CARD SHADOW AREA


FET_PARAMETER	VALUE
VGS	±20 V
ID	60 A

CAD NOTE:
PLACE CLOSE TO THE RESPECTIVE FMC CONNECTOR

Tue Sep 26 11:48:22 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
PSG	INTEL CORPORATION, BANGALORE INDIA, 560103 COPYRIGHT (C) 2021, INTEL CORPORATION. ALL RIGHTS RESERVED	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 102 OF 105	


QUICK DISCHARGE 1



Tue Sep 26 11:48:23 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
UNKNOWN	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 103 OF 105	

QUICK DISCHARGE 2



Tue Sep 26 11:48:23 2023

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
UNKNOWN	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	C+	34649	150-0330690-A2	2.0
SCALE:		DO NOT SCALE DRAWING		SHEET 104 OF 105	

4

3

2

1

REVISION _HISTORY

UPDATED ALL DESIGN CHANGES AS PER THE CHANGE LIST AFTER VALIDATION IS COMPLETED
 MAJOR DESIGN CHANGES WERE LISTED BELOW FOR REFERENCE.

- 1) REPLACED OCXO WITH TCXO (7N19471003) AT Y7.
- 2) MOUNTED R1295, R1579, R1569, R1402,R573 WITH 10K RESISTOR.
- 3) CHANGED THE EUI3 ADDRESS TO 6BH IN SCHEMATIC TEXTS & POWER TREE DOC.
- 4) USE THE AVAILABLE PB FOR POWER MAX10 RESET CONFIGURATION.
- 5) REMOVE DISCHARGE CIRCUIT FOR ALL THE GROUPS. PAGE 103 & 104 SHOULD BE REMOVED FROM SCHEMATICS.
- 6) REPLACE LTC7151SIV#PBF[-40C TO 125C] WITH LTC7151SEV#PBF[0C TO 85C].
- 7) ADDED PULL-UP TO DDR4_ALERT_N FOR DRR4 MEMORY COMPONENT.
- 8) UPDATED BELOW RESISTORS DNI, SINCE THOSE ARE ADDITIONAL PULL_UPS.
 R1906,R1907,R1912,R1913,R1890,R1891,R1896,R1897,R1038,R1049,R1076,R1077,R1845,R1846,R2465,R2466
- 9) ADDED PULL-UP TO TP_5V_POK.
- 10) UPDATED BELOW CAPS DNI AFTER POWER DC SIM RESULTS.
 C597,C618,C1360,C1380,C1383,C1333,C1365,C1389,C1367,C1347
- 11) CONNECTED THE DDR4_TEN SIGNAL DIRECTLY TO GND
- 12) ADDED VTT TERMINATION 36 OHM TO DDR4_A3
- 13) UPDTAED QSFP CAGE AND CLIP TO [U95-L111-1001 AND U9011017060BP] FOR QSFP CONNECTORS
- 14) CONNECTED OE PIN OF SI5395, SI5395_1_A_OEN AND SI5395_2_OEN TO SYSTEM MAX10
- 15) UPDATED CLOCK PROGRAMMING DESIN FOR SI5518 AND SI5395 AS BELOW
 UPDATED J31 SHOULDE BE USED FOR SI5518 SPI ONLY.
 REMOVED R2661,R2662,R3267,R3268 RESISTORS.
 CONNECTED R2661.1 TO R3267.2 ON PCB
 CONNECTED R2662.1 TO R3268.2 ON PCB
 J41 OR J140 SHOULD BE USED FOR CLK_I2C TO PROGRAM SI5391,SI5395_1)EU10),SI5395_2 (EU13).
 REMOVED R2015,R3265,R3266.
 REMOVED U150, U29 IC'S
- 16) ADDED DIP SWITCH FOR POWER MAX10.
- 17) R2626 RESISTOR IS UPDATED TO DNI.
- 18) R114 AND R55 RESISTORS IS UPDATED TO DNI.

Tue Aug 8 11:18:22 2023

REVISION HISTORY

DEPARTMENT UNKNOWN	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE C+	CODE 34649	DOCUMENT NUMBER 150-0330690-A2	REV 2.0
		SCALE:	DO NOT SCALE DRAWING		SHEET 105 OF 105

4

3

2

1