q_sys

2023.08.31.14:38:51 Datasheet
Overview
  clk_0  q_sys

All Components
   System_max_ID_0 System_max_ID 1.0
   i2c_cont_bridge_0 i2c_cont_bridge 1.0
   opencores_i2c_0 opencores_i2c 9.1
Memory Map
i2c_cont_bridge_0 vj_avalon_master_0
 avalon_master  avalon_master
  System_max_ID_0
slv  0x04000000
  i2c_cont_bridge_0
slv  0x00000000
  opencores_i2c_0
avalon_slave_0  0x00000000

System_max_ID_0

System_max_ID v1.0
vj_avalon_master_0 avalon_master   System_max_ID_0
  slv
clk_0 clk  
  clock
clk_reset  
  reset


Parameters

deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)

clk_0

clock_source v18.1


Parameters

clockFrequency 50000000
clockFrequencyKnown true
inputClockFrequency 0
resetSynchronousEdges NONE
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)

i2c_cont_bridge_0

i2c_cont_bridge v1.0
vj_avalon_master_0 avalon_master   i2c_cont_bridge_0
  slv
clk_0 clk  
  clock
clk_reset  
  reset
avalon_master   opencores_i2c_0
  avalon_slave_0


Parameters

deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)

opencores_i2c_0

opencores_i2c v9.1
i2c_cont_bridge_0 avalon_master   opencores_i2c_0
  avalon_slave_0
clk_0 clk  
  clock
clk_reset  
  clock_reset


Parameters

AUTO_CLOCK_CLOCK_RATE 50000000
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)

vj_avalon_master_0

vj_avalon_master v1.0
clk_0 clk   vj_avalon_master_0
  clock_sink
clk_reset  
  clock_sink_reset
avalon_master   i2c_cont_bridge_0
  slv
avalon_master   System_max_ID_0
  slv


Parameters

deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)
generation took 0.00 seconds rendering took 0.02 seconds