

TECH tour.TW

Intel Thread Director & Power Management Innovations for Lunar Lake

Rajshree Chabukswar Intel Fellow


Goals

Optimize right workload for right core

Tighter OS integration

Enhance capabilities for efficiency

Broaden contextual input



Architecture Recap







Conceptual representation of Intel Thread Director technology



Scheduling Evolution

Raptor Lake Higher demand work to **P-cores** Lower demand to E-cores Periodically move **E-core** threads to 2. P-core










Office Productivity Example





Intel Thread Director and Power Management

Innovations

Optimize right workload for right core

Tighter OS integration

Enhance capabilities for efficiency

Broaden contextual input

More intelligent feedback

OS containment zones

Power management tie-in



Innovations

More intelligent feedback

OS containment zones

Power management tie-in






Upgraded Foundations

Enhanced algorithms for workload classification

Finer granularity in workload handling Very low
power/thermal
hint to OS
for experience
continuity



intel.

Intel Thread Director

Innovations

More intelligent feedback

OS containment zones


Power management tie-in





OS Containment Zones









With Intel Thread Director technology, which identifies the most power efficient CPUs on Lunar Lake platforms, the Windows OS is able to create a 'containment zone' to constrain work to only those CPUs and keep the other performant CPUs parked/idle for use only when needed. This is delivering significant power savings for Teams Video Conferencing scenarios that fit well within the containment zone on Lunar Lake."

Tapan AnselSenior Software Engineer,
Windows Core OS


Bret Barkelew

Principal Software Engineering Lead (Energy Efficiency), Windows Core OS

Lunar Lake Scheduling

Hetero scheduling policy used

First single E-core as long as work fits





Lunar Lake Scheduling

Hetero scheduling policy used

First single E-core as long as work fits

Expand to other E-cores for MT






Lunar Lake Scheduling

Hetero scheduling policy used

First single E-core as long as work fits

Expand to other E-cores for MT

Move to P-cores based on demand ITD guidance






Containment Zones

Meteor Lake Current Scheduling






Containment Zones

Lunar Lake with Containment

Most real workloads stay on E-core cluster



Intel Thread Director + Power Management

Innovations

More intelligent feedback

OS containment zones


Power management tie-in






Intel Thread Director + Power Management


Internal Power Management Optimizations












Teams Power Efficiency

P-core 3

P-core 4


Lunar Lake Scheduling

Teams stays in efficiency zone



Improved experience

With OS containment & power management optimization on Lunar Lake



Containment & power management optimization disabled

Containment & power management optimization





intel.

Intel Thread Director

Innovations

More intelligent feedback

OS containment zones


Power management tie-in






Intel Thread Director + Power Management

Bringing it All Together







Implementation Recommendations

Customers

Upgrade to the latest software stack

Recompile with latest SDK

Developers

Avoid hard affinities

Usage of QoS APIs

Optimize with latest ISA





Future Direction

Increasing scenario granularity

intel TECH.

Al-based scheduling hints

Cross IP scheduling

Intel Thread Director – Lunar Lake

Summary

Goals Innovation

Optimize right workload for right core

More intelligent feedback

Tighter OS integration

OS containment zones

Enhance capabilities for efficiency

Power management tie-in

Broaden contextual input





intel. TECH: tour.TW Thank You

Notices & Disclaimers

The preceding presentation contains product features that are currently under development. Information shown through the presentation is based on current expectations and subject to change without notice.

Results that are based on pre-production systems and components as well as results that have been estimated or simulated using an Intel Reference Platform (an internal example new system), internal Intel analysis or architecture simulation or modeling are provided to you for informational purposes only. Results may vary based on future changes to any systems, components, specifications or configurations.

Performance varies by use, configuration and other factors. Learn more at www.intel.com/PerformanceIndex.

Al features may require software purchase, subscription or enablement by a software or platform provider, or may have specific configuration or compatibility requirements. Details at www.intel.com/AIPC.

No product or component can be absolutely secure. Intel technologies may require enabled hardware, software or service activation.

All product plans and roadmaps are subject to change without notice.

Performance hybrid architecture combines two core microarchitectures, Performance-cores (P-cores) and Efficient-cores (E-cores), on a single processor die first introduced on 12th Gen Intel® Core ™ processors. Select 12th Gen and newer Intel® Core ™ processors do not have performance hybrid architecture, only P-cores or E-cores, and may have the same cache size. See ark.intel.com for SKU details, including cache size and core frequency.

Some images may have been altered or simulated and are for illustrative purposes only.

Built into the hardware, Intel® Thread Director is provided only in performance hybrid architecture configurations of 12th Gen or newer Intel® Core™ processors; OS enablement is required. Available features and functionality vary by OS.

Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.



APPENDIX

| Claim # & Statement | Slide # & Title/Details |
|--|---|
| | SLIDE 22: Improved Experience |
| 35% power reduction when containment & power management optimization are enabled | As of May 2024, based performance estimated with measurements on Lunar Lake reference platform with power optimizations enabled vs. power optimizations disabled. |

#