


REV	DATE	PAGES	DESCRIPTION
A1	05/25/2022	All	Changed Enpinion power modules with ADI parts
B1	05/25/2022	All	IC LTM4668IY#PBF U66, U70 PGGood 2.3.4 pins are made it NC & J22 modified as 2*2 connector
	12/04/2024	All	Altera branding related changes implemented


PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	Title, Notes, Rev. History	39	Clock 2
2	Block Diagram	40	I2C and PMBUS
3	Power Tree	41	LEDs and PushButtons
4	Power Sequence Timing	42	LEDs for QSFPPD
5	Clock Tree Diagram	43	MAX10 - USB Blaster II -1
6	I2C Diagram	44	MAX10 - USB Blaster II -2
7	JTAG Diagram	45	PWR VCCA_PLL
8	DDR4_DDR4 Pin Map	46	MAX10 Power Control -1
9	DDR4/DDRT Single DIMM CH0	47	MAX10 Power Control -2
10	FPGA BANK 3A	48	Power inputs
11	FPGA BANK 3B	49	PWR 12V to 5V
12	DDR4 Single DIMM CH1	50	PWR 12V to 3.3V
13	FPGA BANK 3C	51	PWR VCC - 1
14	FPGA BANK 3D	52	PWR VCC - 2
15	DDR4/DDRT Single DIMM CH2	53	PWR VCC - 3
16	FPGA BANK 2A	54	PWR 1p8V
17	FPGA BANK 2B	55	PWR - 0p8V_VCCCL_SDM
18	DDR4/DDRT Single DIMM CH3	56	PWR - 0p8V_VCCCL_HPS
19	FPGA BANK 2C	57	PWR - IO_1p8V
20	FPGA BANK 2D	58	PWR - VCC_HSSI
21	FPGA BANK 9A	59	PWR - 1p2V_VCCR
22	FPGA BANK 10A	60	PWR - 1p2V_DDR4_CH01
23	QSFPPD0	61	PWR - 1p2V_DDR4_CH23
24	QSFPPD1	62	PWR - 0p6V_VTT/VREF
25	PCIe End Point Edge Connector	63	PWR - 2p5V
26	FPGA Config SDM	64	PWR - 1p1V_VCCH_GXER1
27	FPGA BANK HPS	65	PWR - Decouping Caps 1
28	ETH PHY	66	PWR - Decouping Caps 2
29	UART		
30	Micro SD		
31	eMMC		
32	FPGA BANK NC DNU		
33	FPGA Power 1		
34	FPGA Power 2		
35	FPGA Gnd 1		
36	FPGA Gnd 2		
37	FPGA Gnd 3		
38	Clock 1		

Board BOM : M75579-100
PCB P/N :100-0330692-B1




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size B	Document Number M75579-100(100-0330692-B1)	Rev C1
Date: Wednesday, December 04, 2024	Sheet 1	of 67

System Block Diagram




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilinx™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 2	of 67

Power Sequence Timing




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 4	of: 67

Clock Tree




Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size B	Document Number M75579-100(100-0330692-B1)	Rev C1
Date: Wednesday, December 04, 2024	Sheet 5	of 67

I2C Diagram



Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size B	Document Number M75579-100(100-0330692-B1)	Rev C1
Date: Wednesday, December 04, 2024	Sheet 6	of 67

JTAG Block Diagram



Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title Agilinx™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size B	Document Number M75579-100(100-0330692-B1)	Rev C1
Date: Wednesday, December 04, 2024	Sheet 7	of 67

DDR4/DDR-T DIMM Pin Map

Pin #	Front Side	Pin #	Back Side	Pin #	Front Side	Pin #	Back Side	Pin #	Front Side	Pin #	Back Side	Pin #	Front Side	Pin #	Back Side				
1	12V	145	12V	38	DQ24	182	VSS	75	CLK0#	219	CLK1#	108	DQ40	252	VSS				
2	VSS	146	VREFCA	39	VSS	183	DQ25	76	VDD	220	VDD	109	VSS	253	DQ41				
3	DQ4	147	VSS	40	DQS12	184	VSS	77	VTT	221	VTT	110	DQS14	254	VSS				
4	VSS	148	DQ5	41	DQS12#	185	DQS3#	KEY								111	DQS14#	255	DQS5#
5	DQ0	149	VSS	42	VSS	186	DQS3									112	VSS	256	DQS5
6	VSS	150	DQ1	43	DQ30	187	VSS									113	DQ46	257	VSS
7	DQS0	151	VSS	44	VSS	188	DQ31									114	VSS	258	DQ47
8	DQS0#	152	DQS0#	45	DQ26	189	VSS									78	EVENT	222	PARITY
9	VSS	153	DQS0	46	VSS	190	DQ27	79	A0	223	VDD	116	VSS	260	DQ43				
10	DQ6	154	VSS	47	CB4	191	VSS	80	VDD	224	BA1	117	DQ52	261	VSS				
11	VSS	155	DQ7	48	VSS	192	CB5	81	BA0	225	A10	118	VSS	262	DQ53				
12	DQ2	156	VSS	49	CB0	193	VSS	82	RAS#/A16	226	VDD	119	DQ48	263	VSS				
13	VSS	157	DQ3	50	VSS	194	CB1	83	VDD	227	RFU	120	VSS	264	DQ49				
14	DQ12	158	VSS	51	DQS17	195	VSS	84	CS0#	228	WE#/A14	121	DQS15	265	VSS				
15	VSS	159	DQ13	52	DQS17#	196	DQS8#	85	VDD	229	VDD	122	DQS15#	266	DQS6#				
16	DQ8	160	VSS	53	VSS	197	DQS8	86	CAS#/A15	230	SAVE#	123	VSS	267	DQS5				
17	VSS	161	DQ9	54	CB6	198	VSS	87	ODT0	231	VDD	124	DQ54	268	VSS				
18	DQS10	162	VSS	55	VSS	199	CB7	88	VDD	232	A13	125	VSS	269	DQS5				
19	DQS10#	163	DQS1#	56	CB2	200	VSS	89	CS1#	233	VDD	126	DQS0	270	VSS				
20	VSS	164	DQS1	57	VSS	201	CB3	90	VDD	234	A17	127	VSS	271	DQ51				
21	DQ14	165	VSS	58	RESET#	202	VSS	91	ODT1	235	C2	128	DQ60	272	VSS				
22	VSS	166	DQ15	59	VDD	203	CKE1	92	VDD	236	VDD	129	VSS	273	DQ61				
23	DQ10	167	VSS	60	CKE0	204	VDD	93	C0	237	C1	130	DQ56	274	VSS				
24	VSS	168	DQ11	61	VDD	205	RFU	94	VSS	238	SA2	131	VSS	275	DQ57				
25	DQ20	169	VSS	62	ACT#	206	VDD	95	DQ36	239	VSS	132	DQS16	276	VSS				
26	VSS	170	DQ21	63	BG0	207	BG1	96	VSS	240	DQ37	133	DQS16#	277	DQS7#				
27	DQ16	171	VSS	64	VDD	208	ALERT#	97	DQ32	241	VSS	134	VSS	278	DQS7				
28	VSS	172	DQ17	65	A12	209	VDD	98	VSS	242	DQ33	135	DQ62	279	VSS				
29	DQS11	173	VSS	66	A9	210	A11	99	DQS13	243	VSS	136	VSS	280	DQ63				
30	DQS11#	174	DQS2#	67	VDD	211	A7	100	DQS13#	244	DQS4#	137	DQ58	281	VSS				
31	VSS	175	DQS2	68	A8	212	VDD	101	VSS	245	DC154	138	VSS	282	DQ59				
32	DQ22	176	VSS	69	A6	213	A5	102	DQ38	246	VSS	139	SA0	283	VSS				
33	VSS	177	DQ23	70	VDD	214	A4	103	VSS	247	DQ39	140	SA1	284	VDDSPD				
34	DQ18	178	VSS	71	A3	215	VDD	104	DQ34	248	VSS	141	SCL	285	SDA				
35	VSS	179	DQ19	72	A1	216	A2	105	VSS	249	DQ35	142	VPP	286	VPP				
36	DQ28	180	VSS	73	VDD	217	VDD	106	DQ44	250	VSS	143	VPP	287	VPP				
37	VSS	181	DQ29	74	CLK0	218	CLK1	107	VSS	251	DQ45	144	RFU	288	VPP				

DDR-T DIMM Pin Map is Identical to standard DDR4 DIMM Pin Map except the DDR-T protocol repurposes five of these pins:


- CS1# (pin 89) : Grant, GNT# <0> Input
- CKE1 (pin 203) : Request, REQ# <0> Output
- ODT1 (pin 91) : Error, ERR# Output
- CLK1 (pin 218):Early Read ID, ERID<0> Output
- CLK1# (pin 219):Early Read ID, ERID<1> Output



Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size B	Document Number M75579-100(100-0330692-B1)	Rev C1
Date: Wednesday, December 04, 2024	Sheet 8	of 67

DDR4/DDRT Single DIMM CH0

x72bit DIMM Only



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134



Title: **Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)**

© 2024 Altera Corporation. All Rights Reserved.

Size: **B** Document Number: **M75579-100(100-0330692-B1)** Rev: **C1**


Date: **Wednesday, December 04, 2024** Sheet: **9** of **67**

DDR4/T CH0 INTERFACE -- FPGA SIDE 3A





Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title	Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)	
© 2024 Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	M75579-100(100-0330692-B1)	C1
Date:	Wednesday, December 04, 2024	Sheet 10 of 67

DDR4/T CH1 INTERFACE -- FPGA SIDE 3B




AGFB014R24_2486A




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 11	of 67

DDR4 Single DIMM CH1 HPS Dedicated


Note: only support 1x Rank, x8 mode in HPS




DDR4 DIMM IF





Altera Corporation, 101 Innovation Dr., San Jose, CA 95134	
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)	
© 2024 Altera Corporation. All Rights Reserved.	
Size: B	Document Number: M75579-100(100-0330692-B1)
Date: Wednesday, December 04, 2024	Sheet 12 of 67




DDR4 DIMM CH1 Interface - FPGA Side 3C



AGFB014R24_2486A





1p2V_DDR4_CH01



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 13	of: 67


DDR4 CH1 Interface - FPGA Side 3D



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134	
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)	
© 2024 Altera Corporation. All Rights Reserved.	
Size: B	Document Number: M75579-100(100-0330692-B1)
Date: Wednesday, December 04, 2024	Sheet 14 of 67

DDR4/DDRT Single DIMM CH2

x72bit DIMM Only



- DDR4 DIMM IF**
- (17) DDR4_DIMM_CH2_A[17:0]
 - (17) DDR4_DIMM_CH2_CK_P[1:0]
 - (17) DDR4_DIMM_CH2_CK_N[1:0]
 - (17) DDR4_DIMM_CH2_CKE[1:0]
 - (17) DDR4_DIMM_CH2_RESET_N
 - (17) DDR4_DIMM_CH2_ODT[1:0]
 - (17) DDR4_DIMM_CH2_BA[1:0]
 - (17) DDR4_DIMM_CH2_CS_N[3:0]
 - (17) DDR4_DIMM_CH2_PAR
 - (17) DDR4_DIMM_CH2_ALERT_N
 - (16,17) DDR4_DIMM_CH2_DBI_N[8:0]
 - (16,17) DDR4_DIMM_CH2_DQ[71:0]
 - (16,17) DDR4_DIMM_CH2_DQS_P[8:0]
 - (16,17) DDR4_DIMM_CH2_DQS_N[8:0]
 - (16,17) DDR4_DIMM_CH2_TDQS_N[17:9]
 - (9,12,18) DDR4D_SCL
 - (9,12,18) DDR4D_SDA
 - (16) DDR4_CH2_EVENT_N
 - (16) DDR4_CH2_SAVE_N
 - (17) DDR4_DIMM_CH2_C2
 - (16) DDR4_CH3_EVENT_N
 - (16) DDR4_CH3_SAVE_N
 - (18) DDR4_DIMM3_SAVE_N
 - (18) DDR4_DIMM3_EVENT_N



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134	
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)	
© 2024 Altera Corporation. All Rights Reserved.	
Size: B	Document Number: M75579-100(100-0330692-B1)
Date: Wednesday, December 04, 2024	Rev: C1
Sheet: 15	of 67

DDR4/T CH2 INTERFACE -- FPGA SIDE 2A

U2E

DDR4_DIMM_CH2_DQ6	CF57	IO, LVDS2A_25N, DQ28
DDR4_DIMM_CH2_DQ7	CH57	IO, LVDS2A_25P, DQ28
DDR4_DIMM_CH2_DQ4	CF58	IO, LVDS2A_26N, DQ28
DDR4_DIMM_CH2_DQ5	CG56	IO, LVDS2A_26P, DQ28
DDR4_DIMM_CH2_TDQS_N9	CF55	IO, LVDS2A_27N, DQ28
DDR4_DIMM_CH2_DBI_N0	CH55	IO, LVDS2A_27P, DQ28
DDR4_DIMM_CH2_DQS_N0	CE54	IO, LVDS2A_28N, DQSN28
DDR4_DIMM_CH2_DQS_P0	CG54	IO, LVDS2A_28P, DQSN28
DDR4_DIMM_CH2_DQ1	CF53	IO, LVDS2A_29N, DQ28
DDR4_DIMM_CH2_DQ3	CH53	IO, LVDS2A_29P, DQ28
DDR4_DIMM_CH2_DQ0	CE52	IO, LVDS2A_30N, DQ28
DDR4_DIMM_CH2_DQ2	CG52	IO, LVDS2A_30P, DQ28
	CK57	IO, LVDS2A_31N, DQ29
	CM57	IO, LVDS2A_31P, DQ29
	CL56	IO, LVDS2A_32N, DQ29
	CN56	IO, LVDS2A_32P, DQ29
	CK55	IO, LVDS2A_33N, DQ29
	CM55	IO, LVDS2A_33P, DQ29
	CL54	IO, LVDS2A_33P, DQ29
	CN54	IO, PLL_2A_B_CLKOUT1N, LVDS2A_34N, DQSN29
	CK53	IO, PLL_2A_B_CLKOUT1P, PLL_2A_B_CLKOUT1, PLL_2A_B_FB1, LVDS2A_34P, DQSN29
	CM53	IO, RZQ_T_2A, LVDS2A_35P, DQ29
	CL52	IO, RZQ_T_2A, LVDS2A_35P, DQ29
	CN52	IO, CLK_B_2A_1N, LVDS2A_36N, DQ29
	CE50	IO, CLK_B_2A_1P, LVDS2A_36P, DQ29
	CG50	IO, CLK_B_2A_0N, LVDS2A_37N, DQ30
	CF49	IO, CLK_B_2A_0P, LVDS2A_37P, DQ30
	CH49	IO, LVDS2A_38N, DQ30
	CE48	IO, LVDS2A_38P, DQ30
	CG48	IO, PLL_2A_B_CLKOUT0N, LVDS2A_39N, DQ30
	CF47	IO, PLL_2A_B_CLKOUT0P, PLL_2A_B_CLKOUT0, PLL_2A_B_FB0, LVDS2A_39P, DQ30
	CH47	IO, LVDS2A_40N, DQSN30
	CE46	IO, LVDS2A_40P, DQSN30
	CG46	IO, LVDS2A_41N, DQ30
	CF45	IO, LVDS2A_41P, DQ30
	CH45	IO, LVDS2A_42N, DQ30
	CE45	IO, LVDS2A_42P, DQ30
	CN50	IO, LVDS2A_43N, DQ31
	CK49	IO, LVDS2A_43P, DQ31
	CM49	IO, LVDS2A_44N, DQ31
	CL48	IO, LVDS2A_44P, DQ31
	CN48	IO, LVDS2A_45N, DQ31
	CK47	IO, LVDS2A_45P, DQ31
	CM47	IO, LVDS2A_46N, DQSN31
	CL46	IO, LVDS2A_46P, DQSN31
(15,17) DDR4_CH2_SAVE_N	CK46	IO, LVDS2A_47N, DQ31
(15) DDR4_CH2_EVENT_N	CM46	IO, LVDS2A_47P, DQ31
(15) DDR4_CH3_SAVE_N	CK45	IO, LVDS2A_48N, DQ31
(15) DDR4_CH3_EVENT_N	CM45	IO, LVDS2A_48P, DQ31



		IO, LVDS2A_1N, DQ24
		IO, LVDS2A_1P, DQ24
		IO, LVDS2A_2N, DQ24
		IO, LVDS2A_2P, DQ24
		IO, LVDS2A_3N, DQ24
		IO, LVDS2A_3P, DQ24
		IO, LVDS2A_4N, DQSN24
		IO, LVDS2A_4P, DQSN24
		IO, LVDS2A_5N, DQ24
		IO, LVDS2A_5P, DQ24
		IO, LVDS2A_6N, DQ24
		IO, LVDS2A_6P, DQ24
		IO, LVDS2A_7N, DQ25
		IO, LVDS2A_7P, DQ25
		IO, LVDS2A_8N, DQ25
		IO, LVDS2A_8P, DQ25
		IO, LVDS2A_9N, DQ25
		IO, LVDS2A_9P, DQ25
		IO, LVDS2A_10N, DQSN25
		IO, LVDS2A_10P, DQSN25
		IO, RZQ_T_2A, LVDS2A_11P, DQ25
		IO, RZQ_T_2A, LVDS2A_11P, DQ25
		IO, CLK_T_2A_1N, LVDS2A_12N, DQ25
		IO, CLK_T_2A_1P, LVDS2A_12P, DQ25
		IO, CLK_T_2A_0N, LVDS2A_13N, DQ26
		IO, CLK_T_2A_0P, LVDS2A_13P, DQ26
		IO, LVDS2A_14N, DQ26
		IO, LVDS2A_14P, DQ26
		IO, PLL_2A_T_CLKOUT0N, LVDS2A_15N, DQ26
		IO, PLL_2A_T_CLKOUT0P, PLL_2A_T_CLKOUT0, PLL_2A_T_FB0, LVDS2A_15P, DQ26
		IO, LVDS2A_16N, DQSN26
		IO, LVDS2A_16P, DQSN26
		IO, LVDS2A_17N, DQ26
		IO, LVDS2A_17P, DQ26
		IO, LVDS2A_18N, DQ26
		IO, LVDS2A_18P, DQ26
		IO, LVDS2A_19N, DQ27
		IO, LVDS2A_19P, DQ27
		IO, LVDS2A_20N, DQ27
		IO, LVDS2A_20P, DQ27
		IO, LVDS2A_21N, DQ27
		IO, LVDS2A_21P, DQ27
		IO, LVDS2A_22N, DQSN27
		IO, LVDS2A_22P, DQSN27
		IO, LVDS2A_23N, DQ27
		IO, LVDS2A_23P, DQ27
		IO, LVDS2A_24N, DQ27
		IO, LVDS2A_24P, DQ27

CT57	DDR4_DIMM_CH2_DQ14
CV57	DDR4_DIMM_CH2_DQ15
CR56	DDR4_DIMM_CH2_DQ12
CU56	DDR4_DIMM_CH2_DQ13
CT55	DDR4_DIMM_CH2_TDQS_N10
CV55	DDR4_DIMM_CH2_DBI_N1
CR54	DDR4_DIMM_CH2_DQS_N1
CU54	DDR4_DIMM_CH2_DQS_P1
CT53	DDR4_DIMM_CH2_DQ9
CV53	DDR4_DIMM_CH2_DQ11
CR52	DDR4_DIMM_CH2_DQ8
CU52	DDR4_DIMM_CH2_DQ10
CY57	DDR4_DIMM_CH2_DQ20
DB57	DDR4_DIMM_CH2_DQ21
DA56	DDR4_DIMM_CH2_DQ22
DC56	DDR4_DIMM_CH2_DQ23
CY55	DDR4_DIMM_CH2_TDQS_N11
DB55	DDR4_DIMM_CH2_DBI_N2
DA54	DDR4_DIMM_CH2_DQS_N2
DC54	DDR4_DIMM_CH2_DQS_P2
CV53	DDR4_DIMM_CH2_DQ17
DB53	DDR4_DIMM_CH2_DQ18
DA52	DDR4_DIMM_CH2_DQ16
DC52	DDR4_DIMM_CH2_DQ19
CR50	DDR4_DIMM_CH2_DQ11
CU50	DDR4_DIMM_CH2_DQ89
CT49	DDR4_DIMM_CH2_DQ88
CV49	DDR4_DIMM_CH2_DQ70
CR48	DDR4_DIMM_CH2_TDQS_N17
CU48	DDR4_DIMM_CH2_DBI_N8
CT47	DDR4_DIMM_CH2_DQS_N8
CV47	DDR4_DIMM_CH2_DQS_P8
CR46	DDR4_DIMM_CH2_DQ86
CU46	DDR4_DIMM_CH2_DQ84
CT45	DDR4_DIMM_CH2_DQ85
CV45	DDR4_DIMM_CH2_DQ87
DA50	DDR4_DIMM_CH2_DQ29
DC50	DDR4_DIMM_CH2_DQ28
CY49	DDR4_DIMM_CH2_DQ31
DB49	DDR4_DIMM_CH2_DQ30
DA48	DDR4_DIMM_CH2_TDQS_N12
DC46	DDR4_DIMM_CH2_DBI_N3
CV47	DDR4_DIMM_CH2_DQS_N3
DB47	DDR4_DIMM_CH2_DQS_P3
DA46	DDR4_DIMM_CH2_DQ24
DC46	DDR4_DIMM_CH2_DQ25
CY45	DDR4_DIMM_CH2_DQ27
DB45	DDR4_DIMM_CH2_DQ26

BOT TOP


Bank 2A

AGFB014R24_2486A





Altera Corporation, 101 innovation Dr, San Jose, CA 95134	
Title	Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)
© 2024 Altera Corporation. All Rights Reserved.	
Size	Document Number
B	M75579-100(100-0330692-B1)
Rev	C1
Date:	Wednesday, December 04, 2024
Sheet	16 of 67

DDR4/T CH2 INTERFACE -- FPGA SIDE 2B




AGFB014R24_2486A



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 17	of 67

DDR4/DDRT Single DIMM CH3

x72bit DIMM Only



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134	
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)	
© 2024 Altera Corporation. All Rights Reserved.	
Size: B	Document Number: M75579-100(100-0330692-B1)
Date: Wednesday, December 04, 2024	Sheet 18 of 67

DDR4/T CH3 INTERFACE -- FPGA SIDE 2C

U2C

DDR4_DIMM_CH3_DQ23	CF17	IO, LVDS2C_25N, DQ12
DDR4_DIMM_CH3_DQ22	CH17	IO, LVDS2C_25P, DQ12
DDR4_DIMM_CH3_DQ20	CG18	IO, LVDS2C_26N, DQ12
DDR4_DIMM_CH3_DQ21	CG18	IO, LVDS2C_26P, DQ12
DDR4_DIMM_CH3_TDQS_N11	CF19	IO, LVDS2C_27N, DQ12
DDR4_DIMM_CH3_DBI_N2	CH19	IO, LVDS2C_27P, DQ12
DDR4_DIMM_CH3_DQS_N2	CE20	IO, LVDS2C_28N, DQS12
DDR4_DIMM_CH3_DQS_P2	CG20	IO, LVDS2C_28P, DQS12
DDR4_DIMM_CH3_DQ17	CF21	IO, LVDS2C_29N, DQ12
DDR4_DIMM_CH3_DQ16	CH21	IO, LVDS2C_29P, DQ12
DDR4_DIMM_CH3_DQ15	CE22	IO, LVDS2C_30N, DQ12
DDR4_DIMM_CH3_DQ19	CG22	IO, LVDS2C_30P, DQ12
DDR4_DIMM_CH3_DQ68	CK17	IO, LVDS2C_31N, DQ13
DDR4_DIMM_CH3_DQ71	CM17	IO, LVDS2C_31P, DQ13
DDR4_DIMM_CH3_DQ69	CL18	IO, LVDS2C_32N, DQ13
DDR4_DIMM_CH3_DQ70	CM18	IO, LVDS2C_32P, DQ13
DDR4_DIMM_CH3_TDQS_N17	CH19	IO, LVDS2C_33N, DQ13
DDR4_DIMM_CH3_DBI_N6	CM19	IO, LVDS2C_33P, DQ13
DDR4_DIMM_CH3_DQS_N8	CL20	IO, PLL_2C_B_CLKOUT1N, LVDS2C_34N, DQS13
DDR4_DIMM_CH3_DQS_P8	CM20	IO, PLL_2C_B_CLKOUT1P, PLL_2C_B_CLKOUT1, PLL_2C_B_FB1, LVDS2C_34P, DQS13
DDR4_DIMM_CH3_DQ66	CK21	IO, RZQ_B_2C, LVDS2C_35P, DQ13
DDR4_DIMM_CH3_DQ64	CM21	IO, CLK_B_2C_1N, LVDS2C_36N, DQ13
DDR4_DIMM_CH3_DQ67	CL22	IO, CLK_B_2C_1P, LVDS2C_36P, DQ13
DDR4_DIMM_CH3_DQ65	CM22	IO, CLK_B_2C_0N, LVDS2C_37N, DQ14
DDR4_DIMM_CH3_DQ12	CE24	IO, CLK_B_2C_0P, LVDS2C_37P, DQ14
DDR4_DIMM_CH3_DQ15	CG24	IO, LVDS2C_38N, DQ14
DDR4_DIMM_CH3_DQ14	CF25	IO, LVDS2C_38P, DQ14
DDR4_DIMM_CH3_DQ13	CH25	IO, LVDS2C_39N, DQ14
DDR4_DIMM_CH3_TDQS_N10	CE26	IO, PLL_2C_B_CLKOUT0N, LVDS2C_39N, DQ14
DDR4_DIMM_CH3_DBI_N1	CG26	IO, PLL_2C_B_CLKOUT0P, PLL_2C_B_CLKOUT0, PLL_2C_B_FB0, LVDS2C_39P, DQ14
DDR4_DIMM_CH3_DQS_N1	CF27	IO, LVDS2C_40N, DQS14
DDR4_DIMM_CH3_DQS_P1	CH27	IO, LVDS2C_40P, DQS14
DDR4_DIMM_CH3_DQ10	CE28	IO, LVDS2C_41N, DQ14
DDR4_DIMM_CH3_DQ8	CG28	IO, LVDS2C_41P, DQ14
DDR4_DIMM_CH3_DQ11	CF29	IO, LVDS2C_42N, DQ14
DDR4_DIMM_CH3_DQ9	CH29	IO, LVDS2C_42P, DQ14
DDR4_DIMM_CH3_DQ7	CL24	IO, LVDS2C_43N, DQ15
DDR4_DIMM_CH3_DQ6	CM24	IO, LVDS2C_43P, DQ15
DDR4_DIMM_CH3_DQ4	CH25	IO, LVDS2C_44N, DQ15
DDR4_DIMM_CH3_DQ5	CM25	IO, LVDS2C_44P, DQ15
DDR4_DIMM_CH3_TDQS_N9	CL26	IO, LVDS2C_45N, DQ15
DDR4_DIMM_CH3_DBI_N0	CM26	IO, LVDS2C_45P, DQ15
DDR4_DIMM_CH3_DQS_N0	CK27	IO, LVDS2C_46N, DQS15
DDR4_DIMM_CH3_DQS_P0	CM27	IO, LVDS2C_46P, DQS15
DDR4_DIMM_CH3_DQ1	CL28	IO, LVDS2C_47N, DQ15
DDR4_DIMM_CH3_DQ0	CM28	IO, LVDS2C_47P, DQ15
DDR4_DIMM_CH3_DQ2	CH29	IO, LVDS2C_48N, DQ15
DDR4_DIMM_CH3_DQ3	CM29	IO, LVDS2C_48P, DQ15



BOT TOP

Bank 2C

AGFB014R24_2486A


(18,20)	DDR4_DIMM_CH3_DBI_N[8:0]	
(18,20)	DDR4_DIMM_CH3_DQ[71:0]	
(18,20)	DDR4_DIMM_CH3_DQS_P[8:0]	
(18,20)	DDR4_DIMM_CH3_DQS_N[8:0]	
(18,20)	DDR4_DIMM_CH3_TDQS_N[17:9]	

IO, LVDS2C_1N, DQ8	CT17	
IO, LVDS2C_1P, DQ8	CV17	
IO, LVDS2C_2N, DQ8	CR18	PCIE_EP_I2C_SDA (25)
IO, LVDS2C_2P, DQ8	CU18	PCIE_EP_WAKEN (25)
IO, LVDS2C_3N, DQ8	CT19	
IO, LVDS2C_3P, DQ8	CV19	PCIE_EP_I2C_SCL (25)
IO, LVDS2C_4N, DQS8	CR20	
IO, LVDS2C_4P, DQS8	CU20	PCIE_1V2_CLKREQn (25)
IO, LVDS2C_5N, DQ8	CT21	
IO, LVDS2C_5P, DQ8	CV21	
IO, LVDS2C_6N, DQ8	CR22	
IO, LVDS2C_6P, DQ8	CU22	
IO, LVDS2C_7N, DQ9	CY17	
IO, LVDS2C_7P, DQ9	DB17	
IO, LVDS2C_8N, DQ9	DA18	
IO, LVDS2C_8P, DQ9	DC18	
IO, LVDS2C_9N, DQ9	CY19	
IO, LVDS2C_9P, DQ9	DB19	
IO, LVDS2C_10N, DQS9	DA20	
IO, LVDS2C_10P, DQS9	DC20	
IO, RZQ_T_2C, LVDS2C_11P, DQ8	CV21	
IO, RZQ_T_2C, LVDS2C_11P, DQ8	DB21	
IO, CLK_T_2C_1N, LVDS2C_12N, DQ8	DA22	
IO, CLK_T_2C_1P, LVDS2C_12P, DQ8	DC22	
IO, CLK_T_2C_0N, LVDS2C_13N, DQ10	CR24	
IO, CLK_T_2C_0P, LVDS2C_13P, DQ10	CU24	
IO, LVDS2C_14N, DQ10	CT25	
IO, LVDS2C_14P, DQ10	CV25	
IO, PLL_2C_T_CLKOUT0N, LVDS2C_15N, DQ10	CR26	
IO, PLL_2C_T_CLKOUT0P, PLL_2C_T_CLKOUT0, PLL_2C_T_FB0, LVDS2C_15P, DQ10	CU26	
IO, LVDS2C_16N, DQS10	CT27	
IO, LVDS2C_16P, DQS10	CV27	
IO, LVDS2C_17N, DQ10	CR28	
IO, LVDS2C_17P, DQ10	CU28	
IO, LVDS2C_18N, DQ10	CT29	
IO, LVDS2C_18P, DQ10	CV29	
IO, LVDS2C_19N, DQ11	DA24	DDR4_DIMM_CH3_DQ31
IO, LVDS2C_19P, DQ11	DC24	DDR4_DIMM_CH3_DQ30
IO, LVDS2C_20N, DQ11	CY25	DDR4_DIMM_CH3_DQ28
IO, LVDS2C_20P, DQ11	DB25	DDR4_DIMM_CH3_DQ29
IO, LVDS2C_21N, DQ11	DA26	DDR4_DIMM_CH3_TDQS_N12
IO, LVDS2C_21P, DQ11	DC26	DDR4_DIMM_CH3_DBI_N3
IO, LVDS2C_22N, DQS11	CV27	DDR4_DIMM_CH3_DQS_N3
IO, LVDS2C_22P, DQS11	DB27	DDR4_DIMM_CH3_DQS_P3
IO, LVDS2C_23N, DQ11	DA28	DDR4_DIMM_CH3_DQ25
IO, LVDS2C_23P, DQ11	DC28	DDR4_DIMM_CH3_DQ24
IO, LVDS2C_24N, DQ11	CY29	DDR4_DIMM_CH3_DQ26
IO, LVDS2C_24P, DQ11	DB29	DDR4_DIMM_CH3_DQ27



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134	
Title	Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)
© 2024 Altera Corporation. All Rights Reserved.	
Size	Document Number
B	M75579-100(100-0330692-B1)
Rev	C1
Date:	Wednesday, December 04, 2024
Sheet	19 of 67

E-TILE BANK 9A




NOTE: These pins are for internal use only

Bank 9A

AGFB014R24_2486A



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 1	21 of 67



AGFB014R24_2486A

Bank 10A





Altera Corporation, 101 Innovation Dr., San Jose, CA 95134	
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)	
© 2024 Altera Corporation. All Rights Reserved.	
Size: B	Document Number: M75579-100(100-0330692-B1)
Date: Wednesday, December 04, 2024	Rev: C1
Sheet: 22	of 67

NOTE 1: Bypass Capacitors should be placed as close to the associated 20-pin connector as possible.


NOTE 2: zQSFP 100-ohm termination is implemented via the FPGA on-chip termination.

NOTE 3: DC blocking capacitors are in the module for RX and TX.


NOTE 4: 1uH inductors should have a DC Resistance of less than 0.1-ohm.




Place close to QSFPDD Connector




MOLEX MPN 2031431355




Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
© 2024 Altera Corporation. All Rights Reserved.		
Title Agilitex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
Size B	Document Number M75579-100(100-0330692-B1)	Rev C1
Date:	Wednesday, December 04, 2024	Sheet 23 of 67




NOTE 1: Bypass Capacitors should be placed as close to the associated 20-pin connector as possible.
 NOTE 2: zQSFP 100-ohm termination is implemented via the FPGA on-chip termination.
 NOTE 3: DC blocking capacitors are in the module for RX and TX.
 NOTE 4: 1uH inductors should have a DC Resistance of less than 0.1-ohm.



Place close to QSFPDD Connector




MOLEX MPN 2031431355



Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
© 2024 Altera Corporation. All Rights Reserved.		
Title Agilitex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
Size B	Document Number M75579-100(100-0330692-B1)	Rev C1
Date: Wednesday, December 04, 2024	Sheet 24	of 67

PCIe Endpoint Edge Connector




PCIe EP 3V3 I2C_SCL	13	VCC	1	PCIe EP I2C_SCL	(19)
PCIe EP 3V3 I2C_SDA	12	IOVCC1IOV1L1	2	PCIe EP I2C_SDA	(19)
PCIe EP 3V3 WAKEN	11	IOVCC2IOV2L2	3	PCIe EP WAKEN	(19)
PCIe CLKREQn	10	IOVCC3IOV3L3	4	PCIe EP_WAKEN	(19)
		IOVCC4IOV4L4	5	PCIe_1V2_CLKREQn	(19)
		NC1	6		
		TSn	7		
		GND	8		




Altera Corporation, 101 innovation Dr, San Jose, CA 95134
 © 2024 Altera Corporation. All Rights Reserved.
 Title Agilix™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)

Size B	Document Number M75579-100(100-0330692-B1)	Rev C1
Date: Wednesday, December 04, 2024	Sheet 25	of 67


SDM & Configuration




Config_Mode	MSEL2	MSEL1	MSEL0
AS_FAST	0	0	1
AS_NORMAL	0	1	1



SDM



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 26	of 67




HPS IO

AGFB014R24_2486A




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 27	of: 67

10/100/1000 Ethernet - HPS




Ethernet Interface

NAME	Pin	Value	Description
PHYAD2	35	1	ID = b"100"
PHYAD1	15	0	
PHYAD0	17	0	
MODE3	27	1	RGMI1 (10/100/1000 half-/full-duplex)
MODE2	28	1	
MODE1	31	1	
MODE0	32	1	
CLK125_EN	33	0	No clockoutput from pin41
LED_MODE	41	1	single led mode





Place near KSZ9031RN PHY




Altera Corporation, 101 innovation Dr, San Jose, CA 95134 Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile) © 2024 Altera Corporation. All Rights Reserved. Document Number: M75579-100(100-0330692-B1)		Rev C1
Size B	Date: Wednesday, December 04, 2024	Sheet 28 of 67

USB-UART Port







Altera Corporation, 101 Innovation Dr., San Jose, CA 95134	
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)	
© 2024 Altera Corporation. All Rights Reserved.	
Size: B	Document Number: M75579-100(100-0330692-B1)
Date: Wednesday, December 04, 2024	Rev: C1
Sheet: 29	of 67



MicroSD Card







Micro SD Card




IEC61000-4-2 (ESD): ± 20 kV (air / contact)
 IEC61000-4-4 (EFT): ±50 A (5/50 ns)
 IEC61000-4-5 (surge): ±3 A (8/20 μs)




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 30	of 67



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 31	of 67



AGFB014R24_2486A




AGFB014R24_2486A



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)			
© 2024 Altera Corporation. All Rights Reserved.			
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1	
Date: Wednesday, December 04, 2024	Sheet: 32	of 67	

FPGA Power 1



AGFB014R24_2486A

(51.52) VCC_SENSE
(51.52) VSS_SENSE

R238 0
R239 0

VCCLSENSE
GNDSENSE


C274 0.1uF

B825 VCCLSENSE
BA26 GNDSENSE



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 33	of: 67

FPGA GND 1




AGFB014R24_2486A

AGFB014R24_2486A


AGFB014R24_2486A



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 35	of 67





AGFB014R24_2486A



AGFB014R24_2486A




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 36	of: 67




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 37	of 67

Clock 2





Altera Corporation, 101 innovation Dr, San Jose, CA 95134	
Title: Agilix™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)	
© 2024 Altera Corporation. All Rights Reserved.	
Size: B	Document Number: M75579-100(100-0330692-B1)
Date: Wednesday, December 04, 2024	Rev: C1
Sheet: 39	of: 67

I2C And PMBUS



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134	
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)	
© 2024 Altera Corporation. All Rights Reserved.	
Size: B	Document Number: M75579-100(100-0330692-B1)
Date: Wednesday, December 04, 2024	Rev: C1
Sheet: 40	of 67


LEDs And PushButtons





Large Mounting holes on the rear of board

Large Mounting holes on the front of board

Small Mounting holes on the front of board




POWER LED



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134	
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)	
© 2024 Altera Corporation. All Rights Reserved.	
Size: B	Document Number: M75579-100(100-0330692-B1)
Date: Wednesday, December 04, 2024	Rev: C1
Sheet: 41	of 67

UBII-MAX10 1



Altera Corporation, 101 innovation Dr, San Jose, CA 95134


Title: **Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)**

© 2024 Altera Corporation. All Rights Reserved.


Size: **B** | Document Number: **M75579-100(100-0330692-B1)** | Rev: **C1**

Date: **Wednesday, December 04, 2024** | Sheet: **1** of **42** of **67**


Bank 5: 1.2V IO




Bank 8: 3.3V IO










Bank 6: 1.8V IO



Bank 1A/1B: 3.3V IO










Bank 2: 3.3V IO



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134	
Title	Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)
© 2024 Altera Corporation. All Rights Reserved.	
Size	Document Number
B	M75579-100(100-0330692-B1)
Date:	Wednesday, December 04, 2024
Sheet	43 of 67




QSFPDD LED



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134	
Title: Agilix™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)	
© 2024 Altera Corporation. All Rights Reserved.	
Size: B	Document Number: M75579-100(100-0330692-B1)
Date: Wednesday, December 04, 2024	Rev: C1
Sheet: 44	of 67

PWR - VCCA_PLL




VIN : 12V
 VOUT : 1.2V
 ILOAD : 8A
 $R_{FB} = 60.4K \times (0.5/V_{out} - 0.5)$

Connect sense lines close to FPGA







(46) VCCA_PLL_EN

(46) VCCA_PLL_PG




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilix™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 45	of: 67

MAX® 10 PWR Manager 1







Altera Corporation, 101 innovation Dr, San Jose, CA 95134	
Title	Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)
© 2024 Altera Corporation. All Rights Reserved.	
Size	Document Number
B	M75579-100(100-0330692-B1)
Date:	Wednesday, December 04, 2024
Sheet	46 of 67
Rev	C1

MAX[®] 10 PWR Manager 2




- Core A (26) FPGA_TEMP0p
- Core A (26) FPGA_TEMP0n
- Core C (32) FPGA_TEMP1p
- Core C (32) FPGA_TEMP1n
- P TILE (22) FPGA_TEMP2p
- P TILE (22) FPGA_TEMP2n
- E TILE (21) FPGA_TEMP3p
- E TILE (21) FPGA_TEMP3n

I2C ADDR = 4D
Board Temp Sensor




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134	
Title: Agilent[™] 7 FPGA F-Series Development Kit (P-Tile and E-Tile)	
© 2024 Altera Corporation. All Rights Reserved.	
Size B	Document Number M75579-100(100-0330692-B1)
Date: Wednesday, December 04, 2024	Sheet 47 of 67

Power - Select Power Input




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134			
File: Agilix™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)			
© 2024 Altera Corporation. All Rights Reserved.			
Size	Document Number		Rev
Custom	M75579-100(100-0330692-B1)		C1
Date:	Wednesday, December 04, 2024	Sheet	48 of 67

12V to 5V, 3p3V STBY, 1p8V_PRE



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilix™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 49	of 67

MAIN 12V to 3.3V




Altera Corporation, 101 Innovation Dr, San Jose, CA 95134		
Title: Agilix™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: Custom	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 50	of 67

VCC Core Controller

Default Core Voltage = 0.8V @ 121.713A

NOTE: Part Attributes of components on this page may not match up to the component's manufacturer's part number!




Altera Corporation, 101 Innovation Dr, San Jose, CA 95134	
Title	Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)
© 2024 Altera Corporation. All Rights Reserved.	
Size	Document Number
Custom	M75579-100(100-0330692-B1)
Date:	Wednesday, December 04, 2024
Sheet	51 of 67

VCC Core Phase 1 - 2



NOTE: Part Attributes of components on this page may not match up to the component's manufacturer's part number!

TMON OUTPUT: 8mV/°C



PHASE 1

FPGA_VCC = 0.8V @ 121.713A






PHASE 2



Altera Corporation, 101 Innovation Dr, San Jose, CA 95134		
Title	Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)	
Size	© 2024 Altera Corporation. All Rights Reserved.	
Document Number	Custom M75579-100(100-0330692-B1)	
Date	Wednesday, December 04, 2024	Sheet 52 of 67

VCC Core Phase 3 - 4


NOTE: Part Attributes of components on this page may not match up to the component's manufacturer's part number!



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134	
Title	Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)
© 2024 Altera Corporation. All Rights Reserved.	
Size	Document Number
Custom	M75579-100(100-0330692-B1)
Date	Wednesday, December 04, 2024
Sheet	53 of 67


PWR - 1p8V

NOTE: U71 Default configured for LTM4686EV-1 uModule
 If Changing to LTM4686EV
 UnMount R5966, R5967 AND mount R5965



5V Should be up before this rail is enabled.

NOTE: PLACE THESE RESISTORS NEAR TO IC.



LTM4686EV-1

1.8V @ 4.506A


VIN : 12V
 VOUT : 1V8
 Tj : -40 C TO 125 C
 ILOAD : 4.506A
 I2C ADDR = 41h
 FSW : 750KHz

I2C ADDR = 41h
 FSW : 750KHz



Altera Corporation, 101 Innovation Dr, San Jose, CA 95134			
Title	Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
Size	© 2024 Altera Corporation. All Rights Reserved.		
Document Number	M75579-100(100-0330692-B1)		Rev C1
Date	Wednesday, December 04, 2024	Sheet 54	of 67


PWR - 0p8V_VCCCL_SDM



VIN : 12V
 VOUT : 0p8V
 FSW : 1MHz
 Tj : -40 C TO 125 C
 ILOAD : 0.332A
 RFB=60.4K x (0.6/Vout-06)

Connect the input cap to the GND plane through multiple vias. (see the Gerber files)

Connect the output cap to the GND plane through multiple vias




PLACE Output decoupling caps close to the device. Connect AGND and PGND at the point of cap GND connection.




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 55	of: 67

PWR- 0p9V_VCCL_HPS




VIN : 3p3V
 VOUT : 0p9V
 FSW : 1.5MHz CCM
 Tj : -40 C TO 125 C
 ILOAD : 3.77A
 VOUT : 0.596 * (10K+19.599K/19.599K)
 ~100µs of internal soft-start during start-up
 MGN : DISABLED




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 56	of: 67

PWR - IO_1p8V



VIN : 12V
 VOUT : 1p8V
 FSW : 1 MHz
 Tj : -40 C TO 125 C
 ILOAD : 4A
 RFB=60.4K x (0.6/Vout-06)



PLACE Output decoupling caps close to the device. Connect AGND and FGND at the point of cap GND connection.


Connect the input cap to the GND plane through multiple vias.

Connect the output cap to the GND plane through multiple vias




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilix™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 57	of: 67

PWR - VCC_HSSI_GXER1/VCC_HSSI_GXPL1




Altera Corporation, 101 Innovation Dr, San Jose, CA 95134		
Title Agllex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
Custom	M75579-100(100-0330692-B1)	C1
Date:	Wednesday, December 04, 2024	Sheet 56 of 67

PWR - 1p2V_DDR4_CH01




Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size B	Document Number M75579-100(100-0330692-B1)	Rev C1
Date: Wednesday, December 04, 2024	Sheet 60	of 67




PWR - 1p2V_DDR4_CH23



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 61	of: 67




PWR - DDR4 VREF/VTT



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 62	of: 67


PWR - 2p5V




VIN : 12V
 VOUT : 2p5V
 FSW : 1MHz
 Tj : -40 C TO 125 C
 ILOAD : 3A
 RFB=60.4K x (0.6/Vout-06)

Connect the input cap to the GND plane through multiple vias. (see the Gerber files)

Connect the output cap to the GND plane through multiple vias



PLACE Output decoupling caps close to the device. Connect AGND and PGND at the point of cap GND connection.






3.3V Enable Circuit













Altera Corporation, 101 Innovation Dr., San Jose, CA 95134	
Title: Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)	
© 2024 Altera Corporation. All Rights Reserved.	
Size: B	Document Number: M75579-100(100-0330692-B1)
Date: Wednesday, December 04, 2024	Rev: C1
Sheet: 63	of: 67






PWR - 1p1V VCCH_GXER1 VCCFUSEWR_SDM



Altera Corporation, 101 Innovation Dr, San Jose, CA 95134			
Title	Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	C1
Custom	M75579-100(100-0330692-B1)	Date:	Wednesday, December 04, 2024 Sheet 64 of 67



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilix™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 65	of 67



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: Agilix™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size: B	Document Number: M75579-100(100-0330692-B1)	Rev: C1
Date: Wednesday, December 04, 2024	Sheet: 66	of: 67

RE-SPIN CHANGES LIST FROM REV B0 TO REV C0

Sr.No	PAGE NO	REF DES	OLD IC NUMBER	NEW IC NUMER
1	50	U46	EM2130H01QI	LTC7151
2	51	U47	ED8401P01QJ	LTC3888IUHG-1#PBF
3	52	U76	ET6160LI	LTC7051AV#PBF
4	52	U77	ET6160LI	LTC7051AV#PBF
5	53	U78	ET6160LI	LTC7051AV#PBF
6	53	U79	ET6160LI	LTC7051AV#PBF
7	53	U124	ER3105DI	LTM4622EV#PBF
8	54	U71	EM2120H01QI	LTM4686EV-1
9	55	U51	EN6337QI	LTM4623EY#PBF
10	56	U65	EN6362QI	LTM4608AEV#PBF
11	57	U70	EN6347QI	LTM4668IY#PBF
12	58	U55	EM2140P01QJ	LTM4678EY#PBF
13	59	U56	EN6362QI	LTM4608AEV#PBF
14	60	U57	EN63A0QI	LTM4643EY#PBF
15	61	U58	EN63A0QI	LTM4643EY#PBF
16	63	U61	EN6337QI	LTM4623EY#PBF
17	64	U66	EN6347QI	LTM4668IY#PBF
18	45	U125	LTM4657EY	Input voltage changed to 12V
19	50	U126		INA219AIDCNR
20	43	J14		0702461004

REV B1 CHANGES

21	57, 64	U66, U70	IC LTM4668IY#PBF U66, U70 PGood 2,3,4 pins are made it NC
22	51	J22	J22 connector modified from 2*5 to 2*2
23	51	J22	TP17, TP16 reused to LTM3888_ALERTn & FPGA_VCC_EN
24	51	J22	TP20 smd test point added to FPGA_VCC_PG



Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title Agilex™ 7 FPGA F-Series Development Kit (P-Tile and E-Tile)		
© 2024 Altera Corporation. All Rights Reserved.		
Size B	Document Number M75579-100(100-0330692-B1)	Rev C1
Date:	Wednesday, December 04, 2024	Sheet 67 of 67