alt_sld_fab

2024.03.14.10:27:04 Datasheet
Overview

Memory Map

alt_sld_fab

alt_sld_fab v22.1


Parameters

DESIGN_HASH e4f6d79d2647f8d1c0cf
NODE_COUNT 2
MAX_WIDTH 26
SETTINGS {fabric ident width 8 latency 0 psig 2916e275} {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 psig 9b67919e}
CLOCKS {id {} } {id {} }
AGENTS
EP_INFOS {hpath {gpio:gpio_u0|gpio_usb_debug_master_0:usb_debug_master_0|altera_usb_debug_fifos:fifos|altera_usb_debug_i2c_slave:g_use_i2c.i2c_slave|altera_connection_identification_rom:ident_rom|altera_fabric_endpoint:ep} } {hpath {gpio:gpio_u0|gpio_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst} }
MIRROR 0
TOP_HUB 1
COMPOSED_SETTINGS {fabric ident dir * width 8 latency 0} {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} }
DEVICE_FAMILY MAX10FPGA
AUTO_DEVICE Unknown
AUTO_DEVICE_SPEEDGRADE Unknown
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)

alt_sld_fab_presplit

altera_super_splitter v22.1


Parameters

MAX_WIDTH 26
SEND_WIDTHS 8 5
RECEIVE_WIDTHS 8 26
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)

alt_sld_fab_splitter

altera_sld_splitter v22.1
alt_sld_fab_presplit pass   alt_sld_fab_splitter
  nodes
alt_sld_fab_sldfabric clock_0  
  clock_1
node_0  
  node_1
ident_0   alt_sld_fab_ident
  ident_1


Parameters

FRAGMENTS {{name ident type conduit dir start ports { {writedata writedata out 4 0} {address address out 4 4} {readdata readdata in 8 0} } assign {debug.endpointLink {fabric ident index 2} } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_1} } moduleassign {debug.virtualInterface.link_1 {debug.endpointLink {fabric sld index 1} } } } }
EXAMPLE
ADD_INTERFACE_ASGN 0
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)

alt_sld_fab_jtagpins

altera_jtag_pins_bridge v22.1


Parameters

deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)

alt_sld_fab_sldfabric

altera_sld_jtag_hub v22.1
alt_sld_fab_jtagpins clock   alt_sld_fab_sldfabric
  clock
node  
  node
clock_0   alt_sld_fab_splitter
  clock_1
node_0  
  node_1
ident   alt_sld_fab_ident
  ident_0


Parameters

DEVICE_FAMILY MAX10FPGA
SETTINGS {mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} }
COUNT 1
N_SEL_BITS 1
N_NODE_IR_BITS 4
NODE_INFO 00001100001000000110111000000000
COMPILATION_MODE 0
BROADCAST_FEATURE 0
FORCE_IR_CAPTURE_FEATURE 1
FORCE_PRE_1_4_FEATURE 0
NEGEDGE_TDO_LATCH 1
ENABLE_SOFT_CORE_CONTROLLER 0
TOP_HUB 1
CONN_INDEX 0
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)

alt_sld_fab_ident

altera_connection_identification_hub v22.1
alt_sld_fab_sldfabric ident   alt_sld_fab_ident
  ident_0
alt_sld_fab_splitter ident_0  
  ident_1


Parameters

DESIGN_HASH e4f6d79d2647f8d1c0cf
COUNT 2
SETTINGS {width 4 latency 0} {width 8 latency 0}
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)
generation took 0.00 seconds rendering took 0.02 seconds