



**Intel® Arc™ A-Series Graphics and Intel Data Center GPU Flex Series
Open-Source Programmer's Reference Manual
For the discrete GPUs code named "Alchemist" and "Arctic Sound-M"**

Volume 2c: Command Reference: Registers
Part 1 – Registers A through K

March 2023, Revision 1.0



Notices and Disclaimers

Intel technologies may require enabled hardware, software or service activation.

No product or component can be absolutely secure.

Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not "commercial" names and not intended to function as trademarks

Customer is responsible for safety of the overall system, including compliance with applicable safety-related requirements or standards.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exceptions that a) you may publish an unmodified copy and b) code included in this document is licensed subject to Zero-Clause BSD open source license (0BSD). You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Table of Contents

Ack CFN to GT is blocked.....	1
Active Doorbell Register 0.....	2
Active Doorbell Register 1.....	7
Active Doorbell Register 2.....	12
Active Doorbell Register 3.....	17
Active Doorbell Register 4.....	22
Active Doorbell Register 5.....	27
Active Doorbell Register 6.....	32
Active Doorbell Register 7.....	37
Active Head Pointer Register.....	42
Addr Range for ATS Tile1.....	45
Addr Range for ATS Tile2.....	46
Addr Range for ATS Tile3.....	47
Advanced Scheduler Reset Request Messages.....	48
Aggregate Perf Counter SPM0 Lower DWord Free.....	52
Aggregate Perf Counter SPM0 Upper DWord Free.....	53
Aggregate Perf Counter SPM1 Lower DWord Free.....	54
Aggregate Perf Counter SPM1 Upper DWord Free.....	55
ARAT C6 Disallow Threshold.....	56
ARAT Delta (LSB).....	57
ARB_HP_CTL.....	58
ARB_LP_CTL.....	60
ARI Capability.....	63
ARI Control.....	64
ARI Extended Capability Header.....	65
ASL Storage.....	66
ATS Capability.....	67
ATS Control.....	68
ATS Extended Capability Header.....	69
AUD_CONFIG_2.....	70
AUD_CONFIG.....	72
AUD_CONFIG_BE_2.....	75



AUD_CONFIG_BE	77
AUD_DIP_ELD_CTRL_ST	83
AUD_DP_2DOT0_CTRL	86
AUD_DP2_FREQ_HIGH	88
AUD_DP2_FREQ_LOW	89
AUD_EDID_DATA	90
AUD_FREQ_CNTRL	92
AUD_INFOFR	94
AUD_M_CTS_ENABLE	95
AUD_MISC_CTRL	97
AUD_PIN_ELD_CP_VLD	99
AUD_PIN_PIPE_CONN_ENTRY_LNGTH	103
AUD_PIPE_CONN_SEL_CTRL	105
AUD_PWRST	106
AUD_RID	109
AUD_TS_CDCLK_M	110
AUD_TS_CDCLK_N	111
AUD_VID_DID	112
AUDIO_PIN_BUF_CTL	113
Audio Codec Interrupt Definition	115
Auto Draw End Offset	117
AVP AV1 Bitstream Output Minimal Size Padding Count Report Register	118
AVP AV1 Image Status Control	120
AVP AV1 Image Status Mask	122
AVP AV1 Qp Status Count	124
AVP AV1 Reported Bitstream Output Byte Count with header per Tile Register	126
AVP AV1 Reported Bitstream Output CABAC Bin Count Register	128
AVP av1 status	130
AVP av1 unit done	132
AVP Reported Bitstream Output Byte Count without header per TILE Register	134
Batch Address Difference Register	136
Batch Buffer Head Pointer Preemption Register	139
Batch Buffer Head Pointer Register	142
Batch Buffer Per Context Pointer	145

Batch Buffer Stack Write Port	149
Batch Buffer Start Head Pointer Register	151
Batch Buffer Start Upper Head Pointer Register	154
Batch Buffer State Register	157
Batch Buffer Upper Head Pointer Preemption Register	161
Batch Buffer Upper Head Pointer Register.....	164
Batch Offset Register.....	167
BCS Context Sizes	170
BCS CSB	171
BCS CSB Fifo Status Register	172
BCS Ring Buffer Next Context ID Register	173
BCS SW Control.....	174
BIOS2DRIVER Scratch0.....	176
BIOS2DRIVER Scratch1	177
BIOS2DRIVER Scratch2.....	180
BIOS2DRIVER Scratch3.....	181
BIOS2DRIVER Scratch7.....	182
Bitstream Output Bit Count for the last Syntax Element Report Register.....	183
Bitstream Output Byte Count Per Slice Report Register.....	184
Bitstream Output Minimal Size Padding Count Report Register.....	185
BLC_PWM_CTL.....	186
BLC_PWM_DATA	188
Blitter Cache Control Register	189
Boot Hash Check Status	191
BOOT VECTOR	192
Built In Self Test.....	193
BW_BUDDY_CTL	194
BW_BUDDY_PAGE_MASK.....	196
C6 Entry latency	197
Cache Line Size	198
Cache Mode Register 0.....	199
Cache Mode Register 1.....	202
Cache Mode Subslice Register.....	206
Capabilities A.....	209



Capabilities B	210
Capabilities Control	211
Capabilities Pointer.....	212
Capability Identifier.....	213
CAPTURE_0_DSSM0	214
CAPTURE_0_DSSM1	215
CAPTURE_0_L3.....	216
CAPTURE_1_DSSM0	217
CAPTURE_1_DSSM1	218
CAPTURE_1_L3.....	219
CAPTURE_2_DSSM0	220
CAPTURE_2_DSSM1	221
CAPTURE_2_L3.....	222
CAPTURE_3_DSSM0	223
CAPTURE_3_DSSM1	224
CAPTURE_3_L3.....	225
CAPTURE_4_DSSM0	226
CAPTURE_4_DSSM1	227
CAPTURE_4_L3.....	228
CAPTURE_5_DSSM0	229
CAPTURE_5_DSSM1	230
CAPTURE_5_L3.....	231
CAPTURE_6_DSSM0	232
CAPTURE_6_DSSM1	233
CAPTURE_6_L3.....	234
CAPTURE_7_DSSM0	235
CAPTURE_7_DSSM1	236
CAPTURE_7_L3.....	237
CARR_Base	238
CARR_Limit	240
Catastrophic Event FIFO Status	242
Catastrophic Interrupt Context ID.....	244
CBE-LTISEQ Flush Done Message.....	245
CCS CSB.....	246

CCS CSB Fifo Status Register	247
CCS-LTISEQ Flush Done Message.....	248
CDCLK_CTL.....	249
CDCLK_PLL_ENABLE.....	252
CDCLK_SQUASH_CTL	254
CGE_CTRL	256
CGE_WEIGHT.....	258
Clipper Invocation Counter.....	262
Clipper Invocation Counter per Slice.....	263
Clipper Primitives Counter.....	264
Clipper Primitives Counter per Slice	265
CLKREQ_POLICY	266
Command Buffer Caching Control Register	267
Comp Ctx TLB Invalidation Register.....	269
Compute Engine DSS Reservation	272
Config to MCI HI	273
Config to MCI LO	274
Config to MCI STATUS1	275
Configuration Register0 for RPMunit	276
Configuration Register1 for RPMunit	278
CONTEXT_SCHEDULING_ATTRIBUTES.....	279
Context Info of Per-process GTT Space HDW	282
Context Info of Per-process GTT Space LDW	283
Context Restore Request To TDL	286
Context Sizes	287
Context Status Buffer1 Contents	288
Context Status Buffer Contents	291
Context Status Buffer Interrupt Mask Register.....	294
Context Status Buffer Read Register	299
Context Timestamp Count.....	301
Control Register for Power Management.....	304
Count Active Channels Dispatched.....	312
Count of C6 Latency maximum	313
Count of License request to Punit.....	314



Count of Media License latency	315
Count of Media License latency Maximum.....	316
Count of Media License Request.....	317
Count of Media Sampler License latency	318
Count of Media Sampler License latency Maximum	319
Count of Media Sampler License Request	320
Count of Non License Request to Punit	321
Count of Render License latency.....	322
Count of Render License latency Maximum	323
Count of Render License Request	324
Count of spec License Request.....	325
Count of Speculative License latency	326
Count of Speculative License latency Maximum.....	327
CPS Invocation Counter	328
Cross Tile Control 1	329
Cross Tile Control 2.....	330
CS_MI_ADDRESS_OFFSET	331
CSC_CC2_COEFF	333
CSC_CC2_POSTOFF	335
CSC_CC2_PREOFF.....	337
CSC_COEFF	339
CSC_MODE	341
CSC_POSTOFF	343
CSC_PREOFF	345
CS CSB	347
CS CSB_FSR	348
CSFE FSM2.....	349
CS Indirect Base.....	352
CSPREEMPT	353
CUR_BASE.....	354
CUR_COLOR_CTL	356
CUR_CSC_COEFF	358
CUR_CTL	360
CUR_FBC_CTL	366

CUR_PAL	368
CUR_POS	371
CUR_PRE_CSC_GAMC_DATA	373
CUR_PRE_CSC_GAMC_INDEX	375
CUR_SURFLIVE	377
CUR_VFID	378
Customizable Event Creation 5-0	379
DATAM	381
DATAN	383
DBGTRACEMEM_SZ	384
DBUF_CTL	385
DBUF_CTL2	388
DBUF_ECC_STAT	390
DBUF_STATUS	393
DC_STATE_EN	395
DCPR_PFET_EN_DELAY	399
DCPR_PFET_EN_DELAY_PG1	400
DCPR_STATUS_1	401
DDI_AUX_CTL	402
DDI_AUX_DATA	406
DDI_BUF_CTL	412
DE_BDF	416
DE_CLKREQ_POLICY	417
DE_MGCMD	418
DE_PIPE_INTERRUPT	419
DE_POWER1	423
DE_POWER2	426
DE_RR_DEST	427
DE_RRMR	429
DE_RRMR_DW1	436
DE_RRMR_DW2	442
DE_RTADDR_LSB	448
DE_RTADDR_MSB	449
Dedicated Path Arbiter Credits	450



DEDSMBASE	451
DEFUSA_IOSF_PARITY_CNTRL	452
DE Graphics Control.....	455
DEGSMBASE.....	457
DE HPD Interrupt Definition.....	458
DE Misc Interrupt Definition	460
DE POISON DATA HANDLING ENABLE	462
DE POISON DATA STATUS.....	463
DE Port Interrupt Definition.....	464
Device 2 Control.....	466
Device Capabilities.....	467
Device Capabilities 2.....	469
Device Control 2.....	472
Device Error Routing Control	474
Device Error Source Correctable	475
Device Error Source Fatal	477
Device Error Source Non-Fatal	480
Device Identification	483
Device PCIe Error Status.....	484
DFSM	486
DG_CNTL2	490
DG_FUSE_STATUS.....	491
DG Local Memory Directory Pointer	492
DG Memory Controller Credits Port0	493
DG Memory Controller Credits Port1	495
DISMBASE_LSB	497
DISMBASE_MSB	498
DISMLIMIT_LSB	499
DISMLIMIT_MSB	500
DISPLAY_INT_CTL.....	501
DKL_BIAS.....	503
DKL_CLKTOP2_CORECLKCTL1.....	505
DKL_CLKTOP2_HSCLKCTL.....	507
DKL_CMN_ANA_DWORD28	511

DKL_CMN_DIG_PLL_MISC.....	513
DKL_CMN_UC_DW27	514
DKL_DP_MODE	517
DKL_PLL_DIV0.....	520
DKL_PLL_DIV1	522
DKL_PLL_FRAC_LOCK	525
DKL_PLL_LF.....	527
DKL_PLL1_CNTR_XXXX_SETTINGS	530
DKL_PMD_FORCE_PCS_IF_TX1	532
DKL_REFCLKIN_CTL	534
DKL_SSC	535
DKL_TDC_COLDST_BIAS	537
DKL_TX_DPCNTL0	538
DKL_TX_DPCNTL1	540
DKL_TX_DPCNTL2	542
DKL_TX_DW17	544
DKL_TX_DW18.....	545
DKL_TX_FW_CALIB	546
DKL_TX_PMD_LANE_SUS_LN0	547
DKL_TX_PMD_LANE_SUS_LN1	548
DKL_XXX_TDC_CRO	549
DKLP_ACU_ACU_DWORD4.....	551
DKLP_ACU_ACU_DWORD8.....	553
DKLP_ACU_ACU_DWORD21.....	557
DKLP_ACU_ACU_DWORD22.....	559
DKLP_ACU_ICL_INDEXED_ACU_INDEXED_DWORD46.....	560
DKLP_CMN_ANA_CMN_ANA_DWORD0	561
DKLP_CMN_ANA_CMN_ANA_DWORD1	564
DKLP_CMN_ANA_CMN_ANA_DWORD5	567
DKLP_CMN_ANA_CMN_ANA_DWORD6	570
DKLP_CMN_ANA_CMN_ANA_DWORD7	573
DKLP_CMN_ANA_CMN_ANA_DWORD27	575
DKLP_CMN_DIG_CMN_DIG_DWORD6	577
DKLP_CMN_DIG_CMN_DIG_DWORD29	581



DKLP_CMN_DIG_CMN_DIG_DWORD33	583
DKLP_CMN_UC_CMN_UC_DWORD27	585
DKLP_CMN_UC_CMN_UC_DWORD30	590
DKLP_CMN2_DIG_CMN_DIG_DWORD0	591
DKLP_PCS_GLUE_PMD_IRQ_VEC_EN.....	593
DKLP_PCS_GLUE_RTT_CR_SPARE.....	594
DKLP_PCS_GLUE_TX_DPCNTL0	595
DKLP_PCS_GLUE_TX_DPCNTL1	597
DKLP_PCS_GLUE_TX_DPCNTL2	599
DKLP_PCS_GLUE_TX1_FW_CALIB.....	601
DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD0.....	603
DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD1.....	606
DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD7.....	610
DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD8.....	612
DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD9.....	613
DKLP_PCS_PCS_DWORD3.....	614
DKLP_PCS_PCS_DWORD5.....	615
DKLP_PCS_PCS_DWORD23.....	619
DKLP_PCS_PCS_DWORD25.....	621
DKLP_PLL0_BIAS.....	622
DKLP_PLL0_DIV0	623
DKLP_PLL0_DIV1	625
DKLP_PLL0_FRAC_LOCK.....	627
DKLP_PLL0_LF	629
DKLP_PLL0_TDC_COLDST_BIAS	631
DKLP_PLL1_BIAS.....	632
DKLP_PLL1_DIV0	633
DKLP_PLL1_DIV1	635
DKLP_PLL1_FRAC_LOCK.....	637
DKLP_PLL1_LF	639
DKLP_PLL1_TDC_COLDST_BIAS	641
DKLP_PMD_LANE_ANA_CSR_DIG_LFPS_CAL	642
DKLP_PMD_LANE_CDR_CDR_SAVE_RESTORE1	644
DKLP_PMD_LANE_SUSWELL_LFPS_SPARE.....	645

DKLP_PMD_LANE_SUSWELL_TX1_RCV_DETECT_CTRL	647
DKLP_TX_GLUE_TX_DWORD14	649
DKLP_TX2_PMD_LANE_MISC_LANE_TX_CNTRL	650
DKLP_TX2_PMD_LANE_MISC_TX1_SPARE	652
DMA Address Register 0 High	653
DMA Address Register 0 Low	655
DMA Address Register 1 High	656
DMA Address Register 1 Low	658
DMA Configuration	659
DMA Control	661
DMA Copy Size	664
DMA Global MicroController WOPCM Offset	665
DMA Microkernel Base	666
DMA Microkernel Top	667
Doorbell Address	668
Doorbell Control	692
Doorbell Cookie Register 0..255	695
Doorbell IDI Register	696
Doorbell Lower Address Register 0..255	697
Doorbell Peek Vector	699
Doorbell Status Vector	701
Doorbell Upper Address Registers 0..255	703
DOUBLE_BUFFER_CTL	704
DP_TP_CTL	706
DP_TP_STATUS	710
DPCLKA_CFGCR0	715
DPHY_CLK_TIMING_PARAM	719
DPHY_DATA_TIMING_PARAM	722
DPHY_ESC_CLK_DIV	725
DPHY_TA_TIMING_PARAM	727
DPHY_TRIG_EXT	730
DPLC_CTL	731
DPLC_FA_IIR	735
DPLC_FA_IMR	739



DPLC_FA_STATUS	742
DPLC_FA_SURF	744
DPLC_FA_SURF_LIVE	745
DPLC_HIST_DATA	746
DPLC_HIST_INDEX	747
DPLC_IE_DATA	749
DPLC_IE_INDEX	750
DPLC_PART_CTL	752
DPLC_PTRCFG	753
DPLC_PTRCFG_LIVE	754
DPLC_RDLENGTH	755
DPLC_RDLENGTH_LIVE	756
DPLL_CFGCR0	757
DPLL_CFGCR1	758
DPLL_DIV0	760
DPLL_ENABLE	763
DPLL_SSC	765
DPST_BIN	768
DPST_CTL	770
DPST_GUARD	773
Driver Media Force Wake Ack	775
DRIVER MEDIA FORCE WAKE REQ	776
Driver Render Force Wake Ack	779
Driver VDBox0 Force Wake Ack	780
Driver VDBox1 Force Wake Ack	781
Driver VDBox2 Force Wake Ack	782
Driver VDBox3 Force Wake Ack	783
Driver VDBox4 Force Wake Ack	784
Driver VDBox5 Force Wake Ack	785
Driver VDBox6 Force Wake Ack	786
Driver VDBox7 Force Wake Ack	787
Driver VEDBox0 Force Wake Ack	788
Driver VEDBox1 Force Wake Ack	789
Driver Vebox2 Force Wake Ack	790

Driver Vebox3 Force Wake Ack.....	791
DROOPBUBBLE_CONTROL_DSSM.....	792
DROOPBUBBLE_CONTROL_DSSM1.....	795
DROOPBUBBLE_CONTROL_L3.....	798
DROOPBUBBLE_EMERG_ACTION_DSSM.....	801
DROOPBUBBLE_EMERG_ACTION_DSSM1.....	804
DROOPBUBBLE_EMERG_ACTION_L3.....	807
DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM.....	809
DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM1.....	812
DROOPBUBBLE_TIMEOUT_0_1_ACTION_L3.....	815
DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM.....	817
DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM1.....	820
DROOPBUBBLE_TIMEOUT_2_3_ACTION_L3.....	823
DROOPBUBBLE_TIMEOUTS_DSSM.....	825
DROOPBUBBLE_TIMEOUTS_DSSM1.....	826
DROOPBUBBLE_TIMEOUTS_L3.....	827
DROOPDETECTOR_ALPHA_DSSM.....	828
DROOPDETECTOR_ALPHA_DSSM1.....	830
DROOPDETECTOR_ALPHA_L3.....	832
DROOPDETECTOR_COMPARATORLIMITS1_DSSM.....	834
DROOPDETECTOR_COMPARATORLIMITS1_DSSM1.....	835
DROOPDETECTOR_COMPARATORLIMITS1_L3.....	836
DROOPDETECTOR_COMPARATORLIMITS2_DSSM.....	837
DROOPDETECTOR_COMPARATORLIMITS2_DSSM1.....	838
DROOPDETECTOR_COMPARATORLIMITS2_L3.....	839
DROOPDETECTOR_CONTROL_DSSM.....	840
DROOPDETECTOR_CONTROL_DSSM1.....	843
DROOPDETECTOR_CONTROL_L3.....	846
DSB_BUFRT_CNT.....	849
DSB_CTRL.....	851
DSB_CURRENT_HEAD_PTR.....	855
DSB_HEAD_PTR.....	857
DSB_INTERRUPT.....	859
DSB_MMIOCTRL.....	863



DSB_PF_LN_LOWER	866
DSB_PF_LN_UPPER	868
DSB_PMCTRL_2	870
DSB_PMCTRL	873
DSB_POLLFUNC	875
DSB_POLLMASK	877
DSB_RM_TIMEOUT	879
DSB_RMTIMEOUTREG_CAPTURE	882
DSB_STATUS	884
DSB_TAIL_PTR	889
DSC_PICTURE_PARAMETER_SET_0	891
DSC_PICTURE_PARAMETER_SET_1	895
DSC_PICTURE_PARAMETER_SET_2	897
DSC_PICTURE_PARAMETER_SET_3	899
DSC_PICTURE_PARAMETER_SET_4	901
DSC_PICTURE_PARAMETER_SET_5	903
DSC_PICTURE_PARAMETER_SET_6	905
DSC_PICTURE_PARAMETER_SET_7	907
DSC_PICTURE_PARAMETER_SET_8	909
DSC_PICTURE_PARAMETER_SET_9	911
DSC_PICTURE_PARAMETER_SET_10	913
DSC_PICTURE_PARAMETER_SET_11	915
DSC_PICTURE_PARAMETER_SET_12	917
DSC_PICTURE_PARAMETER_SET_13	919
DSC_PICTURE_PARAMETER_SET_14	921
DSC_PICTURE_PARAMETER_SET_15	923
DSC_PICTURE_PARAMETER_SET_16	925
DSC_RC_BUF_THRESH_0	927
DSC_RC_BUF_THRESH_1	929
DSC_RC_RANGE_PARAMETERS_0	931
DSC_RC_RANGE_PARAMETERS_1	933
DSC_RC_RANGE_PARAMETERS_2	935
DSC_RC_RANGE_PARAMETERS_3	937
DSI_CALIB_TO	939

DSI_CLK_TIMING_PARAM	941
DSI_CMD_FRMCTL.....	944
DSI_CMD_RXCTL.....	949
DSI_CMD_RXHDR.....	952
DSI_CMD_RXPYLD	953
DSI_CMD_TXCTL.....	954
DSI_CMD_TXHDR	956
DSI_CMD_TXPYLD	959
DSI_DATA_TIMING_PARAM.....	960
DSI_ESC_CLK_DIV.....	963
DSI_HTX_TO	965
DSI_INTER_IDENT_REG	966
DSI_INTER_MSK_REG	970
DSI_IO_MODECTL.....	976
DSI_LP_MSG.....	978
DSI_LRX_H_TO	981
DSI_PWAIT_TO.....	982
DSI_T_INIT_PRIMARY.....	983
DSI_T_WAKEUP.....	984
DSI_TA_TO.....	985
DSI_TRIG_TX_TIME	986
DS Invocation Counter	987
DS Invocation Counter per Slice	988
DSMBASE.....	989
DSSM	990
Dummy Context Save Register.....	993
EDRAMCAP	994
EMRR Mask LSB.....	995
EMRR Mask MSB.....	996
Encoded row max QP vector	997
Engine based flush request register	1006
Error Identity Register.....	1008
Error Mask Register	1011
Error Status Register.....	1014



EU_GRF_CLEAR.....	1017
EUP1 BONUS2 Reg.....	1018
EUP1 BONUS11 Reg.....	1020
EUP2 BONUS1 Reg.....	1022
EUP2 BONUS2 Reg.....	1024
EUP 2 Power Down FSM control register with lock.....	1026
EUP 2 Power on FSM control register with lock.....	1029
EUP3 BONUS1 Reg.....	1031
EUP3 BONUS2 Reg.....	1033
EU PAIR 1 PFET control register with lock	1035
EU PAIR 1 Power Context Save request	1037
EU PAIR 1 Power Down FSM control register with lock.....	1038
EU PAIR 1 Power Gate Control Request	1041
EU PAIR 1 Power on FSM control register with lock	1042
EU PAIR 2 PGFET control register with lock	1044
EU PAIR 2 Power Context Save request	1046
EU PAIR 2 Power Gate Control Request.....	1047
EU PAIR 3 PGFET control register with lock	1048
EU PAIR 3 Power Context Save request	1050
EU PAIR 3 Power Down FSM control register with lock.....	1051
EU PAIR 3 Power Gate Control Request	1054
EU PAIR 3 Power on FSM control register with lock	1055
Exec-List Context Offset.....	1057
Execlist Control Register	1060
Execlist Status.....	1063
Execlist Submission Queue Contents.....	1067
Execlist Submit Port Register	1071
Execute Condition Code Register.....	1073
Execution Queue Element Mask.....	1076
FAULT_TLB_RD_DATA1 Register	1079
FBC_CFB_BASE	1080
FBC_CTL.....	1081
FBC_RT_BASE_ADDR_REGISTER.....	1084
FBC_RT_BASE_ADDR_REGISTER_UPPER.....	1085

FBC LLC Config Read Control Register	1086
Fence Control Register	1087
FF Performance	1089
First MGSR read done.....	1091
First VF Offset.....	1093
FIX BONUS1 Reg	1094
FIX BONUS2 Reg	1096
FIX PGFET control register with lock	1098
Fix Power Context Save request	1100
FIX Power Down FSM control register with lock	1101
Fix Power Gate Control Request	1104
FIX Power on FSM control register with lock.....	1105
Flat CCS Base Address	1107
Flat CCS Base Address Pointer.....	1108
Flexible EU Event Control 0.....	1109
Flexible EU Event Control 1.....	1111
Flexible EU Event Control 2.....	1113
Flexible EU Event Control 3.....	1115
Flexible EU Event Control 4.....	1117
Flexible EU Event Control 5.....	1119
Flexible EU Event Control 6.....	1121
FLT_RPT0.....	1123
FLT_RPT1	1124
FLT_RPT2	1125
FLT_RPT3	1126
FORCE_TO_NONPRIV	1127
FUSA_IOSF_PARITY_CNTRL.....	1160
FUSE_STATUS.....	1164
Fuse4.....	1167
GAC_GAM Arbitration Counters Register 0	1170
GAC_GAM Arbitration Counters Register 1	1171
GAC_GAM RO Arbitration Register 0.....	1172
GAC_GAM RO Arbitration Register 1.....	1173
GAC_GAM RO Arbitration Register 2.....	1174



GAC_GAM RO Arbitration Register 3	1175
GAMMA_MODE	1176
Gang Timer Register	1180
Gated Clock Counter for DFR Testability	1182
General Purpose Register	1183
GFC LTISEQ Flush Command Packet	1188
GFXBDF	1192
GGTT Pinned Range Base Register	1194
GGTT Pinned Range Limit Register	1195
Global MicroController Status	1196
Global System Interrupt Routine	1197
GMBUS0	1198
GMBUS1	1200
GMBUS2	1203
GMBUS3	1206
GMBUS4	1207
GMBUS5	1208
GMCH Graphics Control	1209
GPGPU Dispatch Dimension X	1212
GPGPU Dispatch Dimension Y	1213
GPGPU Dispatch Dimension Z	1214
GPIO_CTL	1215
GP Thread Time	1218
Graphics Device Reset Control	1219
Graphics Primary Interrupt	1225
Graphics Mode Register	1227
Graphics System Event	1233
Graphics Translation Table Memory Mapped Range Address	1234
Graphics Virtual Primary Interrupt	1236
GSCPowerGoodDelay	1238
GS Invocation Counter	1239
GS Invocation Counter per Slice	1240
GSI Power Good Delay	1241
GSMBASE	1242

GSMBASEREM1	1243
GSMBASEREM2	1244
GSMBASEREM3	1245
GS Primitives Counter	1246
GS Primitives Counter per Slice.....	1247
GT_FLUSH_BCLD_ACK.....	1248
GT_RELOAD_FLUSH.....	1249
GTACK	1250
GTC_CTL	1252
GTC_DDA_M.....	1253
GTC_DDA_N	1254
GTC_IIR.....	1255
GTC_IMR.....	1256
GTC_LIVE	1257
GTC_PORT_CTL	1258
GTC_PORT_MISC.....	1261
GTC_PORT_TX_CURR.....	1263
GTC_PORT_TX_PREV	1265
GT C6 Entry TSC LSB	1267
GT C6 Entry TSC MSB.....	1268
GT C6 Residency LSB	1269
GT C6 Residency MSB.....	1270
GT Correctable Err Status Register	1271
GTDRIVER_MAILBOX_DATA1	1273
GTDRIVER_MAILBOX_INTERFACE	1274
GTDRIVER_P2G_EVENTS.....	1275
GT Engine Interrupt Enable	1276
GT Engine Interrupt Mask.....	1278
GT Fatal Err Status Register	1280
GT Function Level Reset Control Message.....	1283
GTICP BONUS1 Reg	1284
GTICP BONUS2 Reg	1286
GT Interrupt DW0	1288
GT Interrupt DW1	1290



GT Interrupt Identity	1291
GT Interrupt IIR Selector	1292
GTI PGFET control register with lock.....	1293
GTI Power Gate Control Request	1296
GT Mode Register	1297
GT Non Fatal Err Status Register.....	1300
GTPO Triggering Block 1 Mask A.....	1301
GTPO Triggering Block 1 Mask B.....	1302
GTPO Triggering Block 1 Match A.....	1303
GTPO Triggering Block 1 Match B	1304
GTPO Triggering Block Mode Enable	1305
GTSCRATCH	1306
GTSP	1307
GT Speculative License Request	1308
GT Virtual Function Engine Interrupt Enable.....	1310
GT Virtual Function Engine Interrupt Mask.....	1312
GT Virtual Function IIR Selector.....	1317
GT Virtual Function Interrupt DW0	1319
GT Virtual Function Interrupt DW1	1322
GT Virtual Function Interrupt Identity	1324
GUC_HOST_INTR_IIR.....	1326
GuC DMA Interrupt Input	1327
GuC Doorbell Group 0 Interrupt Status	1328
GuC Doorbell Group 1 Interrupt Status	1329
GuC Doorbell Group 2 Interrupt Status	1330
GuC Doorbell Group 3 Interrupt Status	1331
GuC Doorbell Group 4 Interrupt Status	1332
GuC Doorbell Group 5 Interrupt Status	1333
GuC Doorbell Group 6 Interrupt Status	1334
GuC Doorbell Group 7 Interrupt Status	1335
GuC Engine Interrupt Mask	1336
Guc GT Interrupt DW1.....	1337
GuC Host Interrupt Interrupt Input 0.....	1338
GuC Host Interrupt Mask 0.....	1339

GuC Host Interrupt Mask 1	1340
GuC Host Interrupt Enable 0	1341
GuC Host Interrupt Enable 1	1342
GuC Interrupt IIR Selector	1343
Guc Peek Register 0	1344
Guc Peek Register 1	1350
Guc Peek Register 2	1356
Guc Peek Register 3	1362
Guc Peek Register 4	1368
Guc Peek Register 5	1374
Guc Peek Register 6	1380
Guc Peek Register 7	1386
GuC PM Time Stamp Counter 0	1392
GuC PM Time Stamp Counter 1	1393
GUC Second Level Interrupt Pending Status 0	1394
GUC Second Level Interrupt Pending Status 1	1397
GU Misc Interrupt Definition	1401
Hardware Status Mask Register	1405
Hardware Status Page Address Register	1408
HCP Bitstream Output Minimal Size Padding Count Report Register	1411
HCP CABAC Status	1412
HCP Decode Status	1415
HCP Frame BitStream BIN Count	1417
HCP Image Status Control	1418
HCP Image Status Mask	1420
HCP Last Position	1421
HCP Picture Checksum cldx0	1423
HCP Picture Checksum cldx1	1425
HCP Picture Checksum cldx2	1427
HCP PMU Status	1429
HCP Power Context Save request	1431
HCP Power Down FSM control register with lock	1432
HCP Power Gate Control Request	1434
HCP Qp Status Count	1435



HCP Reported Bitstream Output Byte Count with header per Frame Register.....	1436
HCP Reported Bitstream Output CABAC Bin Count Register	1437
HCP SLICE COUNT	1438
HCP Unit Done	1439
HDPORT_STATE.....	1443
Header Type	1447
Head pointer update	1448
HEVC Local APIC Retry Vector.....	1450
HIP_INDEX_REG0.....	1451
HIP_INDEX_REG1	1452
HOTPLUG_CTL	1453
HS Invocation Counter	1458
HS Invocation Counter per Slice	1459
IA Vertices Count	1460
Idle Switch Delay.....	1461
Indirect Context Offset Pointer	1464
Indirect Context Pointer.....	1467
infcv Vdbox unit Level Clock Gating override during rstflow.....	1471
INF Power Context Save request.....	1472
INF unit Level Clock Gating Control 9560.....	1473
Instruction Parser Mode Register	1479
Interrupt Line.....	1483
Interrupt Mask and Enable Register	1484
Interrupt Pin	1487
Interrupt Pin Assignment 0	1488
Interrupt Pin Assignment 1	1490
Interrupt Pin Assignment 2	1492
Interrupt Pin Assignment 3	1493
Interrupt Pin Assignment 4	1494
Interrupt Source Report Pointer	1495
Interrupt Status Report Pointer	1498
IO_REG_DIDT_GTFS2CPMA_FUSE0	1501
IO_REG_DIDT_GTFS2CPMA_FUSE1	1502
IO_REG_DIDT_GTFS2CPMA_FUSE2	1503

IO_REG_DIDT_GTFS2CPMA_FUSE3	1504
IO_REG_DIDT_GTFS2CPMA_FUSE4	1505
IO_REG_DIDT_GTFS2CPMA_FUSE5	1506
IO_REG_DIDT_GTFS2CPMA_FUSE6	1507
IO_REG_DIDT_GTFS2CPMA_FUSE7	1508
IO_REG_DIDT_GTFS2CPMA_FUSE8	1509
IO_REG_DIDT_GTFS2CPMA_FUSE9	1510
IO_REG_DIDT_GTFS2CPMA_FUSE10	1511
IO_REG_DIDT_GTFS2CPMA_FUSE11	1512
IO_REG_DIDT_GTFS2CPMA_FUSE12	1513
IO_REG_DIDT_GTFS2CPMA_FUSE13	1514
IO_REG_DIDT_GTFS2CPMA_FUSE14	1515
IO_REG_DIDT_GTFS2CPMA_FUSE15	1516
IO_REG_DIDT_GTFS2CPMA_FUSE16	1517
IO_REG_DIDT_GTFS2CPMA_FUSE17	1518
IO_REG_DIDT_GTFS2CPMA_FUSE18	1519
IO_REG_DIDT_GTFS2CPMA_FUSE19	1520
IO_REG_DIDT_GTFS2CPMA_FUSE20	1521
IO_REG_DIDT_GTFS2CPMA_FUSE21	1522
IO_REG_DIDT_GTFS2CPMA_FUSE22	1523
IO_REG_DIDT_GTFS2CPMA_FUSE23	1524
IO_REG_DIDT_GTFS2CPMA_FUSE24	1525
IO_REG_DIDT_GTFS2CPMA_FUSE25	1526
IO_REG_DIDT_GTFS2CPMA_FUSE26	1527
IO_REG_DIDT_GTFS2CPMA_FUSE27	1528
IO_REG_DIDT_GTFS2CPMA_FUSE28	1529
IO_REG_DIDT_GTFS2CPMA_FUSE29	1530
IO_REG_DIDT_GTFS2CPMA_FUSE30	1531
IO_REG_DIDT_GTFS2CPMA_FUSE31	1532
IO_REG_DIDT_GTFS2CPMA_FUSE32	1533
IO_REG_DIDT_GTFS2CPMA_FUSE33	1534
IO_REG_DIDT_GTFS2CPMA_FUSE34	1535
IO_REG_DIDT_GTFS2CPMA_FUSE35	1536
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_0	1537



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_1.....	1538
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_2.....	1539
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_3.....	1540
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_4.....	1541
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_5.....	1542
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_6.....	1543
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_7.....	1544
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_8.....	1545
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_9.....	1546
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_10.....	1547
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_11.....	1548
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_12.....	1549
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_13.....	1550
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_14.....	1551
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_15.....	1552
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_16.....	1553
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_17.....	1554
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_18.....	1555
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_19.....	1556
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_20.....	1557
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_21.....	1558
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_22.....	1559
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_23.....	1560
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_24.....	1561
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_25.....	1562
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_26.....	1563
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_27.....	1564
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_28.....	1565
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_29.....	1566
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_30.....	1567
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_31.....	1568
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_32.....	1569
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_33.....	1570
IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_34.....	1571

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_35.....	1572
IO_REG_DIDT_PERFORMANCE_TRIPPED_MERGED_COUNTER.....	1573
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_0.....	1574
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_1.....	1575
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_2.....	1576
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_3.....	1577
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_4.....	1578
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_5.....	1579
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_6.....	1580
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_7.....	1581
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_8.....	1582
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_9.....	1583
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_10.....	1584
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_11.....	1585
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_12.....	1586
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_13.....	1587
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_14.....	1588
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_15.....	1589
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_16.....	1590
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_17.....	1591
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_18.....	1592
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_19.....	1593
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_20.....	1594
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_21.....	1595
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_22.....	1596
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_23.....	1597
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_24.....	1598
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_25.....	1599
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_26.....	1600
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_27.....	1601
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_28.....	1602
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_29.....	1603
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_30.....	1604
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_31.....	1605



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_32	1606
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_33	1607
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_34	1608
IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_35	1609
IO_REG_DIDT_PERFORMANCE_VIOLATION_MERGED_COUNTER	1610
IOMMU_DEFEATURE_CAPECAPDIS	1611
IOMMU_DEFEATURE_MISCDIS	1617
IOMMU_DEFEATURE_MISCDIS2	1620
IOMMU_DEFEATURE_MISCDIS3	1624
IOMMU_DEFEATURE_PWRDNOVRD	1625
IOMMU_DEFEATURE_PWSWTRDIS	1629
IOMMU_DEFEATURE_TLBDIS	1631
Jump Location	1632
KVMR_SPR_COLOR_CTL	1633

Ack CFN to GT is blocked

CFN_PD_CTRL_ACK - Ack CFN to GT is blocked						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
_Custom_GTIReset:	BUS					
Address:	08078h					
DWord	Bit	Description				
0	31:16	Mask Bits				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Mask bits apply to [15:0] of same register. If mask is set to 1, corresponding bit in [15:0] is written. If mask is set to 0, corresponding bit in [15:0] is unaffected.</p>	Access:	RO		
	Access:	RO				
15:1	Reserved					
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	0	MERT Unblock ACK				
		<table border="1"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>Acknowledge that CFN to GT has been blocked. Unblock Ack (1) or block Ack (0)</p>	Access:	R/WC		
		Access:	R/WC			
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Block Acked [Default]</td> </tr> <tr> <td>1b</td> <td>UnBlocked Acked</td> </tr> </tbody> </table>	Value	Name	0b	Block Acked [Default]
Value	Name					
0b	Block Acked [Default]					
1b	UnBlocked Acked					



Active Doorbell Register 0

DRB0ACT - Active Doorbell Register 0						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	01900h					
DWord	Bit	Description				
0	31	Doorbell #(0*32+31) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(0*32+31) has been rung.	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
	30	Doorbell #(0*32+30) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(0*32+30) has been rung.	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
29	Doorbell #(0*32+29) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(0*32+29) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
28	Doorbell #(0*32+28) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(0*32+28) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
27	Doorbell #(0*32+27) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(0*32+27) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
26	Doorbell #(0*32+26) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(0*32+26) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					

DRB0ACT - Active Doorbell Register 0

	25	Doorbell #(0*32+25) Active	Access:	RO
			_Custom_GTIRreset:	BUS
		Doorbell #(0*32+25) has been rung.		
	24	Doorbell #(0*32+24) Active	Access:	RO
			_Custom_GTIRreset:	BUS
		Doorbell #(0*32+24) has been rung.		
	23	Doorbell #(0*32+23) Active	Access:	RO
			_Custom_GTIRreset:	BUS
	Doorbell #(0*32+23) has been rung.			
22	Doorbell #(0*32+22) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(0*32+22) has been rung.			
21	Doorbell #(0*32+21) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(0*32+21) has been rung.			
20	Doorbell #(0*32+20) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(0*32+20) has been rung.			
19	Doorbell #(0*32+19) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(0*32+19) has been rung.			
18	Doorbell #(0*32+18) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(0*32+18) has been rung.			

DRB0ACT - Active Doorbell Register 0

	17	Doorbell #(0*32+17) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(0*32+17) has been rung.	
	16	Doorbell #(0*32+16) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(0*32+16) has been rung.	
15	Doorbell #(0*32+15) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(0*32+15) has been rung.		
14	Doorbell #(0*32+14) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(0*32+14) has been rung.		
13	Doorbell #(0*32+13) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(0*32+13) has been rung.		
12	Doorbell #(0*32+12) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(0*32+12) has been rung.		
11	Doorbell #(0*32+11) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(0*32+11) has been rung.		
10	Doorbell #(0*32+10) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(0*32+10) has been rung.		

DRB0ACT - Active Doorbell Register 0

	9	Doorbell #(0*32+9) Active	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Doorbell #(0*32+9) has been rung.	
	8	Doorbell #(0*32+8) Active	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Doorbell #(0*32+8) has been rung.	
7	Doorbell #(0*32+7) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(0*32+7) has been rung.		
6	Doorbell #(0*32+6) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(0*32+6) has been rung.		
5	Doorbell #(0*32+5) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(0*32+5) has been rung.		
4	Doorbell #(0*32+4) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(0*32+4) has been rung.		
3	Doorbell #(0*32+3) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(0*32+3) has been rung.		
2	Doorbell #(0*32+2) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(0*32+2) has been rung.		



DRB0ACT - Active Doorbell Register 0		
	1	Doorbell #(0*32+1) Active
		Access: RO
		_Custom_GTIReset: BUS
	Doorbell #(0*32+1) has been rung.	
	0	Doorbell #(0*32+0) Active
		Access: RO
_Custom_GTIReset: BUS		
Doorbell #(0*32+0) has been rung.		

Active Doorbell Register 1

DRB1ACT - Active Doorbell Register 1						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	01904h					
DWord	Bit	Description				
0	31	Doorbell #(1*32+31) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(1*32+31) has been rung.	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
	30	Doorbell #(1*32+30) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(1*32+30) has been rung.	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
29	Doorbell #(1*32+29) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(1*32+29) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
28	Doorbell #(1*32+28) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(1*32+28) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
27	Doorbell #(1*32+27) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(1*32+27) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
26	Doorbell #(1*32+26) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(1*32+26) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
25	Doorbell #(1*32+25) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(1*32+25) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					

DRB1ACT - Active Doorbell Register 1

		Doorbell #(1*32+25) has been rung.	
24	Doorbell #(1*32+24) Active	Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(1*32+24) has been rung.	
23	Doorbell #(1*32+23) Active	Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(1*32+23) has been rung.	
22	Doorbell #(1*32+22) Active	Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(1*32+22) has been rung.	
21	Doorbell #(1*32+21) Active	Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(1*32+21) has been rung.	
20	Doorbell #(1*32+20) Active	Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(1*32+20) has been rung.	
19	Doorbell #(1*32+19) Active	Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(1*32+19) has been rung.	
18	Doorbell #(1*32+18) Active	Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(1*32+18) has been rung.	

DRB1ACT - Active Doorbell Register 1

	17	Doorbell #(1*32+17) Active	Access:	RO
			_Custom_GTIRreset:	BUS
		Doorbell #(1*32+17) has been rung.		
	16	Doorbell #(1*32+16) Active	Access:	RO
			_Custom_GTIRreset:	BUS
		Doorbell #(1*32+16) has been rung.		
	15	Doorbell #(1*32+15) Active	Access:	RO
			_Custom_GTIRreset:	BUS
	Doorbell #(1*32+15) has been rung.			
14	Doorbell #(1*32+14) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(1*32+14) has been rung.			
13	Doorbell #(1*32+13) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(1*32+13) has been rung.			
12	Doorbell #(1*32+12) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(1*32+12) has been rung.			
11	Doorbell #(1*32+11) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(1*32+11) has been rung.			
10	Doorbell #(1*32+10) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(1*32+10) has been rung.			

DRB1ACT - Active Doorbell Register 1

	9	Doorbell #(1*32+9) Active	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Doorbell #(1*32+9) has been rung.	
	8	Doorbell #(1*32+8) Active	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Doorbell #(1*32+8) has been rung.	
7	Doorbell #(1*32+7) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(1*32+7) has been rung.		
6	Doorbell #(1*32+6) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(1*32+6) has been rung.		
5	Doorbell #(1*32+5) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(1*32+5) has been rung.		
4	Doorbell #(1*32+4) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(1*32+4) has been rung.		
3	Doorbell #(1*32+3) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(1*32+3) has been rung.		
2	Doorbell #(1*32+2) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(1*32+2) has been rung.		

DRB1ACT - Active Doorbell Register 1		
	1	Doorbell #(1*32+1) Active
		Access: RO
		_Custom_GTIReset: BUS
	Doorbell #(1*32+1) has been rung.	
	0	Doorbell #(1*32+0) Active
		Access: RO
_Custom_GTIReset: BUS		
Doorbell #(1*32+0) has been rung.		



Active Doorbell Register 2

DRB2ACT - Active Doorbell Register 2						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	01908h					
DWord	Bit	Description				
0	31	Doorbell #(2*32+31) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(2*32+31) has been rung.	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
	30	Doorbell #(2*32+30) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(2*32+30) has been rung.	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
29	Doorbell #(2*32+29) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(2*32+29) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
28	Doorbell #(2*32+28) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(2*32+28) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
27	Doorbell #(2*32+27) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(2*32+27) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
26	Doorbell #(2*32+26) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(2*32+26) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					

DRB2ACT - Active Doorbell Register 2

	25	Doorbell #(2*32+25) Active	Access:	RO
			_Custom_GTIRreset:	BUS
		Doorbell #(2*32+25) has been rung.		
	24	Doorbell #(2*32+24) Active	Access:	RO
			_Custom_GTIRreset:	BUS
		Doorbell #(2*32+24) has been rung.		
	23	Doorbell #(2*32+23) Active	Access:	RO
			_Custom_GTIRreset:	BUS
	Doorbell #(2*32+23) has been rung.			
22	Doorbell #(2*32+22) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+22) has been rung.			
21	Doorbell #(2*32+21) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+21) has been rung.			
20	Doorbell #(2*32+20) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+20) has been rung.			
19	Doorbell #(2*32+19) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+19) has been rung.			
18	Doorbell #(2*32+18) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+18) has been rung.			

DRB2ACT - Active Doorbell Register 2

	17	Doorbell #(2*32+17) Active	Access:	RO
			_Custom_GTIRreset:	BUS
		Doorbell #(2*32+17) has been rung.		
	16	Doorbell #(2*32+16) Active	Access:	RO
			_Custom_GTIRreset:	BUS
		Doorbell #(2*32+16) has been rung.		
	15	Doorbell #(2*32+15) Active	Access:	RO
			_Custom_GTIRreset:	BUS
	Doorbell #(2*32+15) has been rung.			
14	Doorbell #(2*32+14) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+14) has been rung.			
13	Doorbell #(2*32+13) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+13) has been rung.			
12	Doorbell #(2*32+12) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+12) has been rung.			
11	Doorbell #(2*32+11) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+11) has been rung.			
10	Doorbell #(2*32+10) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+10) has been rung.			

DRB2ACT - Active Doorbell Register 2

	9	Doorbell #(2*32+9) Active	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Doorbell #(2*32+9) has been rung.	
	8	Doorbell #(2*32+8) Active	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Doorbell #(2*32+8) has been rung.	
7	Doorbell #(2*32+7) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+7) has been rung.		
6	Doorbell #(2*32+6) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+6) has been rung.		
5	Doorbell #(2*32+5) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+5) has been rung.		
4	Doorbell #(2*32+4) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+4) has been rung.		
3	Doorbell #(2*32+3) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+3) has been rung.		
2	Doorbell #(2*32+2) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(2*32+2) has been rung.		

DRB2ACT - Active Doorbell Register 2		
	1	Doorbell #(2*32+1) Active
		Access: RO
		_Custom_GTIReset: BUS
	Doorbell #(2*32+1) has been rung.	
	0	Doorbell #(2*32+0) Active
		Access: RO
_Custom_GTIReset: BUS		
Doorbell #(2*32+0) has been rung.		

Active Doorbell Register 3

DRB3ACT - Active Doorbell Register 3						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	0190Ch					
DWord	Bit	Description				
0	31	Doorbell #(3*32+31) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> Doorbell #(3*32+31) has been rung.	Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO				
	_Custom_GTIRreset:	BUS				
	30	Doorbell #(3*32+30) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> Doorbell #(3*32+30) has been rung.	Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO				
	_Custom_GTIRreset:	BUS				
29	Doorbell #(3*32+29) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> Doorbell #(3*32+29) has been rung.	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO					
_Custom_GTIRreset:	BUS					
28	Doorbell #(3*32+28) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> Doorbell #(3*32+28) has been rung.	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO					
_Custom_GTIRreset:	BUS					
27	Doorbell #(3*32+27) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> Doorbell #(3*32+27) has been rung.	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO					
_Custom_GTIRreset:	BUS					
26	Doorbell #(3*32+26) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> Doorbell #(3*32+26) has been rung.	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO					
_Custom_GTIRreset:	BUS					

DRB3ACT - Active Doorbell Register 3

	25	Doorbell #(3*32+25) Active	Access:	RO
			_Custom_GTIRreset:	BUS
		Doorbell #(3*32+25) has been rung.		
	24	Doorbell #(3*32+24) Active	Access:	RO
			_Custom_GTIRreset:	BUS
		Doorbell #(3*32+24) has been rung.		
	23	Doorbell #(3*32+23) Active	Access:	RO
			_Custom_GTIRreset:	BUS
	Doorbell #(3*32+23) has been rung.			
22	Doorbell #(3*32+22) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(3*32+22) has been rung.			
21	Doorbell #(3*32+21) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(3*32+21) has been rung.			
20	Doorbell #(3*32+20) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(3*32+20) has been rung.			
19	Doorbell #(3*32+19) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(3*32+19) has been rung.			
18	Doorbell #(3*32+18) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(3*32+18) has been rung.			

DRB3ACT - Active Doorbell Register 3

	17	Doorbell #(3*32+17) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(3*32+17) has been rung.	
	16	Doorbell #(3*32+16) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(3*32+16) has been rung.	
15	Doorbell #(3*32+15) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(3*32+15) has been rung.		
14	Doorbell #(3*32+14) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(3*32+14) has been rung.		
13	Doorbell #(3*32+13) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(3*32+13) has been rung.		
12	Doorbell #(3*32+12) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(3*32+12) has been rung.		
11	Doorbell #(3*32+11) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(3*32+11) has been rung.		
10	Doorbell #(3*32+10) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(3*32+10) has been rung.		

DRB3ACT - Active Doorbell Register 3

	9	Doorbell #(3*32+9) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
	Doorbell #(3*32+9) has been rung.		
	8	Doorbell #(3*32+8) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
	Doorbell #(3*32+8) has been rung.		
7	Doorbell #(3*32+7) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(3*32+7) has been rung.			
6	Doorbell #(3*32+6) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(3*32+6) has been rung.			
5	Doorbell #(3*32+5) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(3*32+5) has been rung.			
4	Doorbell #(3*32+4) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(3*32+4) has been rung.			
3	Doorbell #(3*32+3) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(3*32+3) has been rung.			
2	Doorbell #(3*32+2) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(3*32+2) has been rung.			

DRB3ACT - Active Doorbell Register 3

	1	Doorbell #(3*32+1) Active	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Doorbell #(3*32+1) has been rung.	
	0	Doorbell #(3*32+0) Active	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Doorbell #(3*32+0) has been rung.	



Active Doorbell Register 4

DRB4ACT - Active Doorbell Register 4						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	01910h					
DWord	Bit	Description				
0	31	Doorbell #(4*32+31) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(4*32+31) has been rung.	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
	30	Doorbell #(4*32+30) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(4*32+30) has been rung.	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
29	Doorbell #(4*32+29) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(4*32+29) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
28	Doorbell #(4*32+28) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(4*32+28) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
27	Doorbell #(4*32+27) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(4*32+27) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
26	Doorbell #(4*32+26) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(4*32+26) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					

DRB4ACT - Active Doorbell Register 4

	25	Doorbell #(4*32+25) Active	Access:	RO
			_Custom_GTIReset:	BUS
		Doorbell #(4*32+25) has been rung.		
	24	Doorbell #(4*32+24) Active	Access:	RO
			_Custom_GTIReset:	BUS
		Doorbell #(4*32+24) has been rung.		
	23	Doorbell #(4*32+23) Active	Access:	RO
			_Custom_GTIReset:	BUS
	Doorbell #(4*32+23) has been rung.			
22	Doorbell #(4*32+22) Active	Access:	RO	
		_Custom_GTIReset:	BUS	
	Doorbell #(4*32+22) has been rung.			
21	Doorbell #(4*32+21) Active	Access:	RO	
		_Custom_GTIReset:	BUS	
	Doorbell #(4*32+21) has been rung.			
20	Doorbell #(4*32+20) Active	Access:	RO	
		_Custom_GTIReset:	BUS	
	Doorbell #(4*32+20) has been rung.			
19	Doorbell #(4*32+19) Active	Access:	RO	
		_Custom_GTIReset:	BUS	
	Doorbell #(4*32+19) has been rung.			
18	Doorbell #(4*32+18) Active	Access:	RO	
		_Custom_GTIReset:	BUS	
	Doorbell #(4*32+18) has been rung.			

DRB4ACT - Active Doorbell Register 4

	17	Doorbell #(4*32+17) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
	Doorbell #(4*32+17) has been rung.		
	16	Doorbell #(4*32+16) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
	Doorbell #(4*32+16) has been rung.		
15	Doorbell #(4*32+15) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(4*32+15) has been rung.			
14	Doorbell #(4*32+14) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(4*32+14) has been rung.			
13	Doorbell #(4*32+13) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(4*32+13) has been rung.			
12	Doorbell #(4*32+12) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(4*32+12) has been rung.			
11	Doorbell #(4*32+11) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(4*32+11) has been rung.			
10	Doorbell #(4*32+10) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(4*32+10) has been rung.			

DRB4ACT - Active Doorbell Register 4

	9	Doorbell #(4*32+9) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(4*32+9) has been rung.	
	8	Doorbell #(4*32+8) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(4*32+8) has been rung.	
7	Doorbell #(4*32+7) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(4*32+7) has been rung.		
6	Doorbell #(4*32+6) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(4*32+6) has been rung.		
5	Doorbell #(4*32+5) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(4*32+5) has been rung.		
4	Doorbell #(4*32+4) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(4*32+4) has been rung.		
3	Doorbell #(4*32+3) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(4*32+3) has been rung.		
2	Doorbell #(4*32+2) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(4*32+2) has been rung.		

DRB4ACT - Active Doorbell Register 4		
	1	Doorbell #(4*32+1) Active
		Access: RO
		_Custom_GTIRReset: BUS
	Doorbell #(4*32+1) has been rung.	
	0	Doorbell #(4*32+0) Active
		Access: RO
_Custom_GTIRReset: BUS		
Doorbell #(4*32+0) has been rung.		

Active Doorbell Register 5

DRB5ACT - Active Doorbell Register 5						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	01914h					
DWord	Bit	Description				
0	31	Doorbell #(5*32+31) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(5*32+31) has been rung.	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
	30	Doorbell #(5*32+30) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(5*32+30) has been rung.	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
29	Doorbell #(5*32+29) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(5*32+29) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
28	Doorbell #(5*32+28) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(5*32+28) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
27	Doorbell #(5*32+27) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(5*32+27) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
26	Doorbell #(5*32+26) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(5*32+26) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					

DRB5ACT - Active Doorbell Register 5

	25	Doorbell #(5*32+25) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(5*32+25) has been rung.	
	24	Doorbell #(5*32+24) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(5*32+24) has been rung.	
23	Doorbell #(5*32+23) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(5*32+23) has been rung.		
22	Doorbell #(5*32+22) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(5*32+22) has been rung.		
21	Doorbell #(5*32+21) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(5*32+21) has been rung.		
20	Doorbell #(5*32+20) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(5*32+20) has been rung.		
19	Doorbell #(5*32+19) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(5*32+19) has been rung.		
18	Doorbell #(5*32+18) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(5*32+18) has been rung.		

DRB5ACT - Active Doorbell Register 5

	17	Doorbell #(5*32+17) Active	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Doorbell #(5*32+17) has been rung.	
	16	Doorbell #(5*32+16) Active	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Doorbell #(5*32+16) has been rung.	
15	Doorbell #(5*32+15) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(5*32+15) has been rung.		
14	Doorbell #(5*32+14) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(5*32+14) has been rung.		
13	Doorbell #(5*32+13) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(5*32+13) has been rung.		
12	Doorbell #(5*32+12) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(5*32+12) has been rung.		
11	Doorbell #(5*32+11) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(5*32+11) has been rung.		
10	Doorbell #(5*32+10) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(5*32+10) has been rung.		

DRB5ACT - Active Doorbell Register 5

	9	Doorbell #(5*32+9) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(5*32+9) has been rung.	
	8	Doorbell #(5*32+8) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(5*32+8) has been rung.	
7	Doorbell #(5*32+7) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(5*32+7) has been rung.		
6	Doorbell #(5*32+6) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(5*32+6) has been rung.		
5	Doorbell #(5*32+5) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(5*32+5) has been rung.		
4	Doorbell #(5*32+4) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(5*32+4) has been rung.		
3	Doorbell #(5*32+3) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(5*32+3) has been rung.		
2	Doorbell #(5*32+2) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(5*32+2) has been rung.		

DRB5ACT - Active Doorbell Register 5		
	1	Doorbell #(5*32+1) Active
		Access: RO
		_Custom_GTIReset: BUS
	Doorbell #(5*32+1) has been rung.	
	0	Doorbell #(5*32+0) Active
		Access: RO
_Custom_GTIReset: BUS		
Doorbell #(5*32+0) has been rung.		



Active Doorbell Register 6

DRB6ACT - Active Doorbell Register 6						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	01918h					
DWord	Bit	Description				
0	31	Doorbell #(6*32+31) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(6*32+31) has been rung.	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
	30	Doorbell #(6*32+30) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(6*32+30) has been rung.	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
29	Doorbell #(6*32+29) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(6*32+29) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
28	Doorbell #(6*32+28) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(6*32+28) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
27	Doorbell #(6*32+27) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(6*32+27) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
26	Doorbell #(6*32+26) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(6*32+26) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					

DRB6ACT - Active Doorbell Register 6

	25	Doorbell #(6*32+25) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(6*32+25) has been rung.	
	24	Doorbell #(6*32+24) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(6*32+24) has been rung.	
23	Doorbell #(6*32+23) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(6*32+23) has been rung.		
22	Doorbell #(6*32+22) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(6*32+22) has been rung.		
21	Doorbell #(6*32+21) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(6*32+21) has been rung.		
20	Doorbell #(6*32+20) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(6*32+20) has been rung.		
19	Doorbell #(6*32+19) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(6*32+19) has been rung.		
18	Doorbell #(6*32+18) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(6*32+18) has been rung.		

DRB6ACT - Active Doorbell Register 6

	17	Doorbell #(6*32+17) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(6*32+17) has been rung.	
	16	Doorbell #(6*32+16) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(6*32+16) has been rung.	
15	Doorbell #(6*32+15) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(6*32+15) has been rung.		
14	Doorbell #(6*32+14) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(6*32+14) has been rung.		
13	Doorbell #(6*32+13) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(6*32+13) has been rung.		
12	Doorbell #(6*32+12) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(6*32+12) has been rung.		
11	Doorbell #(6*32+11) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(6*32+11) has been rung.		
10	Doorbell #(6*32+10) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(6*32+10) has been rung.		

DRB6ACT - Active Doorbell Register 6

	9	Doorbell #(6*32+9) Active	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Doorbell #(6*32+9) has been rung.	
	8	Doorbell #(6*32+8) Active	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Doorbell #(6*32+8) has been rung.	
7	Doorbell #(6*32+7) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(6*32+7) has been rung.		
6	Doorbell #(6*32+6) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(6*32+6) has been rung.		
5	Doorbell #(6*32+5) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(6*32+5) has been rung.		
4	Doorbell #(6*32+4) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(6*32+4) has been rung.		
3	Doorbell #(6*32+3) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(6*32+3) has been rung.		
2	Doorbell #(6*32+2) Active		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	Doorbell #(6*32+2) has been rung.		

DRB6ACT - Active Doorbell Register 6		
	1	Doorbell #(6*32+1) Active
		Access: RO
		_Custom_GTIReset: BUS
	Doorbell #(6*32+1) has been rung.	
	0	Doorbell #(6*32+0) Active
		Access: RO
_Custom_GTIReset: BUS		
Doorbell #(6*32+0) has been rung.		

Active Doorbell Register 7

DRB7ACT - Active Doorbell Register 7						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	0191Ch					
DWord	Bit	Description				
0	31	Doorbell #(7*32+31) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(7*32+31) has been rung.	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
	30	Doorbell #(7*32+30) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(7*32+30) has been rung.	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
29	Doorbell #(7*32+29) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(7*32+29) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
28	Doorbell #(7*32+28) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(7*32+28) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
27	Doorbell #(7*32+27) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(7*32+27) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
26	Doorbell #(7*32+26) Active <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Doorbell #(7*32+26) has been rung.	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					

DRB7ACT - Active Doorbell Register 7

	25	Doorbell #(7*32+25) Active	Access:	RO
			_Custom_GTIRreset:	BUS
		Doorbell #(7*32+25) has been rung.		
	24	Doorbell #(7*32+24) Active	Access:	RO
			_Custom_GTIRreset:	BUS
		Doorbell #(7*32+24) has been rung.		
	23	Doorbell #(7*32+23) Active	Access:	RO
			_Custom_GTIRreset:	BUS
	Doorbell #(7*32+23) has been rung.			
22	Doorbell #(7*32+22) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(7*32+22) has been rung.			
21	Doorbell #(7*32+21) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(7*32+21) has been rung.			
20	Doorbell #(7*32+20) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(7*32+20) has been rung.			
19	Doorbell #(7*32+19) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(7*32+19) has been rung.			
18	Doorbell #(7*32+18) Active	Access:	RO	
		_Custom_GTIRreset:	BUS	
	Doorbell #(7*32+18) has been rung.			

DRB7ACT - Active Doorbell Register 7

	17	Doorbell #(7*32+17) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(7*32+17) has been rung.	
	16	Doorbell #(7*32+16) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(7*32+16) has been rung.	
15	Doorbell #(7*32+15) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(7*32+15) has been rung.		
14	Doorbell #(7*32+14) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(7*32+14) has been rung.		
13	Doorbell #(7*32+13) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(7*32+13) has been rung.		
12	Doorbell #(7*32+12) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(7*32+12) has been rung.		
11	Doorbell #(7*32+11) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(7*32+11) has been rung.		
10	Doorbell #(7*32+10) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Doorbell #(7*32+10) has been rung.		

DRB7ACT - Active Doorbell Register 7

	9	Doorbell #(7*32+9) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
	Doorbell #(7*32+9) has been rung.		
	8	Doorbell #(7*32+8) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
	Doorbell #(7*32+8) has been rung.		
7	Doorbell #(7*32+7) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(7*32+7) has been rung.			
6	Doorbell #(7*32+6) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(7*32+6) has been rung.			
5	Doorbell #(7*32+5) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(7*32+5) has been rung.			
4	Doorbell #(7*32+4) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(7*32+4) has been rung.			
3	Doorbell #(7*32+3) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(7*32+3) has been rung.			
2	Doorbell #(7*32+2) Active		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Doorbell #(7*32+2) has been rung.			

DRB7ACT - Active Doorbell Register 7

	1	Doorbell #(7*32+1) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(7*32+1) has been rung.	
	0	Doorbell #(7*32+0) Active	
		Access:	RO
		_Custom_GTIReset:	BUS
		Doorbell #(7*32+0) has been rung.	



Active Head Pointer Register

ACTHD - Active Head Pointer Register	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02074h-02077h
Name:	Active Head Pointer Register
ShortName:	ACTHD_RCSUNIT_CTX
Address:	22074h-22077h
Name:	Active Head Pointer Register
ShortName:	ACTHD_BCSUNIT_CTX
Address:	1C0074h-1C0077h
Name:	Active Head Pointer Register
ShortName:	ACTHD_VCSUNIT0_CTX
Address:	1C4074h-1C4077h
Name:	Active Head Pointer Register
ShortName:	ACTHD_VCSUNIT1_CTX
Address:	1C8074h-1C8077h
Name:	Active Head Pointer Register
ShortName:	ACTHD_VECSUNIT0_CTX
Address:	1D0074h-1D0077h
Name:	Active Head Pointer Register
ShortName:	ACTHD_VCSUNIT2_CTX
Address:	1D4074h-1D4077h
Name:	Active Head Pointer Register
ShortName:	ACTHD_VCSUNIT3_CTX
Address:	1D8074h-1D8077h
Name:	Active Head Pointer Register
ShortName:	ACTHD_VECSUNIT1_CTX
Address:	1E0074h-1E0077h
Name:	Active Head Pointer Register
ShortName:	ACTHD_VCSUNIT4_CTX
Address:	1E4074h-1E4077h
Name:	Active Head Pointer Register
ShortName:	ACTHD_VCSUNIT5_CTX

ACTHD - Active Head Pointer Register						
Address:	1E8074h-1E8077h					
Name:	Active Head Pointer Register					
ShortName:	ACTHD_VECSUNIT2_CTX					
Address:	1F0074h-1F0077h					
Name:	Active Head Pointer Register					
ShortName:	ACTHD_VCSUNIT6_CTX					
Address:	1F4074h-1F4077h					
Name:	Active Head Pointer Register					
ShortName:	ACTHD_VCSUNIT7_CTX					
Address:	1F8074h-1F8077h					
Name:	Active Head Pointer Register					
ShortName:	ACTHD_VECSUNIT3_CTX					
Address:	1A074h-1A077h					
Name:	Active Head Pointer Register					
ShortName:	ACTHD_CCSUNIT0_CTX					
Address:	1C074h-1C077h					
Name:	Active Head Pointer Register					
ShortName:	ACTHD_CCSUNIT1_CTX					
Address:	1E074h-1E077h					
Name:	Active Head Pointer Register					
ShortName:	ACTHD_CCSUNIT2_CTX					
Address:	26074h-26077h					
Name:	Active Head Pointer Register					
ShortName:	ACTHD_CCSUNIT3_CTX					
<p>This register contains the address details of the data dword being parsed by command streamer.</p> <ul style="list-style-type: none"> When the commands are being executed from a batch buffer this register contains the Dword aligned Graphics Memory Address. When the commands are being executed from a ring buffer this register contains the Dword aligned offset in to the ring buffer (offset from Ring Buffer start address). 						
DWord	Bit	Description				
0	31:2	<p>Head Pointer</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:2]</td> </tr> </table> <ul style="list-style-type: none"> When the commands are being executed from a batch buffer this register contains the Dword aligned Graphics Memory Address. When the commands are being executed from a ring buffer this register contains the 	Access:	RO	Format:	GraphicsAddress[31:2]
Access:	RO					
Format:	GraphicsAddress[31:2]					

ACTHD - Active Head Pointer Register		
		Dword aligned offset in to the ring buffer (offset from Ring Buffer start address).
	1:0	Reserved
		Access: RO
		Format: MBZ

Addr Range for ATS Tile1

ATS_TILE1_ADDR_RANGE - Addr Range for ATS Tile1								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
_Custom_GTIReset:	BUS							
<p>Base and Range of Local HBM memory in ATS tile 1. Base and Range is in GBs. The Base address is the device offset address of the Tile base. In the single Tilemode, Tile0 ADDR_RANGE registers must be valid and Tile 1/2/3 ADDR_RANGE registers must be invalid. (See note below for ATS-A step) In the two Tilemode, only TILE0 and TILE1 registers must be programmed to be valid and TILE2 and TILE3 registers must be invalid. In the four Tile ATS mode, all four TILE registers must be programmed to be valid. Note ATS A-step: Single tile mode address range checking is not supported, and for single tile configuration, all four Tile ADDR_RANGE registers must be set to invalid.</p>								
DWord	Bit	Description						
0	31	Local Memory Addr Range Lock1 Access: R/W Lock When this is written as '1', the register gets locked, and only gets unlocked with bus reset.						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>[Default]</td> <td>single tile configuration. Tile1/2/3 registers cannot be programmed.</td> </tr> </tbody> </table>	Value	Name	Description	1b	[Default]	single tile configuration. Tile1/2/3 registers cannot be programmed.
		Value	Name	Description				
		1b	[Default]	single tile configuration. Tile1/2/3 registers cannot be programmed.				
		30:15	Reserved Access: RO Format: MBZ					
14:8	Local Memory Addr Range Default Value: 00b Access: R/W Lock Local Memory range (size) in GBs. Local Memory size of 0 - 127GB is supported at 1GB granularity.							
7:1	Local Memory Addr Base Default Value: 0000000b Access: R/W Lock Local Memory Base address in GBs. Base Address of 0 - 127GB is supported at 1GB granularity.							
0	Valid Default Value: 0 Access: R/W Lock Local Memory Base Address and Range is valid. Range is expected to be non-zero when valid.							



Addr Range for ATS Tile2

ATS_TILE2_ADDR_RANGE - Addr Range for ATS Tile2								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
_Custom_GTIReset:	BUS							
<p>Base and Range of Local HBM memory in ATS tile 2. Base and Range is in GBs. The Base address is the device offset address of the Tile base. In the single Tilemode, Tile0 ADDR_RANGE registers must be valid and Tile 1/2/3 ADDR_RANGE registers must be invalid. (See note below for ATS-A step) In the two Tilemode, only TILE0 and TILE1 registers must be programmed to be valid and TILE2 and TILE3 registers must be invalid. In the four Tile ATS mode, all four TILE registers must be programmed to be valid. Note ATS A-step: Single tile mode address range checking is not supported, and for single tile configuration, all four Tile ADDR_RANGE registers must be set to invalid.</p>								
DWord	Bit	Description						
0	31	Local Memory Addr Range Lock2 Access: R/W Lock When this is written as '1', the register gets locked, and only gets unlocked with bus reset.						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>[Default]</td> <td>single tile configuration. Tile1/2/3 registers cannot be programmed.</td> </tr> </tbody> </table>	Value	Name	Description	1b	[Default]	single tile configuration. Tile1/2/3 registers cannot be programmed.
		Value	Name	Description				
		1b	[Default]	single tile configuration. Tile1/2/3 registers cannot be programmed.				
		30:15	Reserved Access: RO Format: MBZ					
14:8	Local Memory Addr Range Default Value: 00b Access: R/W Lock Local Memory range (size) in GBs. Local Memory size of 0 - 127GB is supported at 1GB granularity.							
7:1	Local Memory Addr Base Default Value: 0000000b Access: R/W Lock Local Memory Base address in GBs. Base Address of 0 - 127GB is supported at 1GB granularity.							
0	Valid Default Value: 0 Access: R/W Lock Local Memory Base Address and Range is valid. Range is expected to be non-zero when valid.							

Addr Range for ATS Tile3

ATS_TILE3_ADDR_RANGE - Addr Range for ATS Tile3							
Register Space:	MMIO: 0/2/0						
Size (in bits):	32						
_Custom_GTIReset:	BUS						
<p>Base and Range of Local HBM memory in ATS tile 3. Base and Range is in GBs. The Base address is the device offset address of the Tile base. In the single Tilemode, Tile0 ADDR_RANGE registers must be valid and Tile 1/2/3 ADDR_RANGE registers must be invalid. (See note below for ATS-A step) In the two Tilemode, only TILE0 and TILE1 registers must be programmed to be valid and TILE2 and TILE3 registers must be invalid. In the four Tile ATS mode, all four TILE registers must be programmed to be valid. Note ATS A-step: Single tile mode address range checking is not supported, and for single tile configuration, all four Tile ADDR_RANGE registers must be set to invalid.</p>							
DWord	Bit	Description					
0	31	Local Memory Addr Range Lock3					
		Access:	R/W Lock				
		When this is written as '1, the register gets locked, and only gets unlocked with bus reset.					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>[Default]</td> <td>single tile configuration. Tile1/2/3 registers cannot be programmed.</td> </tr> </tbody> </table>	Value	Name	Description	1b	[Default]
	Value	Name	Description				
	1b	[Default]	single tile configuration. Tile1/2/3 registers cannot be programmed.				
	30:15	Reserved					
		Access:	RO				
		Format:	MBZ				
	14:8	Local Memory Addr Range					
Default Value:		00b					
Access:		R/W Lock					
Local Memory range (size) in GBs. Local Memory size of 0 - 127GB is supported at 1GB granularity.							
7:1	Local Memory Addr Base						
	Default Value:	0000000b					
	Access:	R/W Lock					
Local Memory Base address in GBs. Base Address of 0 - 127GB is supported at 1GB granularity.							
0	Valid						
	Default Value:	0					
	Access:	R/W Lock					
Local Memory Base Address and Range is valid. Range is expected to be non-zero when valid.							



Advanced Scheduler Reset Request Messages

ASSRREQ - Advanced Scheduler Reset Request Messages		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0810Ch	
Hardware (CS, VCS) initiated Advanced Scheduler reset request messages.		
DWord	Bit	Description
0	31:16	Message Mask
		Access: RO
		_Custom_GTIReset: BUS
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000
15:14	Reserved	Access: RO
		Format: MBZ
13	SFC3 gracefull reset request message	Access: R/W Set
		_Custom_GTIReset: BUS
SFC3 gracefull Reset Request Message for 2nd Vbox: '1' : cmsfc Reset Requested - This bit is cleared by the CP upon completion of the reset request '0' : cmsfc Reset Not Requested		
12	SFC2 gracefull reset request message	Access: R/W Set
		_Custom_GTIReset: BUS
SFC2 gracefull Reset Request Message for 2nd Vbox: '1' : cmsfc Reset Requested - This bit is cleared by the CP upon completion of the reset request '0' : cmsfc Reset Not Requested		
11	SFC1 gracefull reset request message (2nd Vbox)	Access: R/W Set
		_Custom_GTIReset: BUS
SFC1 gracefull Reset Request Message for 2nd Vbox: '1' : cmsfc Reset Requested - This bit is cleared by the CP upon completion of the reset request '0' : cmsfc Reset Not Requested		

ASSRREQ - Advanced Scheduler Reset Request Messages

10	<p>SFC0 gracefull reset request message (1st Vbox)</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>SFC0 gracefull Reset Request Message for 1st Vbox: '1' : cmsfc Reset Requested - This bit is cleared by the CP upon completion of the reset request '0' : cmsfc Reset Not Requested</p>	Access:	R/W Set	_Custom_GTIReset:	BUS
Access:	R/W Set				
_Custom_GTIReset:	BUS				
9	<p>VINunit cmfxrst reset request message (8nd Vbox)</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>CMFX Reset Request Message from the VINunit in 8nd Vbox: '1' : CMFX Reset Requested - This bit is cleared by the CP upon completion of the reset request '0' : CMFX Reset Not Requested</p>	Access:	R/W Set	_Custom_GTIReset:	BUS
Access:	R/W Set				
_Custom_GTIReset:	BUS				
8	<p>VINunit cmfxrst reset request message (7nd Vbox)</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>CMFX Reset Request Message from the VINunit in 7nd Vbox: '1' : CMFX Reset Requested - This bit is cleared by the CP upon completion of the reset request '0' : CMFX Reset Not Requested</p>	Access:	R/W Set	_Custom_GTIReset:	BUS
Access:	R/W Set				
_Custom_GTIReset:	BUS				
7	<p>VINunit cmfxrst reset request message (6nd Vbox)</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>CMFX Reset Request Message from the VINunit in 6nd Vbox: '1' : CMFX Reset Requested - This bit is cleared by the CP upon completion of the reset request '0' : CMFX Reset Not Requested</p>	Access:	R/W Set	_Custom_GTIReset:	BUS
Access:	R/W Set				
_Custom_GTIReset:	BUS				
6	<p>VINunit cmfxrst reset request message (5nd Vbox)</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>CMFX Reset Request Message from the VINunit in 5nd Vbox: '1' : CMFX Reset Requested - This bit is cleared by the CP upon completion of the reset request '0' : CMFX Reset Not Requested</p>	Access:	R/W Set	_Custom_GTIReset:	BUS
Access:	R/W Set				
_Custom_GTIReset:	BUS				

ASSRREQ - Advanced Scheduler Reset Request Messages

5	<p>VINunit cmfxrst reset request message (4nd Vbox)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>CMFX Reset Request Message from the VINunit in 4nd Vbox: '1' : CMFX Reset Requested - This bit is cleared by the CP upon completion of the reset request '0' : CMFX Reset Not Requested</p>	Access:	R/W Set	_Custom_GTIRreset:	BUS
Access:	R/W Set				
_Custom_GTIRreset:	BUS				
4	<p>VINunit cmfxrst reset request message (3nd Vbox)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>CMFX Reset Request Message from the VINunit in 3nd Vbox: '1' : CMFX Reset Requested - This bit is cleared by the CP upon completion of the reset request '0' : CMFX Reset Not Requested</p>	Access:	R/W Set	_Custom_GTIRreset:	BUS
Access:	R/W Set				
_Custom_GTIRreset:	BUS				
3	<p>VINunit cmfxrst reset request message (2nd Vbox)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>CMFX Reset Request Message from the VINunit in 2nd Vbox: '1' : CMFX Reset Requested - This bit is cleared by the CP upon completion of the reset request '0' : CMFX Reset Not Requested</p>	Access:	R/W Set	_Custom_GTIRreset:	BUS
Access:	R/W Set				
_Custom_GTIRreset:	BUS				
2	<p>VINunit cmfxrst Reset Request message</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>CMFX Reset Request Message from the VINunit: '1' : CMFX Reset Requested - This bit is cleared by the CP upon completion of the reset request '0' : CMFX Reset Not Requested</p>	Access:	R/W Set	_Custom_GTIRreset:	BUS
Access:	R/W Set				
_Custom_GTIRreset:	BUS				
1	<p>Render AS Reset Request Message</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Render AS Reset Request Message from the CSunit: '1' : Render AS Reset Requested - This bit is cleared by the CP upon completion of the reset request '0' : Render AS Reset Not Requested</p>	Access:	R/W Set	_Custom_GTIRreset:	BUS
Access:	R/W Set				
_Custom_GTIRreset:	BUS				

ASSRREQ - Advanced Scheduler Reset Request Messages

	0	Media AS Reset Request Message	
		Access:	R/W Set
		_Custom_GTIRreset:	BUS
		Media AS Reset Request Message from the VCSunit: '1' : Media AS Reset Requested - This bit is cleared by the CP upon completion of the reset request '0' : Media AS Reset Not Requested	



Aggregate Perf Counter SPM0 Lower DWord Free

OAPERF_SPM0_LOWER_FREE - Aggregate Perf Counter SPM0 Lower DWord Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02980h					
This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.						
DWord	Bit	Description				
0	31:0	Considerations <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

Aggregate Perf Counter SPM0 Upper DWord Free

OAPERF_SPM0_UPPER_FREE - Aggregate Perf Counter SPM0 Upper DWord Free			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	02984h		
<p>This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register.</p>			
DWord	Bit	Description	
0	31:8	Reserved	
		Access:	R/W
		Format:	PBC
		_Custom_GTIRreset:	DEV
	7:0	Upper Value	
		Access:	R/W
Format:		U8	
_Custom_GTIRreset:		DEV	
<p>This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO,so the value returned from this register may be different on back-to-back reads.</p>			



Aggregate Perf Counter SPM1 Lower DWord Free

OAPERF_SPM1_LOWER_FREE - Aggregate Perf Counter SPM1 Lower DWord Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02988h					
This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.						
DWord	Bit	Description				
0	31:0	Considerations <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO,so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

Aggregate Perf Counter SPM1 Upper DWord Free

OAPERF_SPM1_UPPER_FREE - Aggregate Perf Counter SPM1 Upper DWord Free				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0298Ch			
<p>This counter is free running, always enabled and counting irrespective of OA enabled or disabled.; Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register.</p>				
DWord	Bit	Description		
0	31:8	Reserved		
		Access:	R/W	
		Format:	PBC	
			_Custom_GTIRreset:	DEV
	7:0	Upper Value		
		Access:	R/W	
Format:		U8		
		_Custom_GTIRreset:	DEV	
<p>This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO,so the value returned from this register may be different on back-to-back reads.</p>				



ARAT C6 Disallow Threshold

ARAT_C6DIS - ARAT C6 Disallow Threshold		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A178h	
DWord	Bit	Description
0	31:0	C6 Disallow Threshold for ARAT
		Access: R/W
		_Custom_GTIRreset: DEV
		Threshold, in 10ns increments to prevent short C6.

ARAT Delta (LSB)

ARAT_TDELTA_LOW - ARAT Delta (LSB)		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A174h	
DWord	Bit	Description
0	31:2	Lower Bits of Delta Time for ARAT
		Access: R/W
		_Custom_GTIReset: DEV
		Bits [31:2] of Delta Time, in 10ns increments. Bits 1:0 dropped. This means the granularity is 40ns increments. For example, [31:2]=b1 means the delta time is 40ns.
1	1	ARAT Mode
		Access: R/W
		_Custom_GTIReset: DEV
		0b: One-Shot Mode (default). 1b: Periodic Mode.
0	0	ARAT Enable
		Access: R/W
		_Custom_GTIReset: DEV
		0b: ARAT Disabled (default). 1b: ARAT Enabled.



ARB_HP_CTL

ARB_HP_CTL		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	45004h-45007h	
Name:	Display Arbitration HP Control	
ShortName:	ARB_HP_CTL	
Reset:	soft	
This register controls the Display arbitration for high priority (HP) traffic to memory.		
DWord	Bit	Description
0	31:25	Reserved
		Access: RO
		Format: MBZ
	24:10	Reserved
		Access: RO
		Format: MBZ
	9	Reserved
		Access: RO
		Format: MBZ
	8:4	Reserved
		Access: RO
		Format: MBZ
3	Enable IPC	
	Access: R/W	
	Enables the Isochronous Priority Control. If enabled, Display sends demoted requests once the transition watermark is reached. If transition watermark is not enabled, Display sends demoted requests when the display buffer is full.	
	Value	Name
	0b	Disable
1b	Enable	
2	Reserved	
	Access: RO	
	Format: MBZ	

ARB_HP_CTL		
1:0	RTID FIFO Watermark	
	Access:	R/W
	The value in this register represents the watermark value for the RTID FIFO. HP transactions will start only when the FIFO level is above or equal the watermark.	
	Value	Name
	00b	8 RTIDs
	01b	16 RTIDs
10b	32 RTIDs	
11b	Reserved	



ARB_LP_CTL

ARB_LP_CTL											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	45000h-45003h										
Name:	Display Arbitration LP Control										
ShortName:	ARB_LP_CTL										
Reset:	soft										
This register controls the Display arbitration for low priority (LP) traffic to memory.											
DWord	Bit	Description									
0	31	FBC Memory Wake									
		Access: R/W									
		Setting this bit allows FBC compressed write requests to wake memory.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>Wake On [Default]</td> </tr> <tr> <td>0b</td> <td>Wake Off</td> </tr> </tbody> </table>	Value	Name	1b	Wake On [Default]	0b	Wake Off			
	Value	Name									
	1b	Wake On [Default]									
	0b	Wake Off									
	30	Reserved									
		Access: R/W									
	29:28	LP WD Write Request Limit									
		Access: R/W									
		The value in this register indicates the maximum number of back to back LP write requests that will be accepted from WD before re-arbitrating.									
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>1</td> </tr> <tr> <td>01b</td> <td>2</td> </tr> <tr> <td>10b</td> <td>4 [Default]</td> </tr> <tr> <td>11b</td> <td>8</td> </tr> </tbody> </table>		Value	Name	00b	1	01b	2	10b	4 [Default]	11b	8
Value		Name									
00b	1										
01b	2										
10b	4 [Default]										
11b	8										
27:26	DSB LP Write Request Limit										
	Access: R/W										
	The value in this register indicates the maximum number of back to back DSB LP write requests that will be accepted by a single client before re-arbitrating.										
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>1</td> </tr> <tr> <td>01b</td> <td>2</td> </tr> <tr> <td>10b</td> <td>4 [Default]</td> </tr> <tr> <td>11b</td> <td>8</td> </tr> </tbody> </table>	Value	Name	00b	1	01b	2	10b	4 [Default]	11b	8
	Value	Name									
00b	1										
01b	2										
10b	4 [Default]										
11b	8										

ARB_LP_CTL

ARB_LP_CTL											
25:24	LP Write Request Limit										
	Access: R/W										
	The value in this register indicates the maximum number of back to back LP write requests that will be accepted from a single client within the DARBL (the first level of LP arbitration for units within the WADDI partition) before re-arbitrating.										
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>1</td> </tr> <tr> <td>01b</td> <td>2</td> </tr> <tr> <td>10b</td> <td>4 [Default]</td> </tr> <tr> <td>11b</td> <td>8</td> </tr> </tbody> </table>	Value	Name	00b	1	01b	2	10b	4 [Default]	11b	8
	Value	Name									
00b	1										
01b	2										
10b	4 [Default]										
11b	8										
23:20	Reserved										
	Access: RO										
	Format: MBZ										
19:18	DARBL Request Limit										
	Access: R/W										
	This field sets the maximum number of DARBL requests allowed to the DARBF (the final level of LP arbitration) before arbitration switches to another LP client.										
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>1</td> </tr> <tr> <td>01b</td> <td>2</td> </tr> <tr> <td>10b</td> <td>4 [Default]</td> </tr> <tr> <td>11b</td> <td>16</td> </tr> </tbody> </table>	Value	Name	00b	1	01b	2	10b	4 [Default]	11b	16
	Value	Name									
00b	1										
01b	2										
10b	4 [Default]										
11b	16										
17:16	FBC Request Limit										
	Access: R/W										
	This field sets the maximum number of FBC requests before arbitration switches to another client.										
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>1</td> </tr> <tr> <td>01b</td> <td>2 [Default]</td> </tr> <tr> <td>10b</td> <td>4</td> </tr> <tr> <td>11b</td> <td>8</td> </tr> </tbody> </table>	Value	Name	00b	1	01b	2 [Default]	10b	4	11b	8
	Value	Name									
00b	1										
01b	2 [Default]										
10b	4										
11b	8										
15:12	Reserved										
	Access: RO										
	Format: MBZ										
11	Reserved										
	Access: R/W										

ARB_LP_CTL											
10:9	Inflight LP Read Request Limit										
	Access: R/W										
	The value in this register represents the maximum number of LP read request transactions that can be inflight at any given time.										
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>1 LP</td> </tr> <tr> <td>01b</td> <td>2 LP</td> </tr> <tr> <td>10b</td> <td>3 LP</td> </tr> <tr> <td>11b</td> <td>4 LP [Default]</td> </tr> </tbody> </table>	Value	Name	00b	1 LP	01b	2 LP	10b	3 LP	11b	4 LP [Default]
	Value	Name									
	00b	1 LP									
	01b	2 LP									
10b	3 LP										
11b	4 LP [Default]										
00b	1 LP										
01b	2 LP										
11b	4 LP [Default]										
8:0	Reserved										
	Access: RO										
	Format: MBZ										

ARI Capability

ARI_CAP_0_2_0_PCI - ARI Capability			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	00104h		
ARI capability reports support for Alternative Routing ID (ARI) on Gfx device, compliant to PCI-Express ARI ECN.			
DWord	Bit	Description	
0	15:8	Next Function Number	
		Default Value:	00h
		Access:	RO
		_Custom_GTIRreset:	BUS
Hardwired to 0 as there is only one PF in the device. VFs have their own NFN and stride mechanism.			
7:2	Reserved	Access:	RO
		Format:	MBZ
1	1	ACS Function Groups Capability (A)	
		Default Value:	0b
		Access:	RO
		_Custom_GTIRreset:	BUS
Hardwired to 0. Applicable only for Function 0; must be 0b for all other functions. If 1b, indicates that the ARI device supports Function Group level granularity for ACS P2P Egress Control via its ACS Capability Structures.			
0	0	MFVC Function Groups Capability (M)	
		Default Value:	0b
		Access:	RO
		_Custom_GTIRreset:	BUS
Hardwired to 0. Applicable only for Function 0; must be 0b for all other functions. If 1b, indicates that the ARI Device supports Function Group level arbitration via its Multi-function Virtual Channel (MFVC) Capability structure.			



ARI Control

ARI_CTRL_0_2_0_PCI - ARI Control			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	00106h		
Alternative Routing ID (ARI) control for Gfx device.			
DWord	Bit	Description	
0	15:7	Reserved	
		Access:	RO
		Format:	MBZ
	6:4	Function Group	
		Default Value:	000b
		Access:	RO
		_Custom_GTIReset:	BUS
	Hardwired to 000b. Must be hardwired to 000b if in function 0, the MFVC Function Capability bit and ACS Function Groups Capability bit are both 0b.		
	3:2	Reserved	
		Access:	RO
		Format:	MBZ
	1	ACS Function Groups Enable (A)	
Default Value:		0b	
Access:		RO	
_Custom_GTIReset:		BUS	
Hardwired to 0. Gfx does not support ACS Function Groups capability.			
0	MFVC Function Groups Enable (M)		
	Default Value:	0b	
	Access:	RO	
	_Custom_GTIReset:	BUS	
Hardwired to 0. Gfx does not support MFVC Function Group.			

ARI Extended Capability Header

DWord		Bit	Description																		
ARI_CAPHDR_0_2_0_PCI - ARI Extended Capability Header																					
Register Space:		PCI: 0/2/0																			
Size (in bits):		32																			
Address:		00100h																			
Alternative Routing Identification (ARI) capability reports support for more than 8 functions.																					
0	31:20	Next Capability Offset <table border="1"> <tr> <td>Access:</td> <td>RO Variant</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">This is a hardwired pointer to the next item in the capabilities list (0x420 - PF Resizable BAR)</td> </tr> <tr> <td colspan="2">If SRIOV is enabled by fuse, this points to(0x220) VF Resizable Extended Capability Header</td> </tr> <tr> <td colspan="2">If SRIOV is disabled by fuse, this points to (0x400) LTR Extended Capability Header</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>010000100000b</td> <td>[Default]</td> </tr> <tr> <td>010000000000b</td> <td></td> </tr> </tbody> </table>		Access:	RO Variant	_Custom_GTIReset:	BUS	Description		This is a hardwired pointer to the next item in the capabilities list (0x420 - PF Resizable BAR)		If SRIOV is enabled by fuse, this points to(0x220) VF Resizable Extended Capability Header		If SRIOV is disabled by fuse, this points to (0x400) LTR Extended Capability Header		Value	Name	010000100000b	[Default]	010000000000b	
Access:	RO Variant																				
_Custom_GTIReset:	BUS																				
Description																					
This is a hardwired pointer to the next item in the capabilities list (0x420 - PF Resizable BAR)																					
If SRIOV is enabled by fuse, this points to(0x220) VF Resizable Extended Capability Header																					
If SRIOV is disabled by fuse, this points to (0x400) LTR Extended Capability Header																					
Value	Name																				
010000100000b	[Default]																				
010000000000b																					
	19:16	Version <table border="1"> <tr> <td>Default Value:</td> <td>0001b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Hardwired to capability version 1.</p>		Default Value:	0001b	Access:	RO	_Custom_GTIReset:	BUS												
Default Value:	0001b																				
Access:	RO																				
_Custom_GTIReset:	BUS																				
	15:0	Capability ID <table border="1"> <tr> <td>Default Value:</td> <td>0000000000001110b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Hardwired to 000Eh which is the PCI Express Extended Cap ID for the ARI capability.</p>		Default Value:	0000000000001110b	Access:	RO	_Custom_GTIReset:	BUS												
Default Value:	0000000000001110b																				
Access:	RO																				
_Custom_GTIReset:	BUS																				



ASL Storage

ASLS_0_2_0_PCI - ASL Storage		
Register Space:	PCI: 0/2/0	
Size (in bits):	32	
Address:	000FCh	
This is a software scratch register. The exact bit register usage must be worked out in common between System BIOS and driver software. For each device, the ASL control method requires two bits for DOD (BIOS detectable yes or no, VGA/NonVGA), one bit for DGS (enable/disable requested), and two bits for DCS (enabled now/disabled now, connected or not).		
DWord	Bit	Description
0	31:0	Device Switching Storage
		Default Value: 00000000000000000000000000000000b
		Access: R/W
		_Custom_GTIReset: BUS
		Software controlled usage to support device switching.

ATS Capability

ATS_CAP_0_2_0_PCI - ATS Capability			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	00204h		
ATS Capability reports support for Device-TLBs on Device-2, compliant to PCI Express ATS specification.			
DWord	Bit	Description	
0	15:7	Reserved	
		Access:	RO
		Format:	MBZ
	6	Global Invalidate Supported	
		Access:	RO
		_Custom_GTIRreset:	BUS
		If Set, the Function supports Invalidation Requests that have the Global Invalidate bit Set. If Clear, the Function ignores the Global Invalidate bit in all Invalidate requests. Reserved	
		Value	Name
	1b	[Default]	
	5	Page Aligned Request	
		Default Value:	1b
Access:		RO	
_Custom_GTIRreset:		BUS	
Hardwired to 1, the Untranslated Address is always aligned to a 4096 byte boundary. Processor Graphics reports value of 1b indicating all VT-d and SVM translations are page-aligned.			
4:0	Invalidate Queue Depth		
	Default Value:	00000b	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	The number of Invalidate Requests that the endpoint can accept before putting back pressure on the upstream connection. Hardwired to 0h, the function can accept 32 Invalidate Requests.		



ATS Control

ATS_CTRL_0_2_0_PCI - ATS Control			
Register Space:		PCI: 0/2/0	
Size (in bits):		16	
Address:		00206h	
DWord	Bit	Description	
0	15	ATS Enable	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIRreset:	BUS
			When Set, the function is enabled to cache translations. Processor graphics ignores this field, as GT uses GTLB as IOTLB and only pretends to software that it has a Device-TLB. Software is expected to Set this field before configuring extended context-entry for Device2 with Page Request Enable field Set. For compatibility, this field is implemented as RW as software can read it to determine ATS enable status.
	14:5	Reserved	
		Access:	RO
		Format:	MBZ
	4:0	Smallest Translation Unit	
		Default Value:	00000b
Access:		R/W	
_Custom_GTIRreset:		BUS	
This value indicates to the Endpoint the minimum number of 4096-byte blocks that is indicated in a Translation Completion or Invalidate Request. This is a power of 2 multiple and the number of blocks is 2^{STU} . A value of 0 indicates one block and value 1F indicates 2^{31} blocks. For IGD this must be programmed to 0h for 4KB as smallest translation unit.			

ATS Extended Capability Header

ATS_EXTCAP_0_2_0_PCI - ATS Extended Capability Header						
Register Space:	PCI: 0/2/0					
Size (in bits):	32					
Address:	00200h					
ATS Capability reports support for Device-TLBs on Device-2, compliant to PCI Express ats specification.						
DWord	Bit	Description				
0	31:20	Next Capability Offset				
		Access:	RO			
		_Custom_GTIRreset:	BUS			
		This is a hardwired pointer to the next item in the capabilities list. Value 420h in this field provides the offset for PF Resizable BAR capability				
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">010000100000b</td> <td style="text-align: center;">[Default]</td> </tr> </tbody> </table>		Value	Name	010000100000b	[Default]
	Value	Name				
	010000100000b	[Default]				
	19:16	Version				
		Default Value:	0001b			
		Access:	RO			
_Custom_GTIRreset:		BUS				
Hardwired to capability version 1.						
15:0	Capability ID					
	Default Value:	0000000000001111b				
	Access:	RO				
	_Custom_GTIRreset:	BUS				
Hardwired to the ATS Extended Capability ID						



AUD_CONFIG_2

AUD_CONFIG_2			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	65004h-65007h		
Name:	Audio Configuration Register 2 Transcoder A		
ShortName:	AUD_TCA_CONFIG_2		
Reset:	soft		
Address:	65104h-65107h		
Name:	Audio Configuration Register 2 Transcoder B		
ShortName:	AUD_TCB_CONFIG_2		
Reset:	soft		
Address:	65204h-65207h		
Name:	Audio Configuration Register 2 Transcoder C		
ShortName:	AUD_TCC_CONFIG_2		
Reset:	soft		
Address:	65304h-65307h		
Name:	Audio Configuration Register 2 Transcoder D		
ShortName:	AUD_TCD_CONFIG_2		
Reset:	soft		
<p>This is a new register to add 297 and 584MHz frequencies support for HDMI TMDS clocks. These are programmed along with the other lower bits of the N and CTS values in the Audio Config register. There is one instance of this register per transcoder A/B/C. Each Transcoder is independent of the other.</p>			
DWord	Bit	Description	
0	31	Reserved	
	30:21	Reserved	
		Access:	RO
		Format:	MBZ
	20:16	DPSpecVersion	
		Default Value:	00010010b
Access:		R/W	
<p>DP spec version number that goes in the header of the samples. Default 12h for DP MST. Currently DP Compliance is expecting this field to be 00010001 (DP1.1) as the Compliance spec has not ben updated. SW must program this register to "00010001" to overcome this compliance failure. This programming can be updated after the Compliance Specification is updated.</p>			

AUD_CONFIG_2	
15:12	Reserved
	Access: RO
	Format: MBZ
11:8	Upper bits for N value
	Access: R/W These are bits are concatenated as the upper 4 bits to the N value in the AUD_CONFIG register. Please note that the transcoder to which audio is attached must be disabled when changing this field. See bit 29 description for default values
7:4	Reserved
	Access: RO
	Format: MBZ
3:0	Upper bits for MCTS value
	Access: R/W These are the upper 4bits concatenated to CTS or M generation for CTM modes.



AUD_CONFIG

AUD_CONFIG									
Register Space:	MMIO: 0/2/0								
Access:	R/W								
Size (in bits):	32								
Address:	65000h-65003h								
Name:	Audio Configuration Transcoder A								
ShortName:	AUD_TCA_CONFIG								
Reset:	soft								
Address:	65100h-65103h								
Name:	Audio Configuration Transcoder B								
ShortName:	AUD_TCB_CONFIG								
Reset:	soft								
Address:	65200h-65203h								
Name:	Audio Configuration Transcoder C								
ShortName:	AUD_TCC_CONFIG								
Reset:	soft								
Address:	65300h-65303h								
Name:	Audio Configuration Transcoder D								
ShortName:	AUD_TCD_CONFIG								
Reset:	soft								
<p>This register configures the audio output. There is one instance of this register per transcoder A/B/C. Each Transcoder is independent of the other.</p>									
DWord	Bit	Description							
0	31:30	Reserved							
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO								
Format:	MBZ								
29		N value Index							
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W					
		Access:	R/W						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>HDMI [Default]</td> <td>N value read on bits 27:20 and 15:4 reflects HDMI N value. Bits 27:20 and 15:4 are programmable to any N value. Default h7FA6 when bit 28 is not set.</td> </tr> <tr> <td>1b</td> <td>DisplayPort</td> <td>N value read on bits 27:20 and 15:4 reflects DisplayPort N value. Set this bit to 1 before programming N value register. When this bit is set to 1, 27:20 and 15:4 will reflect the current N value. Default is h8000 when bit 28 is not set.</td> </tr> </tbody> </table>	Value	Name	Description	0b	HDMI [Default]	N value read on bits 27:20 and 15:4 reflects HDMI N value. Bits 27:20 and 15:4 are programmable to any N value. Default h7FA6 when bit 28 is not set.	1b
Value	Name	Description							
0b	HDMI [Default]	N value read on bits 27:20 and 15:4 reflects HDMI N value. Bits 27:20 and 15:4 are programmable to any N value. Default h7FA6 when bit 28 is not set.							
1b	DisplayPort	N value read on bits 27:20 and 15:4 reflects DisplayPort N value. Set this bit to 1 before programming N value register. When this bit is set to 1, 27:20 and 15:4 will reflect the current N value. Default is h8000 when bit 28 is not set.							

AUD_CONFIG

28	N programming enable	Access:	R/W																																																			
<p>This bit enables programming of N values for non-CEA modes. Please note that the transcoder to which audio is attached must be disabled when changing this field.</p>																																																						
27:20	Upper N value	Default Value:	00000111b																																																			
		Access:	R/W																																																			
<p>These are bits [19:12] of programmable N values for non-CEA modes. Bit 29 of this register must also be written in order to enable programming. Please note that the transcoder to which audio is attached must be disabled when changing this field. See bit 29 description for default values.</p>																																																						
19:16	Pixel Clock HDMI	Access:	R/W																																																			
<p>This is the target frequency of the CEA/HDMI video mode to which the audio stream is added. This value is used for generating N_CTS packets. This refers to only HDMI Pixel clock and does not refer to DisplayPort Link clock. DisplayPort Link clock does not require this programming. Note: The transcoder on which audio is attached must be disabled when changing this field.</p>																																																						
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>[Default]</td> <td></td> </tr> <tr> <td>0000b</td> <td>25.2 / 1.001 MHz</td> <td>25.2 / 1.001 MHz</td> </tr> <tr> <td>0001b</td> <td>25.2 MHz</td> <td>25.2 MHz (Program this value for pixel clocks not listed in this field)</td> </tr> <tr> <td>0010b</td> <td>27 MHz</td> <td>27 MHz</td> </tr> <tr> <td>0011b</td> <td>27 * 1.001 MHz</td> <td>27 * 1.001 MHz</td> </tr> <tr> <td>0100b</td> <td>54 MHz</td> <td>54 MHz</td> </tr> <tr> <td>0101b</td> <td>54 * 1.001 MHz</td> <td>54 * 1.001 MHz</td> </tr> <tr> <td>0110b</td> <td>74.25 / 1.001 MHz</td> <td>74.25 / 1.001 MHz</td> </tr> <tr> <td>0111b</td> <td>74.25 MHz</td> <td>74.25 MHz</td> </tr> <tr> <td>1000b</td> <td>148.5 / 1.001 MHz</td> <td>148.5 / 1.001 MHz</td> </tr> <tr> <td>1001b</td> <td>148.5 MHz</td> <td>148.5 MHz</td> </tr> <tr> <td>1010b</td> <td>297 / 1.001 MHz</td> <td>297 / 1.001 MHz</td> </tr> <tr> <td>1011b</td> <td>297 MHz</td> <td>297 MHz</td> </tr> <tr> <td>1100b</td> <td>594 / 1.001 MHz</td> <td>594 / 1.001 MHz</td> </tr> <tr> <td>1101b</td> <td>594 MHz</td> <td>594 MHz</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>				Value	Name	Description	0b	[Default]		0000b	25.2 / 1.001 MHz	25.2 / 1.001 MHz	0001b	25.2 MHz	25.2 MHz (Program this value for pixel clocks not listed in this field)	0010b	27 MHz	27 MHz	0011b	27 * 1.001 MHz	27 * 1.001 MHz	0100b	54 MHz	54 MHz	0101b	54 * 1.001 MHz	54 * 1.001 MHz	0110b	74.25 / 1.001 MHz	74.25 / 1.001 MHz	0111b	74.25 MHz	74.25 MHz	1000b	148.5 / 1.001 MHz	148.5 / 1.001 MHz	1001b	148.5 MHz	148.5 MHz	1010b	297 / 1.001 MHz	297 / 1.001 MHz	1011b	297 MHz	297 MHz	1100b	594 / 1.001 MHz	594 / 1.001 MHz	1101b	594 MHz	594 MHz	Others	Reserved	Reserved
Value	Name	Description																																																				
0b	[Default]																																																					
0000b	25.2 / 1.001 MHz	25.2 / 1.001 MHz																																																				
0001b	25.2 MHz	25.2 MHz (Program this value for pixel clocks not listed in this field)																																																				
0010b	27 MHz	27 MHz																																																				
0011b	27 * 1.001 MHz	27 * 1.001 MHz																																																				
0100b	54 MHz	54 MHz																																																				
0101b	54 * 1.001 MHz	54 * 1.001 MHz																																																				
0110b	74.25 / 1.001 MHz	74.25 / 1.001 MHz																																																				
0111b	74.25 MHz	74.25 MHz																																																				
1000b	148.5 / 1.001 MHz	148.5 / 1.001 MHz																																																				
1001b	148.5 MHz	148.5 MHz																																																				
1010b	297 / 1.001 MHz	297 / 1.001 MHz																																																				
1011b	297 MHz	297 MHz																																																				
1100b	594 / 1.001 MHz	594 / 1.001 MHz																																																				
1101b	594 MHz	594 MHz																																																				
Others	Reserved	Reserved																																																				
15:4	Lower N value	Default Value:	111110100110b																																																			
		Access:	R/W																																																			
<p>These are bits [11:0] of programmable N values for non-CEA modes. Bit 29 of this register must</p>																																																						

AUD_CONFIG		
		also be written in order to enable programming. Please note that the transcoder to which audio is attached must be disabled when changing this field. See bit 29 description for default values
	3	Reserved
		Access: R/W
	2:0	Reserved
		Access: RO
		Format: MBZ

AUD_CONFIG_BE_2

AUD_CONFIG_BE_2						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	65EF4h-65EF7h					
Name:	Audio Config Register for Dacbeunit 2					
ShortName:	AUD_CONFIG_BE_2					
Reset:	soft					
DWord	Bit	Description				
0	31	DP2 Multi Stream Enable for Pipe D <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For DP2, this bit can be set to enable multi-stream codec features, including device select based pipe to pin node mapping and related MST mode verb responses. This bit should be set when Pipe D is attached to a port configured for DP2 with multiple streams.</p>	Access:	R/W		
	Access:	R/W				
	30:29	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
	Format:	MBZ				
	28:24	DP2 Samples Per Line for Pipe D <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When programmed to non zero value, this field determines the maximum allowed samples to be sent per line. When programmed to zero, all available samples will be sent per line.</p>	Access:	R/W		
Access:	R/W					
23	DP2 Multi Stream Enable for Pipe C <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For DP2, this bit can be set to enable multi-stream codec features, including device select based pipe to pin node mapping and related MST mode verb responses. This bit should be set when Pipe C is attached to a port configured for DP2 with multiple streams.</p>	Access:	R/W			
Access:	R/W					
22:21	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
20:16	DP2 Samples Per Line for Pipe C <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When programmed to non zero value, this field determines the maximum allowed samples to be sent per line. When programmed to zero, all available samples will be sent per line.</p>	Access:	R/W			
Access:	R/W					

AUD_CONFIG_BE_2					
15	<p>DP2 Multi Stream Enable for Pipe B</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>For DP2, this bit can be set to enable multi-stream codec features, including device select based pipe to pin node mapping and related MST mode verb responses. This bit should be set when Pipe B is attached to a port configured for DP2 with multiple streams.</p>	Access:	R/W		
Access:	R/W				
14:13	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
12:8	<p>DP2 Samples Per Line for Pipe B</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>When programmed to non zero value, this field determines the maximum allowed samples to be sent per line. When programmed to zero, all available samples will be sent per line.</p>	Access:	R/W		
Access:	R/W				
7	<p>DP2 Multi Stream Enable for Pipe A</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>For DP2, this bit can be set to enable multi-stream codec features, including device select based pipe to pin node mapping and related MST mode verb responses. This bit should be set when Pipe A is attached to a port configured for DP2 with multiple streams.</p>	Access:	R/W		
Access:	R/W				
6:5	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
4:0	<p>DP2 Samples Per Line for Pipe A</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>When programmed to non zero value, this field determines the maximum allowed samples to be sent per line. When programmed to zero, all available samples will be sent per line.</p>	Access:	R/W		
Access:	R/W				

AUD_CONFIG_BE

AUD_CONFIG_BE				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	65EF0h-65EF3h			
Name:	Audio Config Register for Dacbeunit			
ShortName:	AUD_CONFIG_BE			
Reset:	soft			
DWord	Bit	Description		
0	31	Delay sample count latch Pipe D		
		Access:	R/W	
		Pipe D Hblank SM arc delay for samplecount.		
		Value	Name	Description
	0b	Delay by 16 clocks [Default]	When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.	
	1b	Delay by 32 clocks	When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.	
	30	30	Delay sample count latch Pipe C	
			Access:	R/W
			Pipe C Hblank SM arc delay for samplecount.	
			Value	Name
0b	Delay by 16 clocks [Default]	When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.		
1b	Delay by 32 clocks	When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.		
29	29	Delay sample count latch Pipe B		
		Access:	R/W	
		Pipe B Hblank SM arc delay for samplecount.		
		Value	Name	Description
0b	Delay by 16 clocks [Default]	When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.		
1b	Delay by 32 clocks	When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.		

AUD_CONFIG_BE

28	Delay sample count latch Pipe A	
	Access:	R/W
	Pipe A Hblank SM arc delay for samplecount.	
	Value	Name
0b	Delay by 16 clocks [Default]	When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.
1b	Delay by 32 clocks	When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.
27	HBlank Early Enable for PipeD	
	Access:	R/W
	Enables using the HBlank_start count bit-field value for triggering the samplecount calculation.	
	Value	Name
0b	Hblank Early Disable	The default Hblank is used and a delay of 16 tcclks is added before the SM arcs during each hblank for Pipe D
1b	Hblank Early Enable [Default]	The early hblank programmed by fields hblank_start count for Pipe D will be used to trigger samplecount calculation for Pipe D.
26	HBlank Early Enable for PipeC	
	Access:	R/W
	Enables using the HBlank_start count bit-field value for triggering the samplecount calculation.	
	Value	Name
0b	Hblank Early Disable	The default Hblank is used and a delay of 16 tcclks is added before the SM arcs during each hblank for Pipe C
1b	Hblank Early Enable [Default]	The early hblank programmed by fields hblank_start count for Pipe C will be used to trigger samplecount calculation for Pipe C.
25	HBlank Early Enable for PipeB	
	Access:	R/W
	Enables using the HBlank_start count bit-field value for triggering the samplecount calculation.	
	Value	Name
0b	Hblank Early Disable	The default Hblank is used and a delay of 16 tcclks is added before the SM arcs during each hblank for Pipe B
1b	Hblank Early Enable [Default]	The early hblank programmed by fields hblank_start count for Pipe B will be used to trigger samplecount calculation for Pipe B.

AUD_CONFIG_BE

24	HBlank Early Enable for PipeA		
	Access:	R/W	
	Enables using the HBlank_start count bit-field value for triggering the samplecount calculation.		
	Value	Name	
0b	Hblank Early Disable	The default Hblank is used and a delay of 16 tcclks is added before the SM arcs during each hblank for Pipe A.	
1b	Hblank Early Enable [Default]	The early hblank programmed by fields hblank_start count for Pipe A will be used to trigger samplecount calculation for Pipe A.	
23:21	HBlank_start count for Pipe D		
	Access:	R/W	
	The number of tcclk cycles that Hblank early is generated.		
	Value	Name	
	000b	Delay of 8 tcaccls	Hblank is generated 8 tcclks early.
	001b	Delay of 16 tcaccls	Hblank is generated 16 tcclks early.
	010b	Delay of 32 tcaccls [Default]	Hblank is generated 32 tcclks early.
	011b	Delay of 64 tcaccls	Hblank is generated 64 tcclks early.
100b	Delay of 96 tcaccls	Hblank is generated 96 tcclks early.	
101b	Delay of 128 tcaccls	Hblank is generated 128 tcclks early.	
20	DP Mixer Mainstream priority enable for Pipe D		
	Access:	R/W	
When set, this will prioritize sending of mainstream data. No Timestamps/DIPs can be sent when there is mainstream data to send except in lines 2-7 of the vblank..			
19:18	Number of samples per line for Pipe D		
	Access:	R/W	
	When programmed to non zero value, this field determines how many samples are sent per line. This is to avoid the audio overflow for high resolutions with small hblanks regions.		
	Value	Name	
	00b	All Samples available in buffer [Default]	When set to this value, all the collected samples in the buffer are unloaded on the line in the hblank region.
	01b	1 sample per line	When set to this value, maximum of one sample(each sample has 2 channels data for layout0 and 8 channels data in layout 1 mode) in the buffer is unloaded on the line in the hblank region.
10b	2 sample per line	When set to this value, maximum of two samples(each sample has 2 channels data for layout0 and 8 channels data in layout 1 mode) in the buffer are unloaded on the line in the hblank region.	
17:15	HBlank_start count for Pipe C		
	Access:	R/W	
The number of tcclk cycles that Hblank early is generated.			

AUD_CONFIG_BE

Value	Name	Description
000b	Delay of 8 tcclks	Hblank is generated 8 tcclks early.
001b	Delay of 16 tcclks	Hblank is generated 16 tcclks early.
010b	Delay of 32 tcclks [Default]	Hblank is generated 32 tcclks early.
011b	Delay of 64 tcclks	Hblank is generated 64 tcclks early.
100b	Delay of 96 tcclks	Hblank is generated 96 tcclks early.
101b	Delay of 128 tcclks	Hblank is generated 128 tcclks early.
14	DP Mixer Mainstream priority enable for Pipe C	
Access:		R/W
When set, this will prioritize sending of mainstream data. No Timestamps/DIPs can be sent when there is mainstream data to send except in lines 2-7 of the vblank..		
13:12	Number of samples per line for Pipe C	
Access:		R/W
When programmed to non zero value, this field determines how many samples are sent per line. This is to avoid the audio overflow for high resolutions with small hblanks regions.		
Value	Name	Description
00b	All Samples available in buffer [Default]	When set to this value, all the collected samples in the buffer are unloaded on the line in the hblank region.
01b	1 sample per line	When set to this value, maximum of one sample(each sample has 2 channels data for layout0 and 8 channels data in layout 1 mode) in the buffer is unloaded on the line in the hblank region.
10b	2 sample per line	When set to this value, maximum of two samples(each sample has 2 channels data for layout0 and 8 channels data in layout 1 mode) in the buffer are unloaded on the line in the hblank region.
11:9	HBlank_start count for Pipe B	
Access:		R/W
The number of tcclk cycles that Hblank early is generated.		
Value	Name	Description
000b	Delay of 8 tcbclks	Hblank is generated 8 tcclks early.
001b	Delay of 16 tcbclks	Hblank is generated 16 tcclks early.
010b	Delay of 32 tcbclks [Default]	Hblank is generated 32 tcclks early.
011b	Delay of 64 tcbclks	Hblank is generated 64 tcclks early.
100b	Delay of 96 tcbclks	Hblank is generated 96 tcclks early.
101b	Delay of 128 tcbclks	Hblank is generated 128 tcclks early.
8	DP Mixer Mainstream priority enable for Pipe B	
Access:		R/W
When set, this will prioritize sending of mainstream data. No Timestamps/DIPs can be sent when there is mainstream data to send except in lines 2-7 of the vblank..		

AUD_CONFIG_BE

7:6	Number of samples per line for Pipe B		
	Access:	R/W	
	When programmed to non zero value, this field determines how many samples are sent per line. This is to avoid the audio overflow for high resolutions with small hblanks regions.		
	Value	Name	Description
00b	All Samples available in buffer [Default]	When set to this value, all the collected samples in the buffer are unloaded on the line in the hblank region.	
01b	1 sample per line	When set to this value, maximum of one sample(each sample has 2 channels data for layout0 and 8 channels data in layout 1 mode) in the buffer is unloaded on the line in the hblank region.	
10b	2 sample per line	When set to this value, maximum of two samples(each sample has 2 channels data for layout0 and 8 channels data in layout 1 mode) in the buffer are unloaded on the line in the hblank region.	
5:3	HBlank start count for Pipe A		
	Access:	R/W	
	The number of tcclk cycles that Hblank early is generated.		
	Value	Name	Description
	000b	Delay of 8 tcacclk	Hblank is generated 8 tcclks early.
	001b	Delay of 16 tcacclk	Hblank is generated 16 tcclks early.
	010b	Delay of 32 tcacclk [Default]	Hblank is generated 32 tcclks early.
	011b	Delay of 64 tcacclk	Hblank is generated 64 tcclks early.
100b	Delay of 96 tcacclk	Hblank is generated 96 tcclks early.	
101b	Delay of 128 tcacclk	Hblank is generated 128 tcclks early.	
2	DP Mixer Mainstream priority enable for Pipe A		
	Access:	R/W	
When set, this will prioritize sending of mainstream data. No Timestamps/DIPs can be sent when there is mainstream data to send except in lines 2-7 of the vblank..			
1:0	Number of samples per line for Pipe A		
	Access:	R/W	
	When programmed to non zero value, this field determines how many samples are sent per line. This is to avoid the audio overflow for high resolutions with small hblanks regions.		
	Value	Name	Description
	00b	All Samples available in buffer [Default]	When set to this value, all the collected samples in the buffer are unloaded on the line in the hblank region.
01b	1 sample per line	When set to this value, maximum of one sample(each sample has 2 channels data for layout0 and 8 channels data in layout 1 mode) in the buffer is unloaded on the line in the hblank region.	

AUD_CONFIG_BE

		10b	2 sample per line	When set to this value, maximum of two samples(each sample has 2 channels data for layout0 and 8 channels data in layout 1 mode) in the buffer are unloaded on the line in the hblank region.
--	--	-----	-------------------	---

AUD_DIP_ELD_CTRL_ST

AUD_DIP_ELD_CTRL_ST																												
Register Space:	MMIO: 0/2/0																											
Access:	R/W																											
Size (in bits):	32																											
Address:	650B4h-650B7h																											
Name:	Audio Control State for DIP and ELD Transcoder A																											
ShortName:	AUD_TCA_DIP_ELD_CTRL_ST																											
Reset:	soft																											
Address:	651B4h-651B7h																											
Name:	Audio Control State for DIP and ELD Transcoder B																											
ShortName:	AUD_TCB_DIP_ELD_CTRL_ST																											
Reset:	soft																											
Address:	652B4h-652B7h																											
Name:	Audio Control State for DIP and ELD Transcoder C																											
ShortName:	AUD_TCC_DIP_ELD_CTRL_ST																											
Reset:	soft																											
Address:	653B4h-653B7h																											
Name:	Audio Control State for DIP and ELD Transcoder D																											
ShortName:	AUD_TCD_DIP_ELD_CTRL_ST																											
Reset:	soft																											
There is one instance of this register per transcoder A/B/C.																												
DWord	Bit	Description																										
0	31:28	<p>DIP Port Select</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This read-only bit reflects which port is used to transmit the DIP data. This can only change when DIP is disabled. If one or more audio-related DIP packets is enabled and audio is enabled on a digital port, these bits will reflect the digital port to which audio is directed. For DP MST, this is the device select/pipe select.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>Reserved [Default]</td> <td>Reserved</td> </tr> <tr> <td>0001b</td> <td>Digital Port B</td> <td>Digital Port B</td> </tr> <tr> <td>0010b</td> <td>Digital Port C</td> <td>Digital Port C</td> </tr> <tr> <td>0011b</td> <td>USBC1</td> <td>USBC1</td> </tr> <tr> <td>0100b</td> <td>USBC2</td> <td>USBC2</td> </tr> <tr> <td>0101b</td> <td>USBC3</td> <td>USBC3</td> </tr> <tr> <td>0110b</td> <td>USBC4</td> <td>USBC4</td> </tr> </tbody> </table>	Access:	RO	Value	Name	Description	0000b	Reserved [Default]	Reserved	0001b	Digital Port B	Digital Port B	0010b	Digital Port C	Digital Port C	0011b	USBC1	USBC1	0100b	USBC2	USBC2	0101b	USBC3	USBC3	0110b	USBC4	USBC4
Access:	RO																											
Value	Name	Description																										
0000b	Reserved [Default]	Reserved																										
0001b	Digital Port B	Digital Port B																										
0010b	Digital Port C	Digital Port C																										
0011b	USBC1	USBC1																										
0100b	USBC2	USBC2																										
0101b	USBC3	USBC3																										
0110b	USBC4	USBC4																										

AUD_DIP_ELD_CTRL_ST

	0111b	USBC5	USBC5
	1000b	USBC6	USBC6
27:25	Reserved		
	Access:	RO	
	Format:	MBZ	
24:21	DIP type enable status		
	Access:	RO	
	<p>These bits reflect the DIP types enabled. It can be updated while the port is enabled. Within 2 vblank periods, the DIP is guaranteed to have been transmitted. Disabling a DIP type results in setting the contents of that DIP buffer to zero. A reserved setting reflects a disabled DIP.</p>		
	Value	Name	Description
	0000b	[Default]	
	XXX0b	DIP Disable	Audio DIP disabled
	XXX1b	DIP Enable	Audio DIP enabled
	XX0Xb	ACP Disable	Generic 1 (ACP) DIP disabled
	XX1Xb	ACP Enable	Generic 1 (ACP) DIP enabled
	X0XXb	Generic 2 Disable	Generic 2 DIP disabled
	X1XXb	Generic 2 Enable	Generic 2 DIP enabled, can be used by ISRC1 or ISRC2
	1XXXb	Reserved	Reserved
20:18	DIP buffer index		
	Access:	R/W	
	<p>This field is used during read of different DIPs, and during read or write of ELD data. These bits are used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents of the DIP will return all 0s.</p>		
	Value	Name	Description
	000b	Audio [Default]	Audio DIP (31 bytes of address space, 31 bytes of data)
	001b	Gen 1	Generic 1 (ACP) Data Island Packet (31 bytes of address space, 31 bytes of data)
	010b	Gen 2	Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of data)
	011b	Gen 3	Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data)
	Others	Reserved	Reserved
17:16	DIP transmission frequency		
	Access:	RO	
	<p>These bits reflect the frequency of DIP transmission for the DIP buffer type designated in bits 20:18. When writing DIP data, this value is also latched when the first DW of the DIP is written. When read, this value reflects the DIP transmission frequency for the DIP buffer designated in</p>		

AUD_DIP_ELD_CTRL_ST

AUD_DIP_ELD_CTRL_ST			
	bits 20:18.		
	Value	Name	
	Description		
	00b	Disable [Default]	Disabled
	01b	Reserved	Reserved
	10b	Send Once	Send Once
	11b	Best Effort	Best effort (Send at least every other vsync)
15	Reserved		
	Access:	RO	
	Format:	MBZ	
14:10	ELD buffer size		
	Default Value:	10101b	
	Access:	RO	
	This field reflects the size of the ELD buffer in DWORDs (84 Bytes of ELD)		
9:5	ELD access address		
	Access:	R/W	
	Selects the DWORD address for access to the ELD buffer (84 bytes). The value wraps back to zero when incremented past the max addressing value 0x1F. This field change takes effect immediately after being written. The read value indicates the current access address.		
4	ELD ACK		
	Access:	R/W	
	Acknowledgement from the audio driver that ELD read has been completed		
3:0	DIP access address		
	Access:	R/W	
	Selects the DWORD address for access to the DIP buffers. The value wraps back to zero when it incremented past the max addressing value of 0xF. This field change takes effect immediately after being written. The read value indicates the current access address.		



AUD_DP_2DOT0_CTRL

AUD_DP_2DOT0_CTRL						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	650BCh-650BFh					
Name:	Audio Transcoder A Display Port 2.0 Control					
ShortName:	AUD_TCA_DP_2DOT0_CTRL					
Reset:	soft					
Address:	651BCh-651BFh					
Name:	Audio Transcoder B Display Port 2.0 Control					
ShortName:	AUD_TCB_DP_2DOT0_CTRL					
Reset:	soft					
Address:	652BCh-652BFh					
Name:	Audio Transcoder C Display Port 2.0 Control					
ShortName:	AUD_TCC_DP_2DOT0_CTRL					
Reset:	soft					
Address:	653BCh-653BFh					
Name:	Audio Transcoder D Display Port 2.0 Control					
ShortName:	AUD_TCD_DP_2DOT0_CTRL					
Reset:	soft					
DWord	Bit	Description				
0	31	Enable SDP Split				
		Access: R/W				
		Enables splitting of audio SDPs across hblank boundaries during vactive and opportunistic transmission during hactive of vblank.				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disabled [Default]</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled [Default]
Value	Name					
0b	Disabled [Default]					
1b	Enabled					
Programming Notes						
		SW must enable this bit (set to 1) only when SDP splitting is needed. This bit is needed when running DP2.0 with x1, x2 and RBR1 and RBR2 cases.				
	30:28	Spare 30 to 28				
		Access: R/W				
	27	Disable generation of new hblanks				
		Access: R/W				

AUD_DP_2DOT0_CTRL													
	<p>Disables opportunistic transmission of extra SDPs during vblank and hblank of vactive. If "Enable SDP Split" bit-field is set to 1b SDPs will still be split across hblank boundaries as needed.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled [Default]</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>This is internal to HW and does not need to be programmed by SW for normal usage.</p>	Value	Name	0b	Disabled [Default]	1b	Enabled						
Value	Name												
0b	Disabled [Default]												
1b	Enabled												
26	<p>Spare 26</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W										
Access:	R/W												
25:24	<p>Pause generation after line wrap</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When a generated hblank (opportunistic SDP) is split across lines, pause further generation of opportunistic SDPs on the next N lines.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>No Pause</td> </tr> <tr> <td>01b</td> <td>1 Line Pause [Default]</td> </tr> <tr> <td>10b</td> <td>2 Line Pause</td> </tr> <tr> <td>11b</td> <td>3 Line Pause</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>This is internal to HW and does not need to be programmed by SW for normal usage.</p>	Access:	R/W	Value	Name	00b	No Pause	01b	1 Line Pause [Default]	10b	2 Line Pause	11b	3 Line Pause
Access:	R/W												
Value	Name												
00b	No Pause												
01b	1 Line Pause [Default]												
10b	2 Line Pause												
11b	3 Line Pause												
23:8	<p>Guardband for hblank end</p> <table border="1"> <tr> <td>Default Value:</td> <td>8h Pixel Clocks</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Text</p> <p style="text-align: center;">Programming Notes</p> <p>This is needed to be programmed only when guardband is needed to stop SDP packet from generating at a certain point before hblank end as safety net. This is in terms of number of pixel clocks.</p>	Default Value:	8h Pixel Clocks	Access:	R/W								
Default Value:	8h Pixel Clocks												
Access:	R/W												
7:0	<p>Hblank Early clocks</p> <table border="1"> <tr> <td>Default Value:</td> <td>4h Link Clocks</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Text</p> <p style="text-align: center;">Programming Notes</p> <p>This is internal to HW. This is needed to allow the cross clocking of the audio data from cdclock to link clock. Default value is enough for all the combinations of the frequencies, setting is zero based.</p>	Default Value:	4h Link Clocks	Access:	R/W								
Default Value:	4h Link Clocks												
Access:	R/W												



AUD_DP2_FREQ_HIGH

AUD_DP2_FREQ_HIGH					
Register Space:	MMIO: 0/2/0				
Access:	R/W				
Size (in bits):	32				
Address:	6500Ch-6500Fh				
Name:	Audio Frequency Upper Dword Transcoder A				
ShortName:	AUD_TCA_DP2_FREQ_HIGH				
Reset:	soft				
Address:	6510Ch-6510Fh				
Name:	Audio Frequency Upper Dword Transcoder B				
ShortName:	AUD_TCB_DP2_FREQ_HIGH				
Reset:	soft				
Address:	6520Ch-6520Fh				
Name:	Audio Frequency Upper Dword Transcoder C				
ShortName:	AUD_TCC_DP2_FREQ_HIGH				
Reset:	soft				
Address:	6530Ch-6530Fh				
Name:	Audio Frequency Upper Dword Transcoder D				
ShortName:	AUD_TCD_DP2_FREQ_HIGH				
Reset:	soft				
<p>By default this register displays the upper 16 bits of the 48-bit primary audio frequency (audio frequency in Hz x 512) for DP 2.0 which HW automatically selects based on verb programming of the audio frequency. If the programming enable bit is set this value can be directly programmed. For HDMI or legacy DP this register does not need to be programmed. There is one independent instance of this register per transcoder A/B/C/D.</p>					
DWord	Bit	Description			
0	31	<p>Programming Enable</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit enables programming of the 48-bit primary audio frequency value (audio frequency in Hz x 512), otherwise the value is automatically selected by HW based on the audio frequency programmed through the SET_SDF converter verb.</p>	Access:	R/W	
	Access:	R/W			
	30:16	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
Access:	RO				
Format:	MBZ				
15:0	<p>Upper Bits of Audio Frequency</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>These are the upper 16 bits of the primary audio frequency (audio frequency in Hz x 512) for DP 2.0.</p>	Access:	R/W		
Access:	R/W				

AUD_DP2_FREQ_LOW

AUD_DP2_FREQ_LOW				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	65008h-6500Bh			
Name:	Audio Frequency Lower Dword Transcoder A			
ShortName:	AUD_TCA_DP2_FREQ_LOW			
Reset:	soft			
Address:	65108h-6510Bh			
Name:	Audio Frequency Lower Dword Transcoder B			
ShortName:	AUD_TCB_DP2_FREQ_LOW			
Reset:	soft			
Address:	65208h-6520Bh			
Name:	Audio Frequency Lower Dword Transcoder C			
ShortName:	AUD_TCC_DP2_FREQ_LOW			
Reset:	soft			
Address:	65308h-6530Bh			
Name:	Audio Frequency Lower Dword Transcoder D			
ShortName:	AUD_TCD_DP2_FREQ_LOW			
Reset:	soft			
<p>By default this register displays the lower 32 bits of the 48-bit primary audio frequency (audio frequency in Hz x 512) for DP 2.0 which HW automatically selects based on verb programming of the audio frequency. If the programming enable bit is set in AUD_DP2_FREQ_HIGH this value can be directly programmed. For HDMI or legacy DP this register does not need to be programmed. There is one independent instance of this register per transcoder A/B/C/D.</p>				
DWord	Bit	Description		
0	31:0	<p>Lower Bits of Audio Frequency</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>These are the lower 32 bits of the primary audio frequency (audio frequency in Hz x 512) for DP 2.0.</p>	Access:	R/W
Access:	R/W			



AUD_EDID_DATA

AUD_EDID_DATA	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	65050h-65053h
Name:	Audio EDID Data Block Transcoder A
ShortName:	AUD_TCA_EDID_DATA
Reset:	soft
Address:	65150h-65153h
Name:	Audio EDID Data Block Transcoder B
ShortName:	AUD_TCB_EDID_DATA
Reset:	soft
Address:	65250h-65253h
Name:	Audio EDID Data Block Transcoder C
ShortName:	AUD_TCC_EDID_DATA
Reset:	soft
Address:	65350h-65353h
Name:	Audio EDID Data Block Transcoder D
ShortName:	AUD_TCD_EDID_DATA
Reset:	soft
<p>These registers contain the HDMI/DP data block from the EDID. The graphics driver reads the EDID and writes the structure to these registers. The vendor specific data block may be longer than 8 bytes, but the driver must not write more than 48 bytes to the buffer. The EDID format is Version 3 within the CEA-861B specification. The HDMI/DP Vendor Specific Data Block is described in version 1.1 of the HDMI specification. These values are returned from the device as the HDMI/DP Vendor Specific Data Block response to a Get HDMI/DP Widget command. Writing sequence:</p> <ul style="list-style-type: none">• Video software sets ELD invalid, and sets the ELD access address to 0, or to the desired DWORD to be written.• Video software writes ELD data 1 DWORD at a time. The ELD access address autoincrements with each DWORD write, wrapping around to address 0 when the max buffer address size of 0xF has been reached.• Please note that software must write an entire DWORD at a time.• Please note that the audio driver checks the valid bit with each byte read of the ELD. This means that the video driver can unilaterally write ELD irrespective of audio driver ELD read status. <p>Reading sequence:</p> <ul style="list-style-type: none">• Video software sets the ELD access address to 0, or to the desired DWORD to be read.• Video software reads ELD data 1 DWORD at a time. The ELD access address autoincrements with each DWORD read, wrapping around to address 0 when the max buffer address size of 0xF has been reached.	

AUD_EDID_DATA				
There is one instance of this register per transcoder A/B/C.				
DWord	Bit	Description		
0	31:0	<p>EDID Data Block</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> </table> <p>Please note that the contents of this buffer are not cleared when ELD is disabled. The contents of this buffer are cleared during FLR.</p>	Access:	R/W
Access:	R/W			



AUD_FREQ_CNTRL

AUD_FREQ_CNTRL				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
SOC_Consumer:	BIOS			
Address:	65900h-65903h			
Name:	Audio BCLK Frequency Control			
ShortName:	AUD_FREQ_CNTRL			
Reset:	soft			
Please refer to the "Audio Link Settings" section of the " Audio Bios Programming Sequence " Bspec page for details about per-project programming requirements for this register.				
DWord	Bit	Description		
0	31:16	Reserved		
		Access:	RO	
		Format:	MBZ	
	15:14	15:14	T-Mode	
			Access:	R/W
		Indicates the T mode SDI is operating in. BIOS or System Software must pre-program the T-mode register. a. before the iDISPLAY Audio Link is brought out from Link Reset,b. to a value which is consistent with the value of the its counterpart T-mode bit in the Audio Controller.c. to a value which is within the electrical capabilities of the platform. Note that even T modes are prohibited from being used with any BCLK frequency which has an odd number of bit cells. Example, 2T mode is incompatible with BCLK=6MHz (125 bit cells).		
		Value	Name	Description
		00b	4T	4T mode with sdi data held for 4 bit clks.
		01b	2T	2T Mode with sdi data held for 2 bit clocks. To use 2T mode, the bclk has to be 48MHz and flop in the IO needs to bypass. BIOS has to program 48MHz in the controller also to use this mode.
		10b	8T [Default]	8T Mode with sdi data held for 8 bit clocks.
11b	16T	16T Mode with sdi data held for 16 bit clocks.		
13	13	Bypass Flop		
		Access:	R/W	
	Setting this bit will bypass the flop in the IO in the Audout path.			
	Value	Name	Description	
	0b	No bypass [Default]	Flop in the AUDIO OUT IO is not bypassed.	
1b	Bypass	Flop in the AUDIO OUT IO is bypassed.		

AUD_FREQ_CNTRL

	12:11	Detect Frame sync early		
		Access:	R/W	
		These bits are used to pull in the frame sync detection logic earlier to compensate for PV issues if any. Audio codec starts driving the SDI pin earlier by the number of clocks programmed by this register.		
		Value	Name	Description
		00b	Pull in by 0 bclks [Default]	Frame sync is detected at bclk = 1998.
		01b	Pull in by 1 bclks	Frame sync is detected at bclk = 1997.
		10b	Pull in by 2 bclks	Frame sync is detected at bclk = 1996.
		11b	Pull in by 3 bclks	Frame sync is detected at bclk = 1995.
	10:5	Reserved		
		Access:	RO	
		Format:	MBZ	
	4	96MHz BCLK		
	Default Value:	1b		
	Access:	R/W		
	Indicates that iDISPLAY Audio Link will run at 96MHz. This bit is defaulted to 1. BIOS or System Software must pre-program B96 before the iDISPLAY Audio Link is brought out from reset.			
3	48MHz BCLK			
	Default Value:	0b		
	Access:	R/W		
	Indicates that iDISPLAY Audio Link will run at 48MHz. This bit is defaulted to 0. BIOS or System Software must pre-program B96 before the iDISPLAY Audio Link is brought out from reset.			
2:0	Reserved			
	Access:	RO		
	Format:	MBZ		



AUD_INFOFR

AUD_INFOFR				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	65054h-65057h			
Name:	Audio Widget Data Island Packet Transcoder A			
ShortName:	AUD_TCA_INFOFR			
Reset:	soft			
Address:	65154h-65157h			
Name:	Audio Widget Data Island Packet Transcoder B			
ShortName:	AUD_TCB_INFOFR			
Reset:	soft			
Address:	65254h-65257h			
Name:	Audio Widget Data Island Packet Transcoder C			
ShortName:	AUD_TCC_INFOFR			
Reset:	soft			
Address:	65354h-65357h			
Name:	Audio Widget Data Island Packet Transcoder D			
ShortName:	AUD_TCD_INFOFR			
Reset:	soft			
<p>When the IF type or dword index is not valid, the contents of the DIP will return all 0s. These values are programmed by the audio driver in an HDMI/DP Widget Set command. They are returned one byte at a time from the device on the HD audio bus as the HDMI/DP DIP response to a Get HDMI/DP Widget command. To fetch a specific byte, the audio driver should send an HDMI/DP Widget HDMI/DP DIP Index Pointer Set command to set the index, then fetch the indexed byte using the HDMI/DP DIP get.</p>				
DWord	Bit	Description		
0	31:0	<p>Data Island Packet Data</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> </table> <p>This reflects the contents of the DIP indexed by the DIP access address. The contents of this buffer are cleared during function reset or HD audio link reset.</p>	Access:	RO
Access:	RO			

AUD_M_CTS_ENABLE

AUD_M_CTS_ENABLE									
Register Space:	MMIO: 0/2/0								
Access:	R/W								
Size (in bits):	32								
Address:	65028h-6502Bh								
Name:	Audio M and CTS Programming Enable Transcoder A								
ShortName:	AUD_TCA_M_CTS_ENABLE								
Reset:	soft								
Address:	65128h-6512Bh								
Name:	Audio M and CTS Programming Enable Transcoder B								
ShortName:	AUD_TCB_M_CTS_ENABLE								
Reset:	soft								
Address:	65228h-6522Bh								
Name:	Audio M and CTS Programming Enable Transcoder C								
ShortName:	AUD_TCC_M_CTS_ENABLE								
Reset:	soft								
Address:	65328h-6532Bh								
Name:	Audio M and CTS Programming Enable Transcoder D								
ShortName:	AUD_TCD_M_CTS_ENABLE								
Reset:	soft								
There is one instance of this register per transcoder A/B/C.									
DWord	Bit	Description							
0	31:22	Reserved							
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO								
Format:	MBZ								
21		CTS M value Index							
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W					
		Access:	R/W						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>CTS [Default]</td> <td>CTS value read on bits 19:0 reflects CTS value. Bit 19:0 is programmable to any CTS value. default is 0</td> </tr> <tr> <td>1b</td> <td>M</td> <td>M value read on bits 19:0 reflects DisplayPort M value. Set this bit to 1 before programming M value register. When this is set to 1 19:0 will reflect the current M value</td> </tr> </tbody> </table>	Value	Name	Description	0b	CTS [Default]	CTS value read on bits 19:0 reflects CTS value. Bit 19:0 is programmable to any CTS value. default is 0	1b
Value	Name	Description							
0b	CTS [Default]	CTS value read on bits 19:0 reflects CTS value. Bit 19:0 is programmable to any CTS value. default is 0							
1b	M	M value read on bits 19:0 reflects DisplayPort M value. Set this bit to 1 before programming M value register. When this is set to 1 19:0 will reflect the current M value							

AUD_M_CTS_ENABLE			
20	<p>Enable CTS or M prog</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>When set will enable CTS or M programming.</p>	Access:	R/W
Access:	R/W		
19:0	<p>CTS programming</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>These are bits [19:0] of programmable CTS values for non-CEA modes. Bit 21 of this register must also be written in order to enable programming. Please note that the transcoder to which audio is attached must be disabled when changing this field.</p>	Access:	R/W
Access:	R/W		

AUD_MISC_CTRL

AUD_MISC_CTRL			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	65010h-65013h		
Name:	Audio Converter 1 Misc Control		
ShortName:	AUD_C1_MISC_CTRL		
Reset:	soft		
Address:	65110h-65113h		
Name:	Audio Converter 2 Misc Control		
ShortName:	AUD_C2_MISC_CTRL		
Reset:	soft		
Address:	65210h-65213h		
Name:	Audio Converter 3 Misc Control		
ShortName:	AUD_C3_MISC_CTRL		
Reset:	soft		
Address:	65310h-65313h		
Name:	Audio Converter 4 Misc Control		
ShortName:	AUD_C4_MISC_CTRL		
Reset:	soft		
There is one instance of this register per audio converter 1/2/3.			
DWord	Bit	Description	
0	31:9	Reserved	
		Access:	RO
		Format:	MBZ
	8	Reserved	
		Access:	R/W
	7:4	Output Delay	
		Default Value:	0100b
		Access:	R/W
		The number of samples between when the sample is received from the HD Audio link and when it appears as an analog signal at the pin.	
	3	Reserved	
		Access:	RO
		Format:	MBZ

AUD_MISC_CTRL

2	Sample Fabrication EN bit	
	Access:	R/W
	This bit indicates whether internal fabrication of audio samples is enabled during a link underrun.	
	Value	Name
	0b	Disable
	1b	Enable [Default]
	Description	
	Audio fabrication disabled	
	Audio fabrication enabled	
	1	Pro Allowed
Access:		R/W
By default, the audio device is configured to consumer mode and does not allow the mode to be changed to professional mode by an HD Audio verb. When Pro is allowed by setting this configuration bit, the HD Audio codec allows a verb to set the device into professional mode.		
Note: Setting this configuration bit does not change the default Pro bit value to be 1. Pro must be set to 1 through the normal process, using a verb.		
Value		Name
0b		Consumer [Default]
1b	Professional	
Description		
Consumer use only		
Professional use allowed		
0	Reserved	
	Access:	RO
	Format:	MBZ

AUD_PIN_ELD_CP_VLD

AUD_PIN_ELD_CP_VLD				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	650C0h-650C3h			
Name:	Audio Pin ELD and CP Ready Status			
ShortName:	AUD_PIN_ELD_CP_VLD			
Reset:	soft			
DWord	Bit	Description		
0	31:16	Reserved		
		Access:	RO	
		Format:	MBZ	
	15		Audio InactiveD	
			Access:	R/W
		Inactive: When this bit is set, a digital display sink device has been attached but not active for streaming audio.		
		Value	Name	Description
		0b	Disable	Device is active for streaming audio data
		1b	Enable	Device is connected but not active
	14		Audio Output Enabled	
Access:			R/W	
This bit directs audio to the device connected to this transcoder. When enabled along with Inactive set to 0 and audio data is available, the audio data will be combined with the video data and sent over this transcoder. The audio unit uses the status of this bit to indicate presence of the HDMI/DP output to the audio driver.				
Value		Name	Description	
0b		Disable	No Audio output	
1b	Valid	Audio is enabled		

AUD_PIN_ELD_CP_VLD

13	CP ReadyD <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This R/W bit reflects the state of CP request from the audio unit. When an audio CP request has been serviced, it must be reset to 1 by the video software to indicate that the CP request has been serviced. This is transcoder based.</p> <p>Software should add a delay of 1ms before updating the CP ready bit. This is needed to make sure that all the pending unsolicited responses are cleared (transmitted to HD audio) before CP ready unsolicited responses is generated. This is needed in case of DP MST is enabled and when many changes to PD, ELDV and CP ready bits are done during mode set.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 30%;">Name</th> <th style="width: 55%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pending or Not Ready</td> <td>CP request pending or not ready to receive requests.</td> </tr> <tr> <td>1b</td> <td>Ready</td> <td>CP request ready</td> </tr> </tbody> </table>		Access:	R/W	Value	Name	Description	0b	Pending or Not Ready	CP request pending or not ready to receive requests.	1b	Ready	CP request ready
Access:	R/W												
Value	Name	Description											
0b	Pending or Not Ready	CP request pending or not ready to receive requests.											
1b	Ready	CP request ready											
12	ELD validD <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This R/W bit reflects the state of the ELD data written to the ELD RAM. After writing the ELD data, the video software must set this bit to 1 to indicate that the ELD data is valid. At audio codec initialization, or on a hotplug event, this bit is set to 0 by the video software. This bit is reflected in the audio pin complex widget as the ELD valid status bit. This is transcoder based.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Invalid</td> <td>ELD data invalid (default, when writing ELD data, set 0 by software)</td> </tr> <tr> <td>1b</td> <td>Valid</td> <td>ELD data valid (Set by video software only)</td> </tr> </tbody> </table>		Access:	R/W	Value	Name	Description	0b	Invalid	ELD data invalid (default, when writing ELD data, set 0 by software)	1b	Valid	ELD data valid (Set by video software only)
Access:	R/W												
Value	Name	Description											
0b	Invalid	ELD data invalid (default, when writing ELD data, set 0 by software)											
1b	Valid	ELD data valid (Set by video software only)											
11	Audio InactiveC <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Inactive: When this bit is set, a digital display sink device has been attached but not active for streaming audio.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Device is active for streaming audio data</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Device is connected but not active</td> </tr> </tbody> </table>		Access:	R/W	Value	Name	Description	0b	Disable	Device is active for streaming audio data	1b	Enable	Device is connected but not active
Access:	R/W												
Value	Name	Description											
0b	Disable	Device is active for streaming audio data											
1b	Enable	Device is connected but not active											
10	Audio Output EnableC <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This bit directs audio to the device connected to this transcoder. When enabled along with Inactive set to 0 and audio data is available, the audio data will be combined with the video data and sent over this transcoder. The audio unit uses the status of this bit to indicate presence of the HDMI/DP output to the audio driver.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 30%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>No Audio output</td> </tr> <tr> <td>1b</td> <td>Valid</td> <td>Audio is enabled</td> </tr> </tbody> </table>		Access:	R/W	Value	Name	Description	0b	Disable	No Audio output	1b	Valid	Audio is enabled
Access:	R/W												
Value	Name	Description											
0b	Disable	No Audio output											
1b	Valid	Audio is enabled											

AUD_PIN_ELD_CP_VLD

9	<p>CP ReadyC</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>This R/W bit reflects the state of CP request from the audio unit. When an audio CP request has been serviced, it must be reset to 1 by the video software to indicate that the CP request has been serviced. This is transcoder based. Software should add a delay of 1ms before updating the CP ready bit. This is needed to make sure that all the pending unsolicited responses are cleared (transmitted to HD audio) before CP ready unsolicited responses is generated. This is needed in case of DP MST is enabled and when many changes to PD, ELDV and CP ready bits are done during mode set.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 30%;">Name</th> <th style="width: 55%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Pending or Not Ready</td> <td>CP request pending or not ready to receive requests</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Ready</td> <td>CP request ready</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0b	Pending or Not Ready	CP request pending or not ready to receive requests	1b	Ready	CP request ready
Access:	R/W											
Value	Name	Description										
0b	Pending or Not Ready	CP request pending or not ready to receive requests										
1b	Ready	CP request ready										
8	<p>ELD validC</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>This R/W bit reflects the state of the ELD data written to the ELD RAM. After writing the ELD data, the video software must set this bit to 1 to indicate that the ELD data is valid. At audio codec initialization, or on a hotplug event, this bit is set to 0 by the video software. This bit is reflected in the audio pin complex widget as the ELD valid status bit. This is transcoder based.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Invalid</td> <td>ELD data invalid (default, when writing ELD data, set 0 by software)</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Valid</td> <td>ELD data valid (Set by video software only)</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0b	Invalid	ELD data invalid (default, when writing ELD data, set 0 by software)	1b	Valid	ELD data valid (Set by video software only)
Access:	R/W											
Value	Name	Description										
0b	Invalid	ELD data invalid (default, when writing ELD data, set 0 by software)										
1b	Valid	ELD data valid (Set by video software only)										
7	<p>Audio InactiveB</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>Inactive: When this bit is set, a digital display sink device has been attached but not active for streaming audio.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable</td> <td>Device is active for streaming audio data</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable</td> <td>Device is connected but not active</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0b	Disable	Device is active for streaming audio data	1b	Enable	Device is connected but not active
Access:	R/W											
Value	Name	Description										
0b	Disable	Device is active for streaming audio data										
1b	Enable	Device is connected but not active										
6	<p>Audio Output EnableB</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>This bit directs audio to the device connected to this transcoder. When enabled along with Inactive set to 0 and audio data is available, the audio data will be combined with the video data and sent over this transcoder. The audio unit uses the status of this bit to indicate presence of the HDMI/DP output to the audio driver. This is transcoder based.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 30%;">Name</th> <th style="width: 55%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable</td> <td>No audio output</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable</td> <td>Audio is enabled</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0b	Disable	No audio output	1b	Enable	Audio is enabled
Access:	R/W											
Value	Name	Description										
0b	Disable	No audio output										
1b	Enable	Audio is enabled										
5	<p>CP ReadyB</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>See CP_ReadyC description.</p>	Access:	R/W									
Access:	R/W											

AUD_PIN_ELD_CP_VLD

Value	Name	Description
0b	Not Ready	CP request pending or not ready to receive requests
1b	Ready	CP request ready

4	ELD validB	
Access:		R/W
See ELD_validC description.		
Value	Name	Description
0b	Invalid	ELD data invalid (default, when writing ELD data, set 0 by software)
1b	Valid	ELD data valid (Set by video software only)

3	Audio InactiveA	
Access:		R/W
Inactive: When this bit is set, a digital display sink device has been attached but not active for streaming audio.		
Value	Name	Description
0b	Disable	Device is active for streaming audio data
1b	Enable	Device is connected but not active

2	Audio Output EnableA	
Access:		R/W
This bit directs audio to the device connected to this transcoder. When enabled along with Inactive set to 0 and audio data is available, the audio data will be combined with the video data and sent over this transcoder. The audio unit uses the status of this bit to indicate presence of the HDMI/DP output to the audio driver. This is transcoder based.		
Value	Name	Description
0b	Disable	No audio output
1b	Enable	Audio is enabled

1	CP ReadyA	
Access:		R/W
See CP_ReadyC description.		
Value	Name	Description
0b	Not Ready	CP request pending or not ready to receive requests
1b	Ready	CP request ready

0	ELD validA	
Access:		R/W
See ELD_validC description.		
Value	Name	Description
0b	Invalid	ELD data invalid (default, when writing ELD data, set 0 by software)
1b	Valid	ELD data valid (Set by video software only)

AUD_PIN_PIPE_CONN_ENTRY_LNGTH

AUD_PIN_PIPE_CONN_ENTRY_LNGTH					
Register Space:	MMIO: 0/2/0				
Access:	RO				
Size (in bits):	32				
Address:	650A8h-650ABh				
Name:	Audio Connection List Entry and Length Transcoder A				
ShortName:	AUD_TCA_PIN_PIPE_CONN_ENTRY_LNGTH_RO				
Reset:	soft				
Address:	651A8h-651ABh				
Name:	Audio Connection List Entry and Length Transcoder B				
ShortName:	AUD_TCB_PIN_PIPE_CONN_ENTRY_LNGTH_RO				
Reset:	soft				
Address:	652A8h-652ABh				
Name:	Audio Connection List Entry and Length Transcoder C				
ShortName:	AUD_TCC_PIN_PIPE_CONN_ENTRY_LNGTH_RO				
Reset:	soft				
Address:	653A8h-653ABh				
Name:	Audio Connection List Entry and Length Transcoder D				
ShortName:	AUD_TCD_PIN_PIPE_CONN_ENTRY_LNGTH_RO				
Reset:	soft				
<p>These values are returned from the device as the Connection List Length response to a Get Pin Widget command or Get Device Widget command if DP MST. There is one instance of this register per transcoder A/B/C.</p>					
DWord	Bit	Description			
0	31:16	Reserved			
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
Format:	MBZ				
15:8	Connection List Entry <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Connection to Convertor Widget Node 0x03	Access:	RO		
Access:	RO				
7	7	Long Form			
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> This bit indicates whether the items in the connection list are long form or short form. This bit is hardwired to 0 (items in connection list are short form)	Access:	RO	
Access:	RO				

AUD_PIN_PIPE_CONN_ENTRY_LNGTH

	6:0	Connection List Length	
		Default Value:	0000001b
		Access:	RO
		<p>This field indicates the number of items in the connection list. If this field is 2, there is only one hardwired input possible, which is read from the Connection List, and there is no Connection Select Control.</p>	

AUD_PIPE_CONN_SEL_CTRL

AUD_PIPE_CONN_SEL_CTRL			
Register Space:	MMIO: 0/2/0		
Access:	RO		
Size (in bits):	32		
Address:	650ACh-650AFh		
Name:	Audio Pipe Connection Select Control		
ShortName:	AUD_PIN_PIPE_CONN_SEL_CTRL_RO		
Reset:	soft		
These values are returned from the device as the Connection List Length response to a Get Pin Widget command or Get Device Widget command for DP MST.			
DWord	Bit	Description	
0	31:24	Connection select Control PipeD	
		Default Value:	0Fh
		Access:	RO
		Connection Index Currently Set [Default 0x00], PipeD Widget is set to 0x03	
	23:16	Connection select Control PipeC	
		Default Value:	0Fh
		Access:	RO
		Connection Index Currently Set [Default 0x00], PipeC Widget is set to 0x02	
	15:8	Connection select Control PipeB	
		Default Value:	0Fh
		Access:	RO
		Connection Index Currently Set [Default 0x00], PipeB Widget is set to 0x01	
	7:0	Connection select Control PipeA	
		Default Value:	0Fh
		Access:	RO
		Connection Index Currently Set [Default 0x00], PipeA Widget is set to 0x00	



AUD_PWRST

AUD_PWRST						
Register Space:	MMIO: 0/2/0					
Access:	RO					
Size (in bits):	32					
Address:	6504Ch-6504Fh					
Name:	Audio Power State Read Only					
ShortName:	AUD_PWRST_RO					
Reset:	soft					
These values are returned from the device as the Power State response to a Get Audio Function Group command.						
DWord	Bit	Description				
0	31:30	Converter4 Widget PwrSt Curr				
		Access: RO				
		Format: Audio Power State Format				
		Converter4 Widget current power state				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>	Value	Name	11b	
Value	Name					
11b						
29:28		Converter4 Widget PwrSt Req				
		Access: RO				
		Format: Audio Power State Format				
		Converter4 Widget power state that was requested by audio software				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>	Value	Name	11b	
Value	Name					
11b						
27:26		Func Grp Dev PwrSt Curr				
		Access: RO				
		Format: Audio Power State Format				
		Function Group Device current power state				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>	Value	Name	11b	
Value	Name					
11b						
25:24		Func Grp Dev PwrSt Set				
		Access: RO				
		Format: Audio Power State Format				
		Function Group Device power state that was set				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>	Value	Name	11b	
Value	Name					
11b						

AUD_PWRST								
23:22	Converter3 Widget PwrSt Curr							
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>Audio Power State Format</td> </tr> </table> <p>Converter3 Widget current power state</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>	Access:	RO	Format:	Audio Power State Format	Value	Name	11b
Access:	RO							
Format:	Audio Power State Format							
Value	Name							
11b								
21:20	Converter3 Widget PwrSt Req							
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>Audio Power State Format</td> </tr> </table> <p>Converter3 Widget power state that was requested by audio software</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>	Access:	RO	Format:	Audio Power State Format	Value	Name	11b
Access:	RO							
Format:	Audio Power State Format							
Value	Name							
11b								
19:18	Convertor2 Widget PwrSt Curr							
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>Audio Power State Format</td> </tr> </table> <p>Convertor2 Widget current power state</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>	Access:	RO	Format:	Audio Power State Format	Value	Name	11b
Access:	RO							
Format:	Audio Power State Format							
Value	Name							
11b								
17:16	Convertor2 Widget PwrSt Req							
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>Audio Power State Format</td> </tr> </table> <p>Converter2 Widget power state that was requested by audio software</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>	Access:	RO	Format:	Audio Power State Format	Value	Name	11b
Access:	RO							
Format:	Audio Power State Format							
Value	Name							
11b								
15:14	Convertor1 Widget PwrSt Curr							
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>Audio Power State Format</td> </tr> </table> <p>Converter1 Widget current power state</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>	Access:	RO	Format:	Audio Power State Format	Value	Name	11b
Access:	RO							
Format:	Audio Power State Format							
Value	Name							
11b								
13:12	Convertor1 Widget PwrSt Req							
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>Audio Power State Format</td> </tr> </table> <p>Converter1 Widget power state that was requested by audio software</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>	Access:	RO	Format:	Audio Power State Format	Value	Name	11b
Access:	RO							
Format:	Audio Power State Format							
Value	Name							
11b								

AUD_PWRST						
	11:10	PinD Widget PwrSt Curr				
	Access: RO					
	Format: Audio Power State Format					
	PinD Widget current power stateFor DP MST this represents Device3 power state					
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>		Value	Name	11b	
	Value	Name				
	11b					
	9:8	PinD Widget PwrSt Set				
	Access: RO					
	Format: Audio Power State Format					
	PinD Widget power state that was setFor DP MST this represents Device3 power state					
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>		Value	Name	11b	
	Value	Name				
	11b					
	7:6	PinC Widget PwrSt Curr				
	Access: RO					
	Format: Audio Power State Format					
	PinC Widget current power stateFor DP MST this represents Device2 power state					
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>		Value	Name	11b	
	Value	Name				
	11b					
	5:4	PinC Widget PwrSt Set				
	Access: RO					
	Format: Audio Power State Format					
PinC Widget power state that was setFor DP MST this represents Device2 power state						
<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>		Value	Name	11b		
Value	Name					
11b						
3:2	PinB Widget PwrSt Curr					
Access: RO						
Format: Audio Power State Format						
PinB Widget current power stateFor DP MST this represents Device1 power state						
<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>		Value	Name	11b		
Value	Name					
11b						
1:0	PinB Widget PwrSt Set					
Access: RO						
Format: Audio Power State Format						
PinB Widget power state that was setFor DP MST this represents Device1 power state						
<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>11b</td> <td></td> </tr> </tbody> </table>		Value	Name	11b		
Value	Name					
11b						

AUD_RID

AUD_RID		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	65024h-65027h	
Name:	Audio Revision ID Read Only	
ShortName:	AUD_RID_RO	
Reset:	soft	
These values are returned from the device as the Revision ID response to a Get Root Node command.		
DWord	Bit	Description
0	31:24	Reserved
		Access: RO
	Format: MBZ	
	23:20	Major Revision
Default Value: 1h		
Access: RO		
The major revision number (left of the decimal) of the HD Audio Spec to which the codec is fully compliant. This field is hardwired within the device.		
19:16	Minor Revision	
	Default Value: 0h	
	Access: RO	
The minor revision number (rights of the decimal) or dot number of the HD Audio Spec to which the codec is fully compliant. This field is hardwired within the device.		
15:8	Revision ID	
	Default Value: 00h	
	Access: RO	
The vendor revision number for this given Device ID. This field is hardwired within the device.		
7:0	Stepping ID	
	Default Value: 00h	
	Access: RO	
An optional vendor stepping number within the given Revision ID. This field is hardwired within the device.		



AUD_TS_CDCLK_M

AUD_TS_CDCLK_M				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	65EA0h-65EA3h			
Name:	Audio Timestamp CDCLK M Value			
ShortName:	AUD_TS_CDCLK_M			
Reset:	soft			
<p>This register allows programming of the M value and enable bit for generation of timestamps using CDCLK when the audio link is off (BCLK off). The M value must be programmed based on the current CDCLK, please refer to the Bspec page "Audio Keep Alive Programming Sequence" for full details.</p>				
DWord	Bit	Description		
0	31	Enable Timestamp Generation During Link Off		
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enables generation of timestamps using CDCLK when the audio link is off (BCLK off).</p>	Access:	R/W
	Access:	R/W		
	30:24	Reserved		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
		Access:	RO	
<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ			
23:0	M Value			
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is the M value for the DDA which scales CDCLK to 24 MHz for timestamp generation.</p>	Access:	R/W	
Access:	R/W			

AUD_TS_CDCLK_N

AUD_TS_CDCLK_N		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	65EA4h-65EA7h	
Name:	Audio Timestamp CDCLK N Value	
ShortName:	AUD_TS_CDCLK_N	
Reset:	soft	
<p>This register allows programming of the N value for generation of timestamps using CDCLK when the audio link is off (BCLK off). The N value must be programmed based on the current CDCLK, please refer to the Bspec page "Audio Keep Alive Programming Sequence" for full details.</p>		
DWord	Bit	Description
0	31:24	Reserved
		Access: RO
	Format: MBZ	
	23:0	N Value
Access: R/W This is the N value for the DDA which scales CDCLK to 24 MHz for timestamp generation.		



AUD_VID_DID

AUD_VID_DID			
Register Space:	MMIO: 0/2/0		
Access:	RO		
Size (in bits):	32		
Address:	65020h-65023h		
Name:	Audio Vendor ID / Device ID Read Only		
ShortName:	AUD_VID_DID_RO		
Reset:	soft		
These values are returned from the device as the Vendor ID/ Device ID response to a Get Root Node command.			
DWord	Bit	Description	
0	31:16	Vendor ID	
		Default Value:	8086h
		Access:	RO
		Used to identify the codec within the PnP system. This field is hardwired within the device.	
15:8	15:8	Device ID Upper byte	
		Default Value:	28h
		Access:	RO
		Constant used to identify the codec within the PnP system. This field is set by the device hardware.	
7:0	7:0	Device ID Lower byte	
		Access:	RO
		Constant used to identify the codec within the PnP system. This field is set by fuse download. For correct values refer to the Codec root node parameter 00h.	

AUDIO_PIN_BUF_CTL

AUDIO_PIN_BUF_CTL							
Register Space:	MMIO: 0/2/0						
Access:	R/W						
Size (in bits):	32						
SOC_Consumer:	BIOS						
Address:	48414h-48417h						
Name:	Audio Pins Buffer Control						
ShortName:	AUDIO_PIN_BUF_CTL						
Reset:	soft						
This register controls the display audio pins I/O buffers.							
DWord	Bit	Description					
0	31	Enable					
		Access:	R/W				
		This field enables the audio buffer.					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b
	Value	Name					
	0b	Disable					
	1b	Enable					
	30	Reserved					
		Access:	RO				
		Format:	MBZ				
29:28	Hysteresis						
	Access:	R/W					
27	Reserved						
	Access:	RO					
	Format:	MBZ					
26:24	Spare						
	Access:	R/W					
23:21	Reserved						
	Access:	RO					
	Format:	MBZ					
20:16	Pulldown Strength						
	Access:	R/W					
15:12	Pulldown Slew						
	Access:	R/W					

AUDIO_PIN_BUF_CTL		
	11:9	Reserved
		Access: RO
		Format: MBZ
	8:4	Pullup Strength
		Access: R/W
	3:0	Pullup Slew
Access: R/W		

Audio Codec Interrupt Definition

Audio Codec Interrupt Definition		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	44480h-4448Fh	
Name:	Audio Codec Interrupts	
ShortName:	AUD_INTERRUPT	
Reset:	soft	
<p>This table indicates which events are mapped to each bit of the Audio Codec Interrupt registers.</p> <p>0x44480 = ISR 0x44484 = IMR 0x44488 = IIR 0x4448C = IER</p>		
DWord	Bit	Description
0	31	Audio_Power_State_change_Transcoder_D The ISR is an active high pulse when there is a power state change for audio for DDI D.
	30	Audio_Power_State_change_Transcoder_C The ISR is an active high pulse when there is a power state change for audio for DDI C.
	29	Audio_Power_State_change_Transcoder_B The ISR is an active high pulse when there is a power state change for audio for DDI B.
	28	Reserved
	27	Reserved
	26	Audio_Function_Group_Power_State_change The ISR is an active high pulse when there is a power state change for audio of function group widget.
	25	Audio_Conv1_Power_State_change The ISR is an active high pulse when there is a power state change for audio of Converter 1 widget.
	24	Audio_Conv2_Power_State_change The ISR is an active high pulse when there is a power state change for audio of Converter 2 widget.
	23	Audio_Conv3_Power_State_change The ISR is an active high pulse when there is a power state change for audio of Converter 3 widget.
	22	Audio_Conv4_Power_State_change The ISR is an active high pulse when there is a power state change for audio of Converter 4 widget.
	21	Spare 21
	20	Spare 20
	19	Spare 19
	18	Reserved
	17	Reserved
16	Reserved	

Audio Codec Interrupt Definition

15	Reserved
14	Reserved
13	Reserved
12	Spare 12
11	Audio_Power_State_change_Transcoder_A The ISR is an active high pulse when there is a power state change for audio for DDI F.
10	Reserved
9	Reserved
8	Reserved
7	Reserved
6	Reserved
5	Reserved
4:3	Unused_Int_4_3 These interrupts are currently unused.
2	Reserved
1	Reserved
0	Audio_Mailbox_Write The ISR is an active high pulse when there is a write to any of the four Audio Mail box verbs in vendor defined node ID 8

Auto Draw End Offset

3DPRIM_END_OFFSET - Auto Draw End Offset						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
_Custom_GTIReset:	DEV					
Address:	02420h-02423h					
Name:	Auto Draw End Offset					
ShortName:	3DPRIM_END_OFFSET_RCSUNIT_BE_GEOMETRY					
Address:	18420h-18423h					
Name:	Auto Draw End Offset					
ShortName:	3DPRIM_END_OFFSET_POCSUNIT_BE_GEOMETRY					
DWord	Bit	Description				
0	31:0	<p>End Offset</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This register is used to store the end offset value used by the Vertex Fetch to determine when to stop processing the 3D_PRIMITIVE command. This register is valid when the End Offset Enable is set in the 3D_PRIMITIVE command.</p>	Access:	R/W	Format:	U32
Access:	R/W					
Format:	U32					



AVP AV1 Bitstream Output Minimal Size Padding Count Report Register

AVP_AV1_MINSIZE_PADDING_COUNT - AVP AV1 Bitstream Output Minimal Size Padding Count Report Register		
Register Space:	MMIO: GTTMMADR	
Source:	VideoCS1	
Access:	RO	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	1C2B58h-1C2B5Bh	
Name:	AVP av1 tile minsize padding count	
ShortName:	AVP_AV1_TILE_MINSIZE_PADDING_COUNT_AWM_REG0	
Address:	1C6B58h-1C6B5Bh	
Name:	AVP av1 tile minsize padding count	
ShortName:	AVP_AV1_TILE_MINSIZE_PADDING_COUNT_AWM_REG1	
Address:	1D2B58h-1D2B5Bh	
Name:	AVP av1 tile minsize padding count	
ShortName:	AVP_AV1_TILE_MINSIZE_PADDING_COUNT_AWM_REG2	
Address:	1D6B58h-1D6B5Bh	
Name:	AVP av1 tile minsize padding count	
ShortName:	AVP_AV1_TILE_MINSIZE_PADDING_COUNT_AWM_REG3	
Address:	1E2B58h-1E2B5Bh	
Name:	AVP av1 tile minsize padding count	
ShortName:	AVP_AV1_TILE_MINSIZE_PADDING_COUNT_AWM_REG4	
Address:	1E6B58h-1E6B5Bh	
Name:	AVP av1 tile minsize padding count	
ShortName:	AVP_AV1_TILE_MINSIZE_PADDING_COUNT_AWM_REG5	
Address:	1F2B58h-1F2B5Bh	
Name:	AVP av1 tile minsize padding count	
ShortName:	AVP_AV1_TILE_MINSIZE_PADDING_COUNT_AWM_REG6	
Address:	1F6B58h-1F6B5Bh	
Name:	AVP av1 tile minsize padding count	
ShortName:	AVP_AV1_TILE_MINSIZE_PADDING_COUNT_AWM_REG7	
This register stores the count in bytes of minimal size padding insertion . It is primarily provided for statistical data gathering .		
DWord	Bit	Description

AVP_AV1_MINSIZE_PADDING_COUNT - AVP AV1 Bitstream Output Minimal Size Padding Count Report Register

0	31:0	AVP AV1 MinSize Padding Count	
		Access:	RO
		Format:	U32
		<p>Total number of bytes in the bitstream output contributing to minimal size padding operation. This count is updated each time when the padding count is incremented.</p>	



AVP AV1 Image Status Control

AVP_AV1_IMAGE_STATUS_CONTROL - AVP AV1 Image Status Control		
Register Space:	MMIO: GTTMMADR	
Source:	VideoCS1	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	1C2B60h-1C2B63h	
Name:	AVP av1 image status control	
ShortName:	AVP_AV1_IMAGE_STATUS_CONTROL_AWM_REG0	
Address:	1C6B60h-1C6B63h	
Name:	AVP av1 image status control	
ShortName:	AVP_AV1_IMAGE_STATUS_CONTROL_AWM_REG1	
Address:	1D2B60h-1D2B63h	
Name:	AVP av1 image status control	
ShortName:	AVP_AV1_IMAGE_STATUS_CONTROL_AWM_REG2	
Address:	1D6B60h-1D6B63h	
Name:	AVP av1 image status control	
ShortName:	AVP_AV1_IMAGE_STATUS_CONTROL_AWM_REG3	
Address:	1E2B60h-1E2B63h	
Name:	AVP av1 image status control	
ShortName:	AVP_AV1_IMAGE_STATUS_CONTROL_AWM_REG4	
Address:	1E6B60h-1E6B63h	
Name:	AVP av1 image status control	
ShortName:	AVP_AV1_IMAGE_STATUS_CONTROL_AWM_REG5	
Address:	1F2B60h-1F2B63h	
Name:	AVP av1 image status control	
ShortName:	AVP_AV1_IMAGE_STATUS_CONTROL_AWM_REG6	
Address:	1F6B60h-1F6B63h	
Name:	AVP av1 image status control	
ShortName:	AVP_AV1_IMAGE_STATUS_CONTROL_AWM_REG7	
DWord	Bit	Description
0	31:24	Cumulative Frame Delta QP/QIndex
		Access: R/W
		Format: S7

AVP_AV1_IMAGE_STATUS_CONTROL - AVP AV1 Image Status Control

	<p>Used for Frame Level Multi-pass Rate Control. AV1: $pu_qp = \text{input (first pass) } cu_qp + \text{Cumulative Frame Delta Qp}$. Pak does clamping to max value based on bitdepth. Bit31 is the sign bit. AV1: $cu_qindex = \text{input (first pass) } cu_qindex + \text{Cumulative Frame Delta Qindex}$. Pak does clamping to -127..127 after adding. Bit31 is the sign bit. VDENC: In VDenc mode this value is added even in first pass (always)so the recommendation is to set this value to zero in first pass</p>				
23	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	R/W	Format:	MBZ
Access:	R/W				
Format:	MBZ				
22:16	<p>Cumulative Frame Delta LF</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>S6</td> </tr> </table> <p>Used for Frame Level Multi-pass Rate Control. $LF_level = \text{input (first pass) } LF_level + \text{Cumulative Frame Delta LF level}$. Pak does clamping to -63..63 after adding.</p>	Access:	R/W	Format:	S6
Access:	R/W				
Format:	S6				
15:12	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	R/W	Format:	MBZ
Access:	R/W				
Format:	MBZ				
11:8	<p>Total Num-Pass</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U4</td> </tr> </table> <p>Indicates total number of passes so far including current pass</p>	Access:	RO	Format:	U4
Access:	RO				
Format:	U4				
7:3	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	R/W	Format:	MBZ
Access:	R/W				
Format:	MBZ				
2	<p>Frame Bit Count Violate - under run</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This can trigger Frame Level Multi-pass Rate Control. Set to 1 if frame bit count is less than or equal to FrameBitRateMin</p>	Access:	RO	Format:	U1
Access:	RO				
Format:	U1				
1	<p>Frame Bit Count Violate - over run</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This can trigger Frame Level Multi-pass Rate Control. Set to 1 if frame bit count is less than or equal to FrameBitRateMax</p>	Access:	RO	Format:	U1
Access:	RO				
Format:	U1				
0	<p>Reserved (MBZ)</p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ				



AVP AV1 Image Status Mask

AVP_AV1_IMAGE_STATUS_MASK - AVP AV1 Image Status Mask		
Register Space:	MMIO: GTTMMADR	
Source:	VideoCS1	
Access:	RO	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	1C2B5Ch-1C2B5Fh	
Name:	AVP av1 image status mask	
ShortName:	AVP_AV1_IMAGE_STATUS_MASK_AWM_REG0	
Address:	1C6B5Ch-1C6B5Fh	
Name:	AVP av1 image status mask	
ShortName:	AVP_AV1_IMAGE_STATUS_MASK_AWM_REG1	
Address:	1D2B5Ch-1D2B5Fh	
Name:	AVP av1 image status mask	
ShortName:	AVP_AV1_IMAGE_STATUS_MASK_AWM_REG2	
Address:	1D6B5Ch-1D6B5Fh	
Name:	AVP av1 image status mask	
ShortName:	AVP_AV1_IMAGE_STATUS_MASK_AWM_REG3	
Address:	1E2B5Ch-1E2B5Fh	
Name:	AVP av1 image status mask	
ShortName:	AVP_AV1_IMAGE_STATUS_MASK_AWM_REG4	
Address:	1E6B5Ch-1E6B5Fh	
Name:	AVP av1 image status mask	
ShortName:	AVP_AV1_IMAGE_STATUS_MASK_AWM_REG5	
Address:	1F2B5Ch-1F2B5Fh	
Name:	AVP av1 image status mask	
ShortName:	AVP_AV1_IMAGE_STATUS_MASK_AWM_REG6	
Address:	1F6B5Ch-1F6B5Fh	
Name:	AVP av1 image status mask	
ShortName:	AVP_AV1_IMAGE_STATUS_MASK_AWM_REG7	
This register stores the image status(flags).		
DWord	Bit	Description
0	31:3	Resrved
		Access: RO
		Format: MBZ

AVP_AV1_IMAGE_STATUS_MASK - AVP AV1 Image Status Mask

	2	FrameBitRateMinReportMask	
		Access:	RO
		Format:	U1
	Same as FrameSzUnderStatusEn in AVP_PIC_STATE.		
	1	FrameBitRateMaxReportMask	
		Access:	RO
		Format:	U1
	Same as FrameSzOverStatusEn in AVP_PIC_STATE.		
	0	FrameLcuMaxReportMask	
Access:		RO	
Format:		U1	



AVP AV1 Qp Status Count

AVP_AV1_QP_STATUS_COUNT - AVP AV1 Qp Status Count		
Register Space:	MMIO: GTTMMADR	
Source:	VideoCS1	
Access:	RO	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	1C2B64h-1C2B67h	
Name:	AVP av1 QP status count	
ShortName:	AVP_AV1_QP_STATUS_COUNT_AWM_REG0	
Address:	1C6B64h-1C6B67h	
Name:	AVP av1 QP status count	
ShortName:	AVP_AV1_QP_STATUS_COUNT_AWM_REG1	
Address:	1D2B64h-1D2B67h	
Name:	AVP av1 QP status count	
ShortName:	AVP_AV1_QP_STATUS_COUNT_AWM_REG2	
Address:	1D6B64h-1D6B67h	
Name:	AVP av1 QP status count	
ShortName:	AVP_AV1_QP_STATUS_COUNT_AWM_REG3	
Address:	1E2B64h-1E2B67h	
Name:	AVP av1 QP status count	
ShortName:	AVP_AV1_QP_STATUS_COUNT_AWM_REG4	
Address:	1E6B64h-1E6B67h	
Name:	AVP av1 QP status count	
ShortName:	AVP_AV1_QP_STATUS_COUNT_AWM_REG5	
Address:	1F2B64h-1F2B67h	
Name:	AVP av1 QP status count	
ShortName:	AVP_AV1_QP_STATUS_COUNT_AWM_REG6	
Address:	1F6B64h-1F6B67h	
Name:	AVP av1 QP status count	
ShortName:	AVP_AV1_QP_STATUS_COUNT_AWM_REG7	
This register stores cumulative QP for all SBs		
DWord	Bit	Description
0	23:0	Cumulative QP
		Access: RO
		Format: U24

AVP_AV1_QP_STATUS_COUNT - AVP AV1 Qp Status Count		
--	--	--

		Cumulative QP for all SBs of a TILE(Can be used for computing average QP).
--	--	--



AVP AV1 Reported Bitstream Output Byte Count with header per Tile Register

AVP_AV1_BITSTREAM_BYTECOUNT_TILE_WITH_HEADER - AVP AV1 Reported Bitstream Output Byte Count with header per Tile Register		
Register Space:	MMIO: GTTMMADR	
Source:	VideoCS1	
Access:	RO	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	1C2B48h-1C2B4Bh	
Name:	AVP av1 Bitstream Byte Count Tile with header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_WITH_HEADER_AWM_REG0	
Address:	1C6B48h-1C6B4Bh	
Name:	AVP av1 Bitstream Byte Count Tile with header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_WITH_HEADER_AWM_REG1	
Address:	1D2B48h-1D2B4Bh	
Name:	AVP av1 Bitstream Byte Count Tile with header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_WITH_HEADER_AWM_REG2	
Address:	1D6B48h-1D6B4Bh	
Name:	AVP av1 Bitstream Byte Count Tile with header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_WITH_HEADER_AWM_REG3	
Address:	1E2B48h-1E2B4Bh	
Name:	AVP av1 Bitstream Byte Count Tile with header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_WITH_HEADER_AWM_REG4	
Address:	1E6B48h-1E6B4Bh	
Name:	AVP av1 Bitstream Byte Count Tile with header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_WITH_HEADER_AWM_REG5	
Address:	1F2B48h-1F2B4Bh	
Name:	AVP av1 Bitstream Byte Count Tile with header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_WITH_HEADER_AWM_REG6	
Address:	1F6B48h-1F6B4Bh	
Name:	AVP av1 Bitstream Byte Count Tile with header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_WITH_HEADER_AWM_REG7	
DWord	Bit	Description

AVP_AV1_BITSTREAM_BYTECOUNT_TILE_WITH_HEADER - AVP AV1 Reported Bitstream Output Byte Count with header per Tile Register

0	31:0	AVP AV1 Bitstream Byte Count per Tile With header	
		Access:	RO
		Format:	U32
<p>Total number of bytes in the bitstream output per tile from the encoder. This includes header, optional tail, byte alignment, data bytes, EMU (emulation) bytes, cabac-zero word insertion, and padding insertion. The optional header/optional tail includes all bits accumulated for PAK_INSERT_COMMAND when HeaderLenghtExcludeFrmSize is set to 0 and it does NOT include all bits generated by PAK_INSERT_COMMAND when HeaderLenghtExcludeFrmSize is set to 1. This count is updated for every time the internal bitstream counter is incremented and its reset at image start.</p>			



AVP AV1 Reported Bitstream Output CABAC Bin Count Register

AVP_AV1_CABAC_BIN_COUNT_TILE - AVP AV1 Reported Bitstream Output CABAC Bin Count Register		
Register Space:	MMIO: GTTMMADR	
Source:	VideoCS1	
Access:	RO	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	1C2B50h-1C2B53h	
Name:	AVP av1 cabac bin count tile	
ShortName:	AVP_AV1_CABAC_BIN_COUNT_TILE_AWM_REG0	
Address:	1C6B50h-1C6B53h	
Name:	AVP av1 cabac bin count tile	
ShortName:	AVP_AV1_CABAC_BIN_COUNT_TILE_AWM_REG1	
Address:	1D2B50h-1D2B53h	
Name:	AVP av1 cabac bin count tile	
ShortName:	AVP_AV1_CABAC_BIN_COUNT_TILE_AWM_REG2	
Address:	1D6B50h-1D6B53h	
Name:	AVP av1 cabac bin count tile	
ShortName:	AVP_AV1_CABAC_BIN_COUNT_TILE_AWM_REG3	
Address:	1E2B50h-1E2B53h	
Name:	AVP av1 cabac bin count tile	
ShortName:	AVP_AV1_CABAC_BIN_COUNT_TILE_AWM_REG4	
Address:	1E6B50h-1E6B53h	
Name:	AVP av1 cabac bin count tile	
ShortName:	AVP_AV1_CABAC_BIN_COUNT_TILE_AWM_REG5	
Address:	1F2B50h-1F2B53h	
Name:	AVP av1 cabac bin count tile	
ShortName:	AVP_AV1_CABAC_BIN_COUNT_TILE_AWM_REG6	
Address:	1F6B50h-1F6B53h	
Name:	AVP av1 cabac bin count tile	
ShortName:	AVP_AV1_CABAC_BIN_COUNT_TILE_AWM_REG7	
This register stores the count of number of bins per frame.		
DWord	Bit	Description
0	31:0	AVP AV1 Cabac Bin Count TILE
		Default Value: <input type="text" value="0"/>

AVP_AV1_CABAC_BIN_COUNT_TILE - AVP AV1 Reported Bitstream Output CABAC Bin Count Register

		Access:	RO
		Format:	U32
<p>Total number of BINs in the bitstream output per frame from the encoder. This count is updated for every time the bin counter is incremented and its reset at image start.</p>			



AVP av1 status

AVP_STATUS_ADDR - AVP av1 status		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	1C2B04h-1C2B07h	
Name:	AVP av1 status	
ShortName:	AVP_STATUS_ADDR_AWM_REG0	
Address:	1C6B04h-1C6B07h	
Name:	AVP av1 status	
ShortName:	AVP_STATUS_ADDR_AWM_REG1	
Address:	1D2B04h-1D2B07h	
Name:	AVP av1 status	
ShortName:	AVP_STATUS_ADDR_AWM_REG2	
Address:	1D6B04h-1D6B07h	
Name:	AVP av1 status	
ShortName:	AVP_STATUS_ADDR_AWM_REG3	
Address:	1E2B04h-1E2B07h	
Name:	AVP av1 status	
ShortName:	AVP_STATUS_ADDR_AWM_REG4	
Address:	1E6B04h-1E6B07h	
Name:	AVP av1 status	
ShortName:	AVP_STATUS_ADDR_AWM_REG5	
Address:	1F2B04h-1F2B07h	
Name:	AVP av1 status	
ShortName:	AVP_STATUS_ADDR_AWM_REG6	
Address:	1F6B04h-1F6B07h	
Name:	AVP av1 status	
ShortName:	AVP_STATUS_ADDR_AWM_REG7	
This register stores the number of clock cycles spent decoding/encoding the current frame.		
DWord	Bit	Description
0	31	AVP Pipe Active Access: RO Indicate AVP Pipe is currently active in processing the frame/tile
	30:2	Reserved

AVP_STATUS_ADDR - AVP av1 status					
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
1	<p>Final MV Overflow Error</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>Indicate the final MV is overflowing</p>	Access:	RO	Format:	U1
Access:	RO				
Format:	U1				
0	<p>Bitstream Upper Bound Error</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>Indicate the bitstream access has reached the upper bound of the buffer and overflow</p>	Access:	RO	Format:	U1
Access:	RO				
Format:	U1				



AVP av1 unit done

AVP_UNIT_DONE_ADDR - AVP av1 unit done		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	1C2B00h-1C2B03h	
Name:	AVP av1 unit done	
ShortName:	AVP_UNIT_DONE_ADDR_AWM_REG0	
Address:	1C6B00h-1C6B03h	
Name:	AVP av1 unit done	
ShortName:	AVP_UNIT_DONE_ADDR_AWM_REG1	
Address:	1D2B00h-1D2B03h	
Name:	AVP av1 unit done	
ShortName:	AVP_UNIT_DONE_ADDR_AWM_REG2	
Address:	1D6B00h-1D6B03h	
Name:	AVP av1 unit done	
ShortName:	AVP_UNIT_DONE_ADDR_AWM_REG3	
Address:	1E2B00h-1E2B03h	
Name:	AVP av1 unit done	
ShortName:	AVP_UNIT_DONE_ADDR_AWM_REG4	
Address:	1E6B00h-1E6B03h	
Name:	AVP av1 unit done	
ShortName:	AVP_UNIT_DONE_ADDR_AWM_REG5	
Address:	1F2B00h-1F2B03h	
Name:	AVP av1 unit done	
ShortName:	AVP_UNIT_DONE_ADDR_AWM_REG6	
Address:	1F6B00h-1F6B03h	
Name:	AVP av1 unit done	
ShortName:	AVP_UNIT_DONE_ADDR_AWM_REG7	
This register stores all the done signals for AVP pipe. "0" means unit is done and idle; "1" means unit is active.		
DWord	Bit	Description
0	31:18	Reserved
		Access: RO
		Format: MBZ
	17	APP Done Signal (Inverted)

AVP_UNIT_DONE_ADDR - AVP av1 unit done			
		Access:	RO
		Format:	U1
16	APR Done Signal (Inverted)		
		Access:	RO
		Format:	U1
15	AIT Done Signal (Inverted)		
		Access:	RO
		Format:	U1
14	AIQ Done Signal (Inverted)		
		Access:	RO
		Format:	U1
13	AMC Done Signal (Inverted)		
		Access:	RO
		Format:	U1
12	AED Done Signal (Inverted)		
		Access:	RO
		Format:	U1
11	AMX Done Signal (Inverted)		
		Access:	RO
		Format:	U1
10	ALF Done Signal (Inverted)		
		Access:	RO
		Format:	U1
9	ALN Done Signal (Inverted)		
		Access:	RO
		Format:	U1
8:0	Reserved		
		Access:	RO
		Format:	MBZ



AVP Reported Bitstream Output Byte Count without header per TILE Register

AVP_AV1_BITSTREAM_BYTECOUNT_TILE_NO_HEADER - AVP Reported Bitstream Output Byte Count without header per TILE Register		
Register Space:	MMIO: GTTMMADR	
Source:	VideoCS1	
Access:	RO	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	1C2B4Ch-1C2B4Fh	
Name:	AVP av1 Bitstream Byte Count Tile without header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_NO_HEADER_AWM_REG0	
Address:	1C6B4Ch-1C6B4Fh	
Name:	AVP av1 Bitstream Byte Count Tile without header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_NO_HEADER_AWM_REG1	
Address:	1D2B4Ch-1D2B4Fh	
Name:	AVP av1 Bitstream Byte Count Tile without header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_NO_HEADER_AWM_REG2	
Address:	1D6B4Ch-1D6B4Fh	
Name:	AVP av1 Bitstream Byte Count Tile without header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_NO_HEADER_AWM_REG3	
Address:	1E2B4Ch-1E2B4Fh	
Name:	AVP av1 Bitstream Byte Count Tile without header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_NO_HEADER_AWM_REG4	
Address:	1E6B4Ch-1E6B4Fh	
Name:	AVP av1 Bitstream Byte Count Tile without header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_NO_HEADER_AWM_REG5	
Address:	1F2B4Ch-1F2B4Fh	
Name:	AVP av1 Bitstream Byte Count Tile without header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_NO_HEADER_AWM_REG6	
Address:	1F6B4Ch-1F6B4Fh	
Name:	AVP av1 Bitstream Byte Count Tile without header	
ShortName:	AVP_AV1_BITSTREAM_BYTECOUNT_TILE_NO_HEADER_AWM_REG7	
DWord	Bit	Description

AVP_AV1_BITSTREAM_BYTECOUNT_TILE_NO_HEADER - AVP Reported Bitstream Output Byte Count without header per TILE Register

0	31:0	AVP Bitstream Byte Count per Tile Without header	
		Access:	RO
		Format:	U32
<p>Total number of bytes in the bitstream output per tile from the encoder. This excludes optional header, optional tail, byte alignment, data bytes, EMU (emulation) bytes, cabac-zero word insertion, and padding insertion. .</p>			



Batch Address Difference Register

BB_ADDR_DIFF - Batch Address Difference Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02154h-02157h
Name:	Batch Address Difference Register
ShortName:	BB_ADDR_DIFF_RCSUNIT_CTX
Address:	22154h-22157h
Name:	Batch Address Difference Register
ShortName:	BB_ADDR_DIFF_BCSUNIT_CTX
Address:	1C0154h-1C0157h
Name:	Batch Address Difference Register
ShortName:	BB_ADDR_DIFF_VCSUNIT0_CTX
Address:	1C4154h-1C4157h
Name:	Batch Address Difference Register
ShortName:	BB_ADDR_DIFF_VCSUNIT1_CTX
Address:	1C8154h-1C8157h
Name:	Batch Address Difference Register
ShortName:	BB_ADDR_DIFF_VECSUNIT0_CTX
Address:	1D0154h-1D0157h
Name:	Batch Address Difference Register
ShortName:	BB_ADDR_DIFF_VCSUNIT2_CTX
Address:	1D4154h-1D4157h
Name:	Batch Address Difference Register
ShortName:	BB_ADDR_DIFF_VCSUNIT3_CTX
Address:	1D8154h-1D8157h
Name:	Batch Address Difference Register
ShortName:	BB_ADDR_DIFF_VECSUNIT1_CTX
Address:	1E0154h-1E0157h
Name:	Batch Address Difference Register
ShortName:	BB_ADDR_DIFF_VCSUNIT4_CTX
Address:	1E4154h-1E4157h
Name:	Batch Address Difference Register

BB_ADDR_DIFF - Batch Address Difference Register						
ShortName:	BB_ADDR_DIFF_VCSUNIT5_CTX					
Address:	1E8154h-1E8157h					
Name:	Batch Address Difference Register					
ShortName:	BB_ADDR_DIFF_VECSUNIT2_CTX					
Address:	1F0154h-1F0157h					
Name:	Batch Address Difference Register					
ShortName:	BB_ADDR_DIFF_VCSUNIT6_CTX					
Address:	1F4154h-1F4157h					
Name:	Batch Address Difference Register					
ShortName:	BB_ADDR_DIFF_VCSUNIT7_CTX					
Address:	1F8154h-1F8157h					
Name:	Batch Address Difference Register					
ShortName:	BB_ADDR_DIFF_VECSUNIT3_CTX					
Address:	1A154h-1A157h					
Name:	Batch Address Difference Register					
ShortName:	BB_ADDR_DIFF_CCSUNIT0_CTX					
Address:	1C154h-1C157h					
Name:	Batch Address Difference Register					
ShortName:	BB_ADDR_DIFF_CCSUNIT1_CTX					
Address:	1E154h-1E157h					
Name:	Batch Address Difference Register					
ShortName:	BB_ADDR_DIFF_CCSUNIT2_CTX					
Address:	26154h-26157h					
Name:	Batch Address Difference Register					
ShortName:	BB_ADDR_DIFF_CCSUNIT3_CTX					
<p>This register contains the difference between the start of the last batch and where the last initiated Batch Buffer is currently fetching commands.</p>						
Programming Notes						
<p>Programming Restriction: This register should NEVER be programmed by driver, this is for HW internal use only.</p>						
DWord	Bit	Description				
0	31:2	<p>Batch Buffer Address Difference</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:2]</td> </tr> </table> <p>This field specifies the DWord-aligned difference between the starting address of the batch buffer and where the last initiated Batch Buffer is currently fetching commands.</p>	Access:	R/W	Format:	GraphicsAddress[31:2]
Access:	R/W					
Format:	GraphicsAddress[31:2]					

BB_ADDR_DIFF - Batch Address Difference Register

	1:0	Reserved	
		Access:	RO
		Format:	MBZ

Batch Buffer Head Pointer Preemption Register

BB_PREEMPT_ADDR - Batch Buffer Head Pointer Preemption Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02148h-0214Bh
Name:	Batch Buffer Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_RCSUNIT_CTX
Address:	22148h-2214Bh
Name:	Batch Buffer Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_BCSUNIT_CTX
Address:	1C0148h-1C014Bh
Name:	Batch Buffer Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_VCSUNIT0_CTX
Address:	1C4148h-1C414Bh
Name:	Batch Buffer Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_VCSUNIT1_CTX
Address:	1C8148h-1C814Bh
Name:	Batch Buffer Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_VECSUNIT0_CTX
Address:	1D0148h-1D014Bh
Name:	Batch Buffer Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_VCSUNIT2_CTX
Address:	1D4148h-1D414Bh
Name:	Batch Buffer Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_VCSUNIT3_CTX
Address:	1D8148h-1D814Bh
Name:	Batch Buffer Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_VECSUNIT1_CTX
Address:	1E0148h-1E014Bh
Name:	Batch Buffer Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_VCSUNIT4_CTX
Address:	1E4148h-1E414Bh

BB_PREEMPT_ADDR - Batch Buffer Head Pointer Preemption Register

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_VCSUNIT5_CTX

Address: 1E8148h-1E814Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_VECSUNIT2_CTX

Address: 1F0148h-1F014Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_VCSUNIT6_CTX

Address: 1F4148h-1F414Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_VCSUNIT7_CTX

Address: 1F8148h-1F814Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_VECSUNIT3_CTX

Address: 1A148h-1A14Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_CCSUNIT0_CTX

Address: 1C148h-1C14Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_CCSUNIT1_CTX

Address: 1E148h-1E14Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_CCSUNIT2_CTX

Address: 26148h-2614Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_CCSUNIT3_CTX

This register gets updated with the DWord-aligned graphics memory address of the PREEMPTABLE commanding the batch buffer on which preemption has occurred.

This register gets updated with the DWord-aligned graphics memory address of the command following the MI_BATCH_START corresponding to the second level batch buffer, when the preemption has occurred in the second level batch buffer.

This register value should be looked at only when the preemption has occurred in the batch buffer. This is indicated by "Ring/Batch Indicator" in "RING_BUFFER_HEAD_PREEMPT_REG". This register value retains its previous value and doesn't change when the preemption occurs on a preemptable command in ring buffer.

Preemption is triggered by valid UHPTR in ring buffer mode of scheduling and by a pending execlist in Exec-List mode of scheduling.

BB_PREEMPT_ADDR - Batch Buffer Head Pointer Preemption Register

This is a global register and context save/restored as part of power context image.

Preemptable Commands	Source
MI_ARB_CHECK 3D_PRIMITIVE GPGPU_WALKER MEDIA_STATE_FLUSH PIPE_CONTROL (Only in GPGPU mode of pipeline selection) MI_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection) MI_SEMAPHORE_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection)	RenderCS

Preemptable Commands	Source
MI_ARB_CHECK	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS

Programming Notes

Programming Restriction: This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description				
0	31:2	Batch Buffer Head Pointer <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:2]</td> </tr> </table> <p>This field specifies the DWord-aligned Graphics Memory Address of the PREEMPTABLE command in a batch buffer where the Preemption has occurred.</p>	Access:	R/W	Format:	GraphicsAddress[31:2]
Access:	R/W					
Format:	GraphicsAddress[31:2]					
	1:0	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					



Batch Buffer Head Pointer Register

BB_ADDR - Batch Buffer Head Pointer Register	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02140h-02143h
Name:	Batch Buffer Head Pointer Register
ShortName:	BB_ADDR_RCSUNIT_CTX
Address:	22140h-22143h
Name:	Batch Buffer Head Pointer Register
ShortName:	BB_ADDR_BCSUNIT_CTX
Address:	1C0140h-1C0143h
Name:	Batch Buffer Head Pointer Register
ShortName:	BB_ADDR_VCSUNIT0_CTX
Address:	1C4140h-1C4143h
Name:	Batch Buffer Head Pointer Register
ShortName:	BB_ADDR_VCSUNIT1_CTX
Address:	1C8140h-1C8143h
Name:	Batch Buffer Head Pointer Register
ShortName:	BB_ADDR_VECSUNIT0_CTX
Address:	1D0140h-1D0143h
Name:	Batch Buffer Head Pointer Register
ShortName:	BB_ADDR_VCSUNIT2_CTX
Address:	1D4140h-1D4143h
Name:	Batch Buffer Head Pointer Register
ShortName:	BB_ADDR_VCSUNIT3_CTX
Address:	1D8140h-1D8143h
Name:	Batch Buffer Head Pointer Register
ShortName:	BB_ADDR_VECSUNIT1_CTX
Address:	1E0140h-1E0143h
Name:	Batch Buffer Head Pointer Register
ShortName:	BB_ADDR_VCSUNIT4_CTX
Address:	1E4140h-1E4143h
Name:	Batch Buffer Head Pointer Register
ShortName:	BB_ADDR_VCSUNIT5_CTX

BB_ADDR - Batch Buffer Head Pointer Register		
Address:	1E8140h-1E8143h	
Name:	Batch Buffer Head Pointer Register	
ShortName:	BB_ADDR_VECSUNIT2_CTX	
Address:	1F0140h-1F0143h	
Name:	Batch Buffer Head Pointer Register	
ShortName:	BB_ADDR_VCSUNIT6_CTX	
Address:	1F4140h-1F4143h	
Name:	Batch Buffer Head Pointer Register	
ShortName:	BB_ADDR_VCSUNIT7_CTX	
Address:	1F8140h-1F8143h	
Name:	Batch Buffer Head Pointer Register	
ShortName:	BB_ADDR_VECSUNIT3_CTX	
Address:	1A140h-1A143h	
Name:	Batch Buffer Head Pointer Register	
ShortName:	BB_ADDR_CCSUNIT0_CTX	
Address:	1C140h-1C143h	
Name:	Batch Buffer Head Pointer Register	
ShortName:	BB_ADDR_CCSUNIT1_CTX	
Address:	1E140h-1E143h	
Name:	Batch Buffer Head Pointer Register	
ShortName:	BB_ADDR_CCSUNIT2_CTX	
Address:	26140h-26143h	
Name:	Batch Buffer Head Pointer Register	
ShortName:	BB_ADDR_CCSUNIT3_CTX	
Description		
<p>This field specifies the DWord-aligned Graphics Memory Address of commands being fetched for the most recently initiated batch buffer. This register have valid values only when the Valid bit is set to 0. Level of the batch buffer is indicated based on the Batch Buffer Stack Pointer value in BB_STATE register.</p> <ul style="list-style-type: none"> Stack Pointer holding a value 0 indicates First Level batch buffer. Stack Pointer holding a value 1 indicates Second Level batch buffer. Stack Pointer holding a value 2 indicates Third Level batch buffer. 		
Programming Notes		
<p>Programming Restriction: This register should NEVER be programmed by driver. This is for HW internal use only.</p>		
DWord	Bit	Description

BB_ADDR - Batch Buffer Head Pointer Register											
0	31:2	Batch Buffer Head Pointer									
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:2]</td> </tr> </table>	Access:	RO	Format:	GraphicsAddress[31:2]					
	Access:	RO									
	Format:	GraphicsAddress[31:2]									
			<p>This field specifies the DWord-aligned Graphics Memory Address of commands being fetched for the most recently initiated batch buffer. This register have valid values only when the Valid bit is set to 0. Level of the batch buffer is indicated based on the Batch Buffer Stack Pointer value in BB_STATE register.</p> <ul style="list-style-type: none"> • Stack Pointer holding a value 0 indicates First Level batch buffer. • Stack Pointer holding a value 1 indicates Second Level batch buffer. • Stack Pointer holding a value 2 indicates Third Level batch buffer. 								
	1	Reserved									
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
	Access:	RO									
	Format:	MBZ									
	0	Valid									
<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table>		Access:	RO	Format:	U1						
Access:	RO										
Format:	U1										
<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 40%;">Name</th> <th style="width: 40%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Invalid [Default]</td> <td>Batch buffer Invalid</td> </tr> <tr> <td>1h</td> <td>Valid</td> <td>Batch buffer Valid</td> </tr> </tbody> </table>			Value	Name	Description	0h	Invalid [Default]	Batch buffer Invalid	1h	Valid	Batch buffer Valid
Value	Name	Description									
0h	Invalid [Default]	Batch buffer Invalid									
1h	Valid	Batch buffer Valid									

Batch Buffer Per Context Pointer

BB_PER_CTX_PTR - Batch Buffer Per Context Pointer	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	021C0h-021C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_RCSUNIT_CTX
Address:	221C0h-221C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_BCSUNIT_CTX
Address:	1C01C0h-1C01C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_VCSUNIT0_CTX
Address:	1C41C0h-1C41C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_VCSUNIT1_CTX
Address:	1C81C0h-1C81C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_VECSUNIT0_CTX
Address:	1D01C0h-1D01C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_VCSUNIT2_CTX
Address:	1D41C0h-1D41C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_VCSUNIT3_CTX
Address:	1D81C0h-1D81C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_VECSUNIT1_CTX
Address:	1E01C0h-1E01C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_VCSUNIT4_CTX
Address:	1E41C0h-1E41C3h
Name:	Batch Buffer Per Context Pointer

BB_PER_CTX_PTR - Batch Buffer Per Context Pointer	
ShortName:	BB_PER_CTX_PTR_VCSUNIT5_CTX
Address:	1E81C0h-1E81C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_VECSUNIT2_CTX
Address:	1F01C0h-1F01C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_VCSUNIT6_CTX
Address:	1F41C0h-1F41C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_VCSUNIT7_CTX
Address:	1F81C0h-1F81C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_VECSUNIT3_CTX
Address:	1A1C0h-1A1C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_CCSUNIT0_CTX
Address:	1C1C0h-1C1C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_CCSUNIT1_CTX
Address:	1E1C0h-1E1C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_CCSUNIT2_CTX
Address:	261C0h-261C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_CCSUNIT3_CTX
<p>This register is used to program the batch buffer address to be executed between context restore and execution of ring/execution list if enabled. This will only get executed due to regular context save/restore and not during power restore. This register is part of the execution list context and will be executed per context. Only supported if execution list is enabled. There is no preempting workloads within the Per Context Batch Buffer.</p>	
Programming Notes	
<p>BlitterCS/VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be programmed for these command streamers.</p>	
<p>Render CS: Per Context Batch Buffer execution must not look at the MI_RS_CONTROL or Wait For Event status that are restored for the corresponding context. Ex: A context with MI_RS_CONTROL status with RS disabled doesn't stop Render CS from triggering Resource Streamer to execute Per Context Batch Buffer when "RS Enabled Batch Buffer Per Context" is set.</p>	
<p>RenderCS: The following commands are not supported within a Per Context Batch Buffer:</p>	

BB_PER_CTX_PTR - Batch Buffer Per Context Pointer

Command Name
MI_WAIT_FOR_EVENT
MI_ARB_CHECK
MI_REPORT_HEAD
MI_URB_ATOMIC_ALLOC
MI_SUSPEND_FLUSH
MI_TOPOLOGY_FILTER
MI_SET_CONTEXT
MI_URB_CLEAR
MI_SEMAPHORE_WAIT (Memory Poll Mode). Note: MI_SEMAPHORE_WAIT in register poll mode is supported.
MI_SEMAPHORE_SIGNAL
MI_BATCH_BUFFER_START
MI_CONDITIONAL_BATCH_BUFFER_END
MEDIA_OBJECT_WALKER
GPGPU_WALKER
3DPRIMITIVE
3DSTATE_BINDING_TABLE_POINTERS_VS
3DSTATE_BINDING_TABLE_POINTERS_HS
3DSTATE_BINDING_TABLE_POINTERS_DS
3DSTATE_BINDING_TABLE_POINTERS_GS
3DSTATE_BINDING_TABLE_POINTERS_PS
3DSTATE_CONSTANT_VS
3DSTATE_CONSTANT_GS
3DSTATE_CONSTANT_PS
3DSTATE_CONSTANT_HS
3DSTATE_CONSTANT_DS
PIPECONTROL

DWord	Bit	Description				
0	31:12	Batch Buffer Per Context Address				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U20</td> </tr> </table>	Access:	R/W	Format:	U20
	Access:	R/W				
	Format:	U20				
Pointer to the Context in memory to be executed as a batch.						
11:3	11:3	Reserved				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
		Access:	RO			
Format:	MBZ					
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO					
Format:	MBZ					

BB_PER_CTX_PTR - Batch Buffer Per Context Pointer

2	FORCE BB_PER_CTX_PTR	
	Access:	R/W
	<p>On detecting a context restore (not lite restore) with head pointer equals to tail pointer, command stream optimizes context switch process by not doing engine context restore and context save for the corresponding context.</p> <p>As part of this optimization command stream doesn't execute batch buffer per context pointer (BB_PER_CTX_PTR). Setting this bit allows command stream to execute BB_PER_CTX_PT even on context restore flows with head pointer equals to tail pointer.</p>	
	Value	Description
	0	Command stream does not execute BB_PER_CTX_PTR on context restore with head pointer equals to tail pointer.
	1	Command stream does execute BB_PER_CTX_PTR on context restore with head pointer equals to tail pointer.
	Reserved	
	Access:	RO
	Format:	MBZ
	0	Batch Buffer Per Context Valid
Access:		R/W
Format:		U1
<p>If set, the command stream will execute the context from the Batch Buffer Per Context Address prior to the execution of actual submitted workloads.</p>		

Batch Buffer Stack Write Port

BB_STACK_WRITE_PORT - Batch Buffer Stack Write Port	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02588h-0258Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_RCSUNIT_CTX
Address:	22588h-2258Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_BCSUNIT_CTX
Address:	1C0588h-1C058Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_VCSUNIT0_CTX
Address:	1C4588h-1C458Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_VCSUNIT1_CTX
Address:	1C8588h-1C858Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_VECSUNIT0_CTX
Address:	1D0588h-1D058Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_VCSUNIT2_CTX
Address:	1D4588h-1D458Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_VCSUNIT3_CTX
Address:	1D8588h-1D858Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_VECSUNIT1_CTX
Address:	1E0588h-1E058Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_VCSUNIT4_CTX
Address:	1E4588h-1E458Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_VCSUNIT5_CTX



BB_STACK_WRITE_PORT - Batch Buffer Stack Write Port

Address:	1E8588h-1E858Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_VECSUNIT2_CTX
Address:	1F0588h-1F058Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_VCSUNIT6_CTX
Address:	1F4588h-1F458Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_VCSUNIT7_CTX
Address:	1F8588h-1F858Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_VECSUNIT3_CTX
Address:	1A588h-1A58Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_CCSUNIT0_CTX
Address:	1C588h-1C58Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_CCSUNIT1_CTX
Address:	1E588h-1E58Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_CCSUNIT2_CTX
Address:	26588h-2658Bh
Name:	BB_STACK_WRITE_PORT
ShortName:	BB_STACK_WRITE_PORT_CCSUNIT3_CTX

DWord	Bit	Description				
0	31:0	<p>Batch Buffer Stack Pointer</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This register provides a mechanism to update the entries of the Batch Buffer Stack in hardware. Consecutive writes to this register results in updating consecutive entries of the Batch Buffer Stack, starts fromEntry0(bottom of the stack) of the stack, reaches the last entry of the stack (top of the stack) and wraps around to Entry0. Note that each entry of the stack is a qword and two consecutive MMIO writes are required to update an entry of a stack. This register must not be written by SW and is only meant for hardware internal usage to context save/restore batch buffer stack values. BATCH_BUFFER_STACK_STRUCTURE defines the structure of the batch buffer stack implemented in hardware.</p>	Access:	R/W	Format:	U32
Access:	R/W					
Format:	U32					

Batch Buffer Start Head Pointer Register

BB_START_ADDR - Batch Buffer Start Head Pointer Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02150h-02153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_RCSUNIT_CTX
Address:	22150h-22153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_BCSUNIT_CTX
Address:	1C0150h-1C0153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_VCSUNIT0_CTX
Address:	1C4150h-1C4153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_VCSUNIT1_CTX
Address:	1C8150h-1C8153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_VECSUNIT0_CTX
Address:	1D0150h-1D0153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_VCSUNIT2_CTX
Address:	1D4150h-1D4153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_VCSUNIT3_CTX
Address:	1D8150h-1D8153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_VECSUNIT1_CTX
Address:	1E0150h-1E0153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_VCSUNIT4_CTX
Address:	1E4150h-1E4153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_VCSUNIT5_CTX



BB_START_ADDR - Batch Buffer Start Head Pointer Register

Address:	1E8150h-1E8153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_VECSUNIT2_CTX
Address:	1F0150h-1F0153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_VCSUNIT6_CTX
Address:	1F4150h-1F4153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_VCSUNIT7_CTX
Address:	1F8150h-1F8153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_VECSUNIT3_CTX
Address:	1A150h-1A153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_CCSUNIT0_CTX
Address:	1C150h-1C153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_CCSUNIT1_CTX
Address:	1E150h-1E153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_CCSUNIT2_CTX
Address:	26150h-26153h
Name:	Batch Buffer Start Head Pointer Register
ShortName:	BB_START_ADDR_CCSUNIT3_CTX

This register contains the address specified in the last MI_BATCH_BUFFER_START command executed for the first level batch buffer or chained first level batch buffer.

Programming Notes

Programming Restriction: This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description				
0	31:2	<p>Batch Buffer Start Head Pointer</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:2]</td> </tr> </table> <p>This field specifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffer starting address.</p>	Access:	R/W	Format:	GraphicsAddress[31:2]
Access:	R/W					
Format:	GraphicsAddress[31:2]					
	1:0	Reserved				

BB_START_ADDR - Batch Buffer Start Head Pointer Register

		Access:	RO
		Format:	MBZ



Batch Buffer Start Upper Head Pointer Register

BB_START_ADDR_UDW - Batch Buffer Start Upper Head Pointer Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02170h-02173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_RCSUNIT_CTX
Address:	22170h-22173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_BCSUNIT_CTX
Address:	1C0170h-1C0173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_VCSUNIT0_CTX
Address:	1C4170h-1C4173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_VCSUNIT1_CTX
Address:	1C8170h-1C8173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_VECSUNIT0_CTX
Address:	1D0170h-1D0173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_VCSUNIT2_CTX
Address:	1D4170h-1D4173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_VCSUNIT3_CTX
Address:	1D8170h-1D8173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_VECSUNIT1_CTX
Address:	1E0170h-1E0173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_VCSUNIT4_CTX
Address:	1E4170h-1E4173h

BB_START_ADDR_UDW - Batch Buffer Start Upper Head Pointer Register

Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_VCSUNIT5_CTX
Address:	1E8170h-1E8173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_VECSUNIT2_CTX
Address:	1F0170h-1F0173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_VCSUNIT6_CTX
Address:	1F4170h-1F4173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_VCSUNIT7_CTX
Address:	1A170h-1A173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_CCSUNIT0_CTX
Address:	1C170h-1C173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_CCSUNIT1_CTX
Address:	1E170h-1E173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_CCSUNIT2_CTX
Address:	26170h-26173h
Name:	Batch Buffer Start Upper Head Pointer Register
ShortName:	BB_START_ADDR_UDW_CCSUNIT3_CTX

This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space specified in the last MI_START_BATCH_BUFFER command.

Programming Notes

Programming Restriction: This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description	
0	31:25	Reserved	
		Access:	RO
		Format:	MBZ
	24:16	Reserved	
		Access:	RO
		Format:	MBZ

BB_START_ADDR_UDW - Batch Buffer Start Upper Head Pointer Register

	15:0	Head Pointer Upper DWORD	
		Access:	R/W
		Format:	GraphicsAddress[47:32]

Batch Buffer State Register

BB_STATE - Batch Buffer State Register	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02110h-02113h
Name:	Batch Buffer State Register
ShortName:	BB_STATE_RCSUNIT_CTX
Address:	22110h-22113h
Name:	Batch Buffer State Register
ShortName:	BB_STATE_BCSUNIT_CTX
Address:	1C0110h-1C0113h
Name:	Batch Buffer State Register
ShortName:	BB_STATE_VCSUNIT0_CTX
Address:	1C4110h-1C4113h
Name:	Batch Buffer State Register
ShortName:	BB_STATE_VCSUNIT1_CTX
Address:	1C8110h-1C8113h
Name:	Batch Buffer State Register
ShortName:	BB_STATE_VECSUNIT0_CTX
Address:	1D0110h-1D0113h
Name:	Batch Buffer State Register
ShortName:	BB_STATE_VCSUNIT2_CTX
Address:	1D4110h-1D4113h
Name:	Batch Buffer State Register
ShortName:	BB_STATE_VCSUNIT3_CTX
Address:	1D8110h-1D8113h
Name:	Batch Buffer State Register
ShortName:	BB_STATE_VECSUNIT1_CTX
Address:	1E0110h-1E0113h
Name:	Batch Buffer State Register
ShortName:	BB_STATE_VCSUNIT4_CTX
Address:	1E4110h-1E4113h
Name:	Batch Buffer State Register
ShortName:	BB_STATE_VCSUNIT5_CTX



BB_STATE - Batch Buffer State Register		
Address:	1E8110h-1E8113h	
Name:	Batch Buffer State Register	
ShortName:	BB_STATE_VECSUNIT2_CTX	
Address:	1F0110h-1F0113h	
Name:	Batch Buffer State Register	
ShortName:	BB_STATE_VCSUNIT6_CTX	
Address:	1F4110h-1F4113h	
Name:	Batch Buffer State Register	
ShortName:	BB_STATE_VCSUNIT7_CTX	
Address:	1F8110h-1F8113h	
Name:	Batch Buffer State Register	
ShortName:	BB_STATE_VECSUNIT3_CTX	
Address:	1A110h-1A113h	
Name:	Batch Buffer State Register	
ShortName:	BB_STATE_CCSUNIT0_CTX	
Address:	1C110h-1C113h	
Name:	Batch Buffer State Register	
ShortName:	BB_STATE_CCSUNIT1_CTX	
Address:	1E110h-1E113h	
Name:	Batch Buffer State Register	
ShortName:	BB_STATE_CCSUNIT2_CTX	
Address:	26110h-26113h	
Name:	Batch Buffer State Register	
ShortName:	BB_STATE_CCSUNIT3_CTX	
Description		
<p>This register specifies the state of the most recently executed batch buffer. Contents of this register are only valid when Valid bit in BB_ADDR register is set.</p> <p>Level of the batch buffer is indicated by the Batch Buffer Stack Pointer value in BB_STATE register.</p> <p>Stack Pointer holding a value 0 indicates First Level batch buffer.</p> <p>Stack Pointer holding a value 1 indicates Second Level batch buffer.</p> <p>Stack Pointer holding a value 2 indicates Third Level batch buffer.</p> <p>This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer. This register is saved and restored with context.</p>		
Programming Notes		
Contents of this register are valid only when "Valid" bit in BB_ADDR register is set.		
DWord	Bit	Description

BB_STATE - Batch Buffer State Register												
0	31:10	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
	Access:	RO										
	Format:	MBZ										
	9	<p>POSH Start</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Exists If:</td> <td>//RCS, POCS</td> </tr> </table> <p>This bit reflects the POSH Start value programmed by the active first level MI_BATCH_BUFFER_START command.</p>	Access:	RO	Exists If:	//RCS, POCS						
	Access:	RO										
	Exists If:	//RCS, POCS										
	8	<p>POSH Enable</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Exists If:</td> <td>//RCS, POCS</td> </tr> </table> <p>This bit reflects the POSH Enable value programmed by the active first level MI_BATCH_BUFFER_START command.</p>	Access:	RO	Exists If:	//RCS, POCS						
	Access:	RO										
	Exists If:	//RCS, POCS										
	7	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
	Access:	RO										
	Format:	MBZ										
6	<p>Clear Command Buffer Enable</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Source:</td> <td style="width: 30%;">RenderCS</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table>	Source:	RenderCS	Access:	RO	Format:	U1					
Source:	RenderCS											
Access:	RO											
Format:	U1											
5	<p>Address Space Indicator</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>Note: This field reflects the effective address space indicator security level and may not be the same as the Address Space Indicator written using MI_BATCH_BUFFER_START.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>GGTT [Default]</td> <td>This Batch buffer is located in GGTT memory and is privileged</td> </tr> <tr> <td>1h</td> <td>PPGTT</td> <td>This Batch buffer is located in PPGTT memory and is non-privileged.</td> </tr> </tbody> </table>	Access:	RO	Value	Name	Description	0h	GGTT [Default]	This Batch buffer is located in GGTT memory and is privileged	1h	PPGTT	This Batch buffer is located in PPGTT memory and is non-privileged.
Access:	RO											
Value	Name	Description										
0h	GGTT [Default]	This Batch buffer is located in GGTT memory and is privileged										
1h	PPGTT	This Batch buffer is located in PPGTT memory and is non-privileged.										
4	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table>	Access:	RO									
Access:	RO											
3:2	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO											
Format:	MBZ											
1:0	<p>Batch Buffer Stack Pointer</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>This field holds the index of the stack entry which got recently updated on executing a next level batch buffer (stack push). This index points to the entry on top of the stack. Stack pointer having a value of '00b indicates stack empty and a value of '11b indicates stack full.</p>	Access:	RO	Format:	U2							
Access:	RO											
Format:	U2											

BB_STATE - Batch Buffer State Register

		Value	Name	Description
		0h		Stack has no data and is empty.
		1h		Stack has one valid entry and have first level batch buffer details.
		2h		Stack has two valid entries and have first and second level batch buffer details.
		3h		Stack has three valid entries and have first, second and third level batch buffer details.

Batch Buffer Upper Head Pointer Preemption Register

BB_PREEMPT_ADDR_UDW - Batch Buffer Upper Head Pointer Preemption Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	0216Ch-0216Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_RCSUNIT_CTX
Address:	2216Ch-2216Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_BCSUNIT_CTX
Address:	1C016Ch-1C016Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_VCSUNIT0_CTX
Address:	1C416Ch-1C416Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_VCSUNIT1_CTX
Address:	1C816Ch-1C816Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_VECSUNIT0_CTX
Address:	1D016Ch-1D016Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_VCSUNIT2_CTX
Address:	1D416Ch-1D416Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_VCSUNIT3_CTX
Address:	1D816Ch-1D816Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_VECSUNIT1_CTX
Address:	1E016Ch-1E016Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_VCSUNIT4_CTX
Address:	1E416Ch-1E416Fh



BB_PREEMPT_ADDR_UDW - Batch Buffer Upper Head Pointer Preemption Register

Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_VCSUNIT5_CTX
Address:	1E816Ch-1E816Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_VECSUNIT2_CTX
Address:	1F016Ch-1F016Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_VCSUNIT6_CTX
Address:	1F416Ch-1F416Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_VCSUNIT7_CTX
Address:	1F816Ch-1F816Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_VECSUNIT3_CTX
Address:	1A16Ch-1A16Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_CCSUNIT0_CTX
Address:	1C16Ch-1C16Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_CCSUNIT1_CTX
Address:	1E16Ch-1E16Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_CCSUNIT2_CTX
Address:	2616Ch-2616Fh
Name:	Batch Buffer Upper Head Pointer Preemption Register
ShortName:	BB_PREEMPT_ADDR_UDW_CCSUNIT3_CTX

This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the last preempted batch buffer. This register follows the same rules as the BB_PREEMPT_ADDR register.

Programming Notes

Programming Restriction: This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description		
0	31:16	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table>	Access:	RO
Access:	RO			

BB_PREEMPT_ADDR_UDW - Batch Buffer Upper Head Pointer Preemption Register

		Format:	MBZ
	15:0	Batch Buffer Head Pointer Upper DWORD	
		Access:	R/W
		Format:	GraphicsAddress[47:32]
		This field specifies the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the last preempted batch buffer.	



Batch Buffer Upper Head Pointer Register

BB_ADDR_UDW - Batch Buffer Upper Head Pointer Register	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02168h-0216Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_RCSUNIT_CTX
Address:	22168h-2216Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_BCSUNIT_CTX
Address:	1C0168h-1C016Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_VCSUNIT0_CTX
Address:	1C4168h-1C416Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_VCSUNIT1_CTX
Address:	1C8168h-1C816Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_VECSUNIT0_CTX
Address:	1D0168h-1D016Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_VCSUNIT2_CTX
Address:	1D4168h-1D416Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_VCSUNIT3_CTX
Address:	1D8168h-1D816Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_VECSUNIT1_CTX
Address:	1E0168h-1E016Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_VCSUNIT4_CTX
Address:	1E4168h-1E416Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_VCSUNIT5_CTX

BB_ADDR_UDW - Batch Buffer Upper Head Pointer Register

Address:	1E8168h-1E816Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_VECSUNIT2_CTX
Address:	1F0168h-1F016Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_VCSUNIT6_CTX
Address:	1F4168h-1F416Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_VCSUNIT7_CTX
Address:	1F8168h-1F816Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_VECSUNIT3_CTX
Address:	1A168h-1A16Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_CCSUNIT0_CTX
Address:	1C168h-1C16Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_CCSUNIT1_CTX
Address:	1E168h-1E16Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_CCSUNIT2_CTX
Address:	26168h-2616Bh
Name:	Batch Buffer Upper Head Pointer Register
ShortName:	BB_ADDR_UDW_CCSUNIT3_CTX

Description

This register specifies the upper 32 bits of the 4GB aligned base address, within the 64-bit host virtual address space of the commands being fetched from the most recently initiated batch buffer. This register have valid values only when the Valid bit in BB_ADDR register is set to 1. Level of the batch buffer is indicated based on the Batch Buffer Stack Pointer value in BB_STATE register. GraphicsAddress is 64-bit value [63:0], but only a portion of it is used by hardware. The uppermost reserved bits are ignored and MBZ. Stack Pointer holding a value 0 indicates First Level batch buffer. Stack Pointer holding a value 1 indicates Second Level batch buffer. Stack Pointer holding a value 2 indicates Third Level batch buffer.

Programming Notes

This register should NEVER be programmed by driver. This is for HW internal use only.

DWord	Bit	Description
0	31:25	Reserved

BB_ADDR_UDW - Batch Buffer Upper Head Pointer Register

		Access:		RO	
		Format:		MBZ	
	24:16	Reserved			
		Access:		RO	
	Format:		MBZ		
	15:0	Batch Buffer Head Pointer Upper DWORD			
		Access:		RO	
		Format:		GraphicsAddress[47:32]	

Batch Offset Register

BB_OFFSET - Batch Offset Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02158h-0215Bh
Name:	Batch Offset Register
ShortName:	BB_OFFSET_RCSUNIT_CTX
Address:	22158h-2215Bh
Name:	Batch Offset Register
ShortName:	BB_OFFSET_BCSUNIT_CTX
Address:	1C0158h-1C015Bh
Name:	Batch Offset Register
ShortName:	BB_OFFSET_VCSUNIT0_CTX
Address:	1C4158h-1C415Bh
Name:	Batch Offset Register
ShortName:	BB_OFFSET_VCSUNIT1_CTX
Address:	1C8158h-1C815Bh
Name:	Batch Offset Register
ShortName:	BB_OFFSET_VECSUNIT0_CTX
Address:	1D0158h-1D015Bh
Name:	Batch Offset Register
ShortName:	BB_OFFSET_VCSUNIT2_CTX
Address:	1D4158h-1D415Bh
Name:	Batch Offset Register
ShortName:	BB_OFFSET_VCSUNIT3_CTX
Address:	1D8158h-1D815Bh
Name:	Batch Offset Register
ShortName:	BB_OFFSET_VECSUNIT1_CTX
Address:	1E0158h-1E015Bh
Name:	Batch Offset Register
ShortName:	BB_OFFSET_VCSUNIT4_CTX
Address:	1E4158h-1E415Bh
Name:	Batch Offset Register
ShortName:	BB_OFFSET_VCSUNIT5_CTX



BB_OFFSET - Batch Offset Register

Address: 1E8158h-1E815Bh
 Name: Batch Offset Register
 ShortName: BB_OFFSET_VECSUNIT2_CTX

Address: 1F0158h-1F015Bh
 Name: Batch Offset Register
 ShortName: BB_OFFSET_VCSUNIT6_CTX

Address: 1F4158h-1F415Bh
 Name: Batch Offset Register
 ShortName: BB_OFFSET_VCSUNIT7_CTX

Address: 1F8158h-1F815Bh
 Name: Batch Offset Register
 ShortName: BB_OFFSET_VECSUNIT3_CTX

Address: 1A158h-1A15Bh
 Name: Batch Offset Register
 ShortName: BB_OFFSET_CCSUNIT0_CTX

Address: 1C158h-1C15Bh
 Name: Batch Offset Register
 ShortName: BB_OFFSET_CCSUNIT1_CTX

Address: 1E158h-1E15Bh
 Name: Batch Offset Register
 ShortName: BB_OFFSET_CCSUNIT2_CTX

Address: 26158h-2615Bh
 Name: Batch Offset Register
 ShortName: BB_OFFSET_CCSUNIT3_CTX

This register contains the offset value to be added to the Batch Buffer Start Address in the MI_BATCH_BUFFER_START command when the Enable Offset bit in MI_BATCH_BUFFER_START command is set.

Preemptable Commands	Source
<ul style="list-style-type: none"> • MI_ARB_CHECK • 3D_PRIMITIVE • GPGPU_WALKER • MEDIA_STATE_FLUSH • PIPE_CONTROL (Only in GPGPU mode of pipeline selection) • MI_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection) • MI_SEMAPHORE_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection) 	RenderCS

Preemptable Commands	Source
----------------------	--------

BB_OFFSET - Batch Offset Register

MI_ARB_CHECK

BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS

Programming Notes

On preemption occurring within a primary/chain batch buffer this register is loaded with the offset value of the preempted command header from the batch start address when the Enable Load is set. Preemption of 3D or GP_GPU workloads can only occur on preemptable commands. Batch buffer offset always points to the preemptable command if preempted on preemption or the immediate command following it if not preempted on preemption. Note that this register is only for ExeList mode of scheduling. EX: Preemption occurs on 3D_PRIMITIVE command

- If the 3D_PRIMITIVE command is completely processed by render pipe then the BB_OFFSET points to the command following 3D_PRIMITIVE
- If the 3D_PRIMITIVE command is not completely processed by render pipe then the BB_OFFSET points to the 3D_PRIMITIVE command.

DWord	Bit	Description						
0	31:2	<p>Batch Buffer Offset</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:2]</td> </tr> </table> <p>This field specifies the DWord-aligned offset between the starting address of the batch buffer and where the last initiated Batch Buffer is currently fetching commands.</p>	Access:	R/W	Format:	GraphicsAddress[31:2]		
Access:	R/W							
Format:	GraphicsAddress[31:2]							
1	Reserved	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
0	Enable Load	<p>Enable Load</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Default Value:</td> <td>1</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If this bit is set then the Batch Buffer Offset is loaded with the preempted command offset or the following command whenever a batch buffer is ended due to a Preemptable command.</p>	Default Value:	1	Access:	R/W	Format:	Enable
Default Value:	1							
Access:	R/W							
Format:	Enable							



BCS Context Sizes

BCS_CXT_SIZE - BCS Context Sizes		
Register Space:	MMIO: 0/2/0	
Access:	Read/32 bit Write Only	
Size (in bits):	32	
Address:	221A8h	
DWord	Bit	Description
0	31:13	Reserved
		Access: RO
		Format: MBZ
	12:8	BCS Context Size
		Access: Read/32 bit Write Only
		Format: U5
	7:5	Reserved
		Access: RO
		Format: MBZ
	4:0	Execlist Context Size
		Access: Read/32 bit Write Only
		Format: U5

BCS CSB

BCS_CSBB - BCS CSB				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
SW reads this offset to read the Context Status Buffer entry at the top of the CSB FIFO. Reads must occur in pairs to obtain a single 64 bit CSB entry. The second read of a pair pops the CSB entry off the CSB fifo.				
DWord	Bit	Description		
0	31:0	<p>Context Status Buffer DW</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>This DW holds CSB bits[31:0] for the first read and CSB bits[63:32] for the second read.</p>	Access:	RO
Access:	RO			



BCS CSB Fifo Status Register

BCS_CS_B_FSR - BCS CSB Fifo Status Register						
Register Space: MMIO: 0/2/0						
Size (in bits): 32						
This RO register holds status of the CSB fifo.						
DWord	Bit	Description				
0	31	Not Empty <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO		
	Access:	RO				
	30:16	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
Format:	MBZ					
15:8	FIFO Maximum Occupancy Count This field is a read-only field. It reflects the depth of the FIFO, which is a static value for each product.					
7:0	FIFO Occupancy Count <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> This is a second bit field in a register template	Access:	RO			
Access:	RO					

BCS Ring Buffer Next Context ID Register

BCS_RNCID - BCS Ring Buffer Next Context ID Register				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
Address:	22198h-2219Fh			
This register contains the <i>next</i> ring context ID associated with the ring buffer.				
Programming Notes				
The current context (RCCID) register can be updated indirectly from this register on a context switch event. Note that the only time a context switch can occur is when MI_ARB_CHECK enables preemption or the current context runs dry (head pointer becomes equal to tail pointer).				
DWord	Bit	Description		
0	63:0	Unnamed <table border="1" data-bbox="594 848 1466 896"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> See Context Descriptor for BCS	Access:	R/W
Access:	R/W			



BCS SW Control

BCS_SWCTRL - BCS SW Control			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIRreset:	BUS		
Address:	22200h		
DWord	Bit	Description	
0	31:16	Mask	
		Access:	WO
		Format:	Mask
		_Custom_GTIRreset:	BUS
	15:2	System Memory Throttle Threshold	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		This field stores the threshold value used to compare the outstanding system memory transaction counter in GAB for throttling Blitter. The value programmed is multiplied by 4 to arrive at the actual threshold.	
		Value	Name
		00000001000000b	[Default]
00000000000000b, 00000000111111b			
00000001000001b, 11111111111111b			
1	1	Tile 4 Destination	
		Access:	R/W
		Format:	U1
		_Custom_GTIRreset:	BUS
	Description		
	Programming this bit makes the HW treat all destination surfaces as Tile 4. This bit over-rides the setting of the destination format in the packet provided to the blitter command streamer. SW is required to flush the HW before changing the polarity of this bit. This bit is part of the context save/restore.		
	This bit does not impact the operations of the XY_FAST_COPY_BLT, XY_BLOCK_COPY_BLT and XY_FAST_COLOR_BLT command.		
	Value	Name	
	0b	XMajors [Default]	
	1b	Tile4	

BCS_SWCTRL - BCS SW Control								
	0	Tile 4 Source						
		Access: R/W						
		Format: U1						
		_Custom_GTIReset: BUS						
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>XMajor [Default]</td> </tr> <tr> <td>1b</td> <td>Tile4</td> </tr> </tbody> </table>		Value	Name	0b	XMajor [Default]	1b	Tile4
	Value	Name						
0b	XMajor [Default]							
1b	Tile4							



BIOS2DRIVER Scratch0

B2D_SCRATCH0 - BIOS2DRIVER Scratch0			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	102000h		
This register is used by Software and for software purposes only. Preliminary definition. The bit definitions may change later as the driver team has better clarity on what information is required and how best to format. Any updates will have no effect on the hardware.			
DWord	Bit	Description	
0	31:0	Spare	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS

BIOS2DRIVER Scratch1

B2D_SCRATCH1 - BIOS2DRIVER Scratch1				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	102004h			
<p>This register is used by Software and for software purposes only. Preliminary definition. The bit definitions may change later as the driver team has better clarity on what information is required and how best to format. Any updates will have no effect on the hardware.</p>				
DWord	Bit	Description		
0	31	Spare_14		
		Default Value:	0b	
		Access:	R/W	
			_Custom_GTIReset:	BUS
	30	IA Overclocking DSKU Control Disable		
		Default Value:	0b	
		Access:	R/W	
			_Custom_GTIReset:	BUS
	29	IA Overclocking Enable		
		Default Value:	0b	
		Access:	R/W	
			_Custom_GTIReset:	BUS
	28	Spare_13		
		Default Value:	0b	
		Access:	R/W	
			_Custom_GTIReset:	BUS
	27:25	Cache Size Capability		
		Default Value:	000b	
		Access:	R/W	
			_Custom_GTIReset:	BUS
	24	Spare_12		
		Default Value:	0b	
		Access:	R/W	
			_Custom_GTIReset:	BUS

B2D_SCRATCH1 - BIOS2DRIVER Scratch1

	23:21	DDR3 Maximum Frequency Capability with 100 Memory	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIReset:	BUS
	20	Spare_11	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
	19	Spare_10	
		Default Value:	0b
	Access:	R/W	
	_Custom_GTIReset:	BUS	
18	Spare_9		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
17	Spare_8		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
16	Spare_7		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
15:12	Spare_6		
	Default Value:	0000b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
11	HDCP Disable		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
10:8	Spare_5		
	Default Value:	000b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	

B2D_SCRATCH1 - BIOS2DRIVER Scratch1

	7	Spare_4		
		Default Value:	0b	
		Access:	R/W	
			_Custom_GTIRreset:	BUS
	6:4	DDR3 Maximum Frequency Capability		
		Default Value:	000b	
		Access:	R/W	
			_Custom_GTIRreset:	BUS
	3	Spare_3		
		Default Value:	0b	
		Access:	R/W	
			_Custom_GTIRreset:	BUS
2	DDR4 DSKU Enable			
	Default Value:	0b		
	Access:	R/W		
		_Custom_GTIRreset:	BUS	
1	Spare_2			
	Default Value:	0b		
	Access:	R/W		
		_Custom_GTIRreset:	BUS	
0	Spare_1			
	Default Value:	0b		
	Access:	R/W		
		_Custom_GTIRreset:	BUS	



BIOS2DRIVER Scratch2

B2D_SCRATCH2 - BIOS2DRIVER Scratch2						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	102008h					
Programming Notes						
<p>This register is used by Software and for software purposes only. Preliminary definition. The bit definitions may change later as the driver team has better clarity on what information is required and how best to format. Any updates will have no effect on the hardware.</p> <p>For discrete products, this register will contain the Unique ID (UID)(Lower Dword) which is communicated to the driver. The driver, therefore, has a 64 bit UID visible.</p>						
DWord	Bit	Description				
0	31:0	<p>Spare</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Reserved.</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					

BIOS2DRIVER Scratch3

B2D_SCRATCH3 - BIOS2DRIVER Scratch3						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	10200Ch					
Programming Notes						
<p>This register is used by Software and for software purposes only. Preliminary definition. The bit definitions may change later as the driver team has better clarity on what information is required and how best to format. Any updates will have no effect on the hardware.</p> <p>For discrete products, this register will contain the Unique ID (UID)(UpperDword) which is communicated to the driver. The driver, therefore, has a 64 bit UID visible.</p>						
DWord	Bit	Description				
0	31:0	<p>Spare</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Reserved.</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					



BIOS2DRIVER Scratch7

B2D_SCRATCH7 - BIOS2DRIVER Scratch7		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	10201Ch	
Programming Notes		
This register is used by Software and for software purposes only. Preliminary definition. The bit definitions may change later as the driver team has better clarity on what information is required and how best to format. Any updates will have no effect on the hardware.		
DWord	Bit	Description
0	31:0	Spare
		Access: R/W
		_Custom_GTIRreset: BUS
		Reserved.

Bitstream Output Bit Count for the last Syntax Element Report Register

MFC_BITSTREAM_SE_BITCOUNT_SLICE - Bitstream Output Bit Count for the last Syntax Element Report Register				
Register Space: MMIO: 0/2/0				
Access: RO				
Size (in bits): 32				
Address: 128D4h				
Name: SE Output Bit Count				
ShortName: SE_Output_Bit_Count				
<p>This register stores the count of number of bits in the bitstream for the last syntax element before padding. The bit count is before the byte-aligned alignment padding insertion, but includes the stop-one-bit. This register is part of the context save and restore.</p>				
DWord	Bit	Description		
0	31:0	<p>MFC Bitstream Syntax Element Bit Count</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Total number of bits in the bitstream output before padding. This count is updated each time the internal counter is incremented.</p>	Access:	RO
Access:	RO			



Bitstream Output Byte Count Per Slice Report Register

MFC_BITSTREAM_BYTECOUNT_SLICE - Bitstream Output Byte Count Per Slice Report Register				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	128D0h			
This register stores the count of bytes of the bitstream output. This register is part of the context save and restore.				
DWord	Bit	Description		
0	31:0	MFC Bitstream Byte Count <table border="1"><tr><td>Access:</td><td>RO</td></tr></table> <p>Total number of bytes in the bitstream output from the encoder. This count is updated for every time the internal bitstream counter is incremented.</p>	Access:	RO
Access:	RO			

Bitstream Output Minimal Size Padding Count Report Register

MFC_AVC_MINSIZE_PADDING_COUNT - Bitstream Output Minimal Size Padding Count Report Register				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	12814h			
Name:	Minimal Size Padding			
ShortName:	Minimal_Size_Padding			
<p>This register stores the count in bytes of minimal size padding insertion. It is primarily provided for statistical data gathering. This register is part of the context save and restore.</p>				
DWord	Bit	Description		
0	31:0	<p>MFC AVC MinSize Padding Count</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Total number of bytes in the bitstream output contributing to minimal size padding operation. This count is updated each time when the padding count is incremented.</p>	Access:	RO
Access:	RO			



BLC_PWM_CTL

BLC_PWM_CTL																	
Register Space:	MMIO: 0/2/0																
Access:	R/W																
Size (in bits):	32																
Address:	48250h-48253h																
Name:	Backlight PWM Control																
ShortName:	BLC_PWM_CTL																
Reset:	soft																
This register controls the backlight PWM logic going to the display utility pin on the CPU.																	
DWord	Bit	Description															
0	31	PWM Enable															
		Access: R/W															
		This bit enables the PWM logic.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>PWM disabled</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>PWM enabled</td> </tr> </tbody> </table>	Value	Name	Description	0b	Disable	PWM disabled	1b	Enable	PWM enabled						
		Value	Name	Description													
		0b	Disable	PWM disabled													
		1b	Enable	PWM enabled													
		Restriction															
		The display utility pin must be configured correctly to output the PWM. Program the frequency and duty cycle before enabling PWM.															
		30:29		Pipe Select													
Access: R/W																	
This field selects which vertical blank will be used for backlight blinking.																	
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Pipe A</td> <td>Use Pipe A</td> </tr> <tr> <td>01b</td> <td>Pipe B</td> <td>Use Pipe B</td> </tr> <tr> <td>10b</td> <td>Pipe C</td> <td>Use Pipe C</td> </tr> <tr> <td>11b</td> <td>Pipe D</td> <td></td> </tr> </tbody> </table>	Value			Name	Description	00b	Pipe A	Use Pipe A	01b	Pipe B	Use Pipe B	10b	Pipe C	Use Pipe C	11b	Pipe D	
Value	Name			Description													
00b	Pipe A			Use Pipe A													
01b	Pipe B			Use Pipe B													
10b	Pipe C	Use Pipe C															
11b	Pipe D																
28		Blinking Enable															
		Access: R/W															
		This bit enables backlight blinking. When enabled, the backlight will be driven on at the programmed brightness during vertical blank and driven off during vertical active.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable									
		Value	Name														
0b	Disable																
1b	Enable																

BLC_PWM_CTL		
27	PWM Granularity	
	Access: R/W	
	This field controls the granularity (minimum increment) of the PWM backlight control counter.	
	Value	Name Description
	0b	128 PWM frequency adjustment on 128 clock increments
1b	8 PWM frequency adjustment on 8 clock increments	
26:0	Reserved	
	Access: RO	
	Format: MBZ	



BLC_PWM_DATA

BLC_PWM_DATA				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	48254h-48257h			
Name:	Backlight PWM Data			
ShortName:	BLC_PWM_DATA			
Reset:	soft			
DWord	Bit	Description		
0	31:16	<p>Backlight Frequency</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field determines the number of time base events in total for a complete cycle of modulated backlight control. This field is programmed based on the frequency of the clock that is being used and the desired PWM frequency. This value represents the period of the PWM stream in CD clocks multiplied by 128 (default increment) or 8 (alternate increment selected by BLC_PWM_CTL PWM_Granularity).</p>	Access:	R/W
	Access:	R/W		
15:0	<p>Backlight Duty Cycle</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field determines the number of time base events for the active portion of the PWM backlight control. A value of zero will turn the backlight off. A value equal to the backlight modulation frequency field will be full on. Updates will take affect at the end of the current PWM cycle. This value represents the active time of the PWM stream in CD clock periods multiplied by 128 (default increment) or 8 (alternate increment selected by BLC_PWM_CTL PWM_Granularity).</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;">Restriction</td> </tr> </table> <p>This should never be larger than the frequency field.</p>	Access:	R/W	Restriction
Access:	R/W			
Restriction				

Blitter Cache Control Register

BLIT_CTL - Blitter Cache Control Register			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	BUS		
Address:	22204h		
DWord	Bit	Description	
0	31:23	Reserved	
		Access:	RO
		Format:	MBZ
	22:16	Pattern MOCS	
		Access:	R/W
		Format:	MEMORY_OBJECT_CONTROL_STATE
			MOCS for blitter pattern operands.
	15	Pattern MOCS Select	
		Access:	R/W
		This bit is used to select what MOCS bits (pattern or source) are driven on the shared pattern/source MOCS bus.	
Value		Name	Description
0b		[Default]	Drive source MOCS bits on the shared MOCS bus.
1b		Drive pattern MOCS bits on the shared MOCS bus.	
14:8	Destination MOCS		
	Access:	R/W	
	Format:	MEMORY_OBJECT_CONTROL_STATE	
	MOCS for blitter destination operands.		
	Programming Notes		
		Destination MOCS value, which is used to program MOCS index for writing to memory, should select a MOCS register having "L3 Cacheability Control" programmed as uncacheable(UC) and "Global GO" parameter set as GOMemory (pushes GO point to memory). The MOCS Register may have L3 Lookup programmed as UCL3LKDIS for better efficiency. This programming is required when this MOCS index is used for XY_FAST_COPY_BLT command.	
7	Reserved		
	Access:	RO	
	Format:	MBZ	
6:0	Source MOCS		
	Access:	R/W	
	Format:	MEMORY_OBJECT_CONTROL_STATE	

BLIT_CTL - Blitter Cache Control Register			
	<p>MOCS for blitter source operands.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td> <p>Source MOCS value, which is used to program MOCS index for reading from memory, should select a MOCS register having "L3 Cacheability Control" programmed as uncacheable(UC). The MOCS Register may have L3 Lookup programmed as UCL3LKDIS for better efficiency. This programming is required when this MOCS index is used for XY_FAST_COPY_BLT command.</p> </td> </tr> </tbody> </table>	Programming Notes	<p>Source MOCS value, which is used to program MOCS index for reading from memory, should select a MOCS register having "L3 Cacheability Control" programmed as uncacheable(UC). The MOCS Register may have L3 Lookup programmed as UCL3LKDIS for better efficiency. This programming is required when this MOCS index is used for XY_FAST_COPY_BLT command.</p>
Programming Notes			
<p>Source MOCS value, which is used to program MOCS index for reading from memory, should select a MOCS register having "L3 Cacheability Control" programmed as uncacheable(UC). The MOCS Register may have L3 Lookup programmed as UCL3LKDIS for better efficiency. This programming is required when this MOCS index is used for XY_FAST_COPY_BLT command.</p>			

Boot Hash Check Status

DWord		Bit	Description				
BOOT_HASH_CHK - Boot Hash Check Status							
Register Space:		MMIO: 0/2/0					
Access:		RO					
Size (in bits):		32					
Programming Notes							
This register is saved in the power context							
0	31	Valid uKernel Loaded <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Whether there is a valid uKernel loaded into the SRAM. During boot this bit is set when the ukernel is moved from graphics memory to WOPCM & SRAM. During RC6 resume this bit is set when the uKernel is moved from WOPCM to SRAM.</p> <p><u>On initial Boot:</u> BootROM code shall check this bit during the process of bringing up MinutelA to determine when the uKernel is in-place in the SRAM before transferring control to it.</p> <p><u>On RC6 exit:</u> If C068[4] is 0 (Early Jump): Bootrom code does not poll on C010[31] before jumping to ukernel in SRAM. Any reads/writes to SRAM area not yet restored by DMA are stalled based on "CL data present" bit for that cacheline. If C068[4] is 1 (Skip Early Jump): C010[31] is used same as in initial boot case.</p>		Access:	RO		
Access:	RO						
	30:9	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>		Access:	RO	Format:	MBZ
Access:	RO						
Format:	MBZ						
	8	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>		Access:	RO		
Access:	RO						
	7:3	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>		Access:	RO	Format:	MBZ
Access:	RO						
Format:	MBZ						
	2	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>		Access:	RO		
Access:	RO						
	1	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>		Access:	RO		
Access:	RO						
	0	uKernel Hash Ready <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Indicates HW has completed SHA computation and loaded the value into the uKernel hash register</p>		Access:	RO		
Access:	RO						



BOOT VECTOR

BOOTMSG - BOOT VECTOR						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	08504h					
Boot Message Register This register gets locked by the Hardware once written and is cleared only during the reset. This is extra protection given against Illegal Programming.						
DWord	Bit	Description				
0	31:0	Boot Vector Message <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>In Boot vector is pass through. MBC gets the boot message from GPMunit and forwards it to MSQC. Breakdown of message is done in MSQC. Details: if</p> <p>b[26] = 1 C6SliceA = b[20:17]; C6SliceB= d[13:10] C6Way = 0 C6Area = 0 if b[26] = 0 C6Way = b[25:21], C6Slice = d[20:17]; C6Area = d[17:10] Context Restore = b[7] Reset Type = b[6:5] Ring Stop ID = b[4:0]</p>	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Access:	R/W Lock					
_Custom_GTIRreset:	BUS					

Built In Self Test

BIST_0_2_0_PCI - Built In Self Test			
Register Space:	PCI: 0/2/0		
Size (in bits):	8		
Address:	0000Fh		
This register is used for control and status of Built In Self Test (BIST).			
DWord	Bit	Description	
0	7	BIST Supported	
		Default Value:	0b
		Access:	RO
		_Custom_GTIRreset:	BUS
	BIST is not supported. This bit is hardwired to 0.		
	6:0	Reserved	
Access:		RO	
Format:		MBZ	



BW_BUDDY_CTL

BW_BUDDY_CTL			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	45130h-45133h		
Name:	Bandwidth Buddy Control 0		
ShortName:	BW_BUDDY_CTL0		
Reset:	soft		
Address:	45140h-45143h		
Name:	Bandwidth Buddy Control 1		
ShortName:	BW_BUDDY_CTL1		
Reset:	soft		
DWord	Bit	Description	
0	31	BW Buddy Disable	
		Access:	R/W
		This field indicates if the address buddy logic is disabled.	
		Value	Name
	0b	Enabled [Default]	
	1b	Disabled	
	30	Reserved	
		Access:	R/W
	29	Reserved	
		Access:	RO
Format:		MBZ	
28:23	Plane Request Timer		
	Access:	R/W	
	This is the timer to pick when a tracker gets allocated by a regular HP plane Request and starts to wait for its buddy (based on the mask) to come in.		
	Value	Name	
010000b	16 [Default]		
[1,63]			
22	Reserved		
	Access:	RO	
	Format:	MBZ	

BW_BUDDY_CTL							
21:16	TLB Request Timer						
	Access: R/W						
	This is the timer to pick when a tracker gets allocated by a TLB Request and starts to wait for its buddy (based on the mask) to come in.						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0010000b</td> <td>8 [Default]</td> </tr> <tr> <td>[1,63]</td> <td></td> </tr> </tbody> </table>	Value	Name	0010000b	8 [Default]	[1,63]	
	Value	Name					
0010000b	8 [Default]						
[1,63]							
15	Reserved						
	Access: R/W						
14:0	Reserved						
	Access: RO						
	Format: MBZ						



BW_BUDDY_PAGE_MASK

BW_BUDDY_PAGE_MASK									
Register Space:	MMIO: 0/2/0								
Access:	R/W								
Size (in bits):	32								
Address:	45134h-45137h								
Name:	Bandwidth Buddy Page Mask 0								
ShortName:	BW_BUDDY_PAGE_MASK0								
Reset:	soft								
Address:	45144h-45147h								
Name:	Bandwidth Buddy Page Mask 1								
ShortName:	BW_BUDDY_PAGE_MASK1								
Reset:	soft								
DWord	Bit	Description							
0	31:28	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
	Access:	RO							
Format:	MBZ								
27:0	BW Buddy Page Mask <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0000000h All address bits are not Masked</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When set, bits in this register will cause Address bits to be excluded from the buddy address comparison. Mask bit[0] is associated with address bit[9], mask bit[1] is associated with address bit[10] and so on. For example, if bit [0] of the mask register is set, then address bit[9] is not used in the buddy address comparison. The default is to compare all address bits.</p> <table border="1" style="width: 100%; border-collapse: collapse; background-color: #e6f2ff;"> <tr> <td colspan="2" style="text-align: center;">Programming Notes</td> </tr> <tr> <td colspan="2">Optimal programming will depend on the memory configuration used. See Arbiter page for details.</td> </tr> </table>	Default Value:	0000000h All address bits are not Masked	Access:	R/W	Programming Notes		Optimal programming will depend on the memory configuration used. See Arbiter page for details.	
Default Value:	0000000h All address bits are not Masked								
Access:	R/W								
Programming Notes									
Optimal programming will depend on the memory configuration used. See Arbiter page for details.									

C6 Entry latency

C6_ENTRY_LATENCY - C6 Entry latency						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	00D80h					
Name:	C6 Entry latency					
ShortName:	C6_ENTRY_LATENCY					
The C6 Entry Latency written by GPMunit						
DWord	Bit	Description				
0	31:0	Count for C6 entry Latency <table border="1" data-bbox="443 720 1466 814"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>C6 Entry Latency written by GPM Measure latency of C6 entry in terms uses pulses</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					



Cache Line Size

CLS_0_2_0_PCI - Cache Line Size		
Register Space:	PCI: 0/2/0	
Size (in bits):	8	
Address:	0000Ch	
DWord	Bit	Description
0	7:0	Cache Line Size Value
		Default Value: 0000000b
		Access: R/W
		_Custom_GTIReset: BUS
		This field is implemented by PCI Express devices as a read-write field for legacy compatibility purposes but has no effect on any PCI Express device behavior.

Cache Mode Register 0

CACHE_MODE_0 - Cache Mode Register 0			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIRreset:	DEV		
Address:	07000h		
Name:	Cache Mode Register 0		
ShortName:	CACHE_MODE_0		
<p>This register is used to control the operation of the Render and Sampler L2 Caches. All reserved bits are implemented as read/write.</p> <p>Before changing the value of this register, GFX pipeline must be idle i.e. full flush is required.</p> <p>This Register is saved and restored as part of Context.</p>			
DWord	Bit	Description	
0	31:16	Mask	
		Access:	WO
		Format:	Mask
		_Custom_GTIRreset:	DEV
	A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0.		
15	Disable Repacking for Compression	Access:	R/W
		Format:	Disable
		_Custom_GTIRreset:	DEV
	<p style="text-align: center;">Description</p> <p>This bit when set, disables the repacking of components in certain pixel formats before compression.</p>		
14:12	Reserved		
	Access:	R/W	
	Format:	PBC	
	_Custom_GTIRreset:	DEV	
11	Reserved		
	Access:	R/W	
	Format:	PBC	
	_Custom_GTIRreset:	DEV	
10	RCZ PMA Not-Promoted Allocation stall optimization Disable due to change in depth parameters		

CACHE_MODE_0 - Cache Mode Register 0

		Access:	R/W
		Format:	Disable
		_Custom_GTIRreset:	DEV
		Setting this bit will force the RCZ cache to stall at the allocation of a CL if any of the values in {Depth-mode, DTE, DWE, DTF} are different between the old and new requests to the same CL. The default is a smart stall depending on the New requests depth-test and depth write fields.	
		Value	Name
		Description	
		0h	[Default] Optimization is enabled
		1h	Optimization is disabled
9	Sampler L2 TLB Prefetch Enable		
		Access:	R/W
		_Custom_GTIRreset:	DEV
		Value	Name
		Description	
		0h	[Default] TLB Prefetch Disabled
		1h	TLB Prefetch Enabled
8	Reserved		
		Access:	R/W
7	Reserved		
		Access:	R/W
		Format:	PBC
		_Custom_GTIRreset:	DEV
6:5	Reserved		
		Access:	R/W
		Format:	PBC
		_Custom_GTIRreset:	DEV
4	Reserved		
		Access:	R/W
		Format:	PBC
		_Custom_GTIRreset:	DEV
3	Reserved		
		Access:	R/W

CACHE_MODE_0 - Cache Mode Register 0

2	Hierarchical Z RAW Stall Optimization Disable	
Access:		R/W
Description		
The Hierarchical Z RAW Stall Optimization allows non-overlapping polygons in the same 8x4 pixel/sample area to be processed without stalling waiting for the earlier ones to write to Hierarchical Z buffer.		
Value	Name	Description
0h	Enable [Default]	<input type="checkbox"/> Enables the hierarchical Z RAW Stall Optimization.
1h	Disable	<input type="checkbox"/> Disables the hierarchical Z RAW Stall Optimization.
Programming Notes		
This bit must be set to 0 to enable the Hierarchical Z RAW stall optimization.		
1:0	Reserved	
Access:		R/W
Format:		PBC
_Custom_GTIReset:		DEV



Cache Mode Register 1

CACHE_MODE_1 - Cache Mode Register 1			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Reset:	DEV		
Address:	07004h		
Name:	Cache Mode Register 1		
ShortName:	CACHE_MODE_1		
RegisterType: MMIO_SVL			
Before changing the value of this register, GFX pipeline must be idle; i.e., full flush is required. This Register is saved and restored as part of Context.			
DWord	Bit	Description	
0	31:16	Mask	
		Access:	WO
Mask:		MASK	
Format:		Mask	
		_Custom_GTIReset:	DEV
Must be set to modify corresponding data bit. Reads to this field returns zero.			
15	15	Color Compression Disable	
		Access:	R/W
		_Custom_GTIReset:	DEV
	Setting this bit causes Lossless Render Target Color Compression to be disabled in Classic Clear (1x) Mode of Operation. Default value, i.e. resetting this bit, Enables Color Compression in Classic Clear Mode (1x) when CCS is Enabled.		
	Value	Name	Description
	0h	[Default]	Enables Color Compression in Classic Clear Mode (1x) when CCS is Enabled.
	1h		Causes Lossless Render Target Color Compression to be disabled in Classic Clear (1x) Mode of Operation
	Programming Notes		
	The Below programming forces Color Compression to be disabled for MSAA modes explicitly as a HW WA. When switching from 1x ==> MSAA. Program this bit to 1 When switching from MSAA ==> 1x. Program this bit to 0		

CACHE_MODE_1 - Cache Mode Register 1

14	Render Target 64B Read Disabled by RCC	
Access:		R/W
Format:		U1
_Custom_GTIRreset:		DEV
Setting this bit causes RCC to disable 64B reads and switch to legacy 128B Reads per RCC CL		
Value	Name	
1h		
0h	[Default]	
13	NP EARLY Z FAILS DISABLE	
Access:		R/W
_Custom_GTIRreset:		DEV
Value	Name	Description
0h	[Default]	IZ does conservatively fail any NP/R pixels.
1h		Disables IZ to conservatively fail pixels.
12	Reserved	
Access:		R/W
Format:		PBC
_Custom_GTIRreset:		DEV
11	MSAA partial reduction optimization disable	
Access:		R/W
Format:		U1
_Custom_GTIRreset:		DEV
When this bit is set, MSAA partial reduction optimization is disabled in hardware.		
Value	Name	Description
0	[Default]	MSAA partial reduction optimization is Enabled.
1		MSAA partial reduction optimization is Disabled.
10	Reserved	
Access:		R/W
Format:		PBC
_Custom_GTIRreset:		DEV
9	MSC RAW Hazard Avoidance Bit	
Access:		R/W
Format:		Enable
_Custom_GTIRreset:		DEV
When this field is set, MSC will enable RAW Hazard prevention mechanism, when lossless compression is enabled.		

CACHE_MODE_1 - Cache Mode Register 1

	Value	Name	Programming Notes
	0h	[Default]	
	1h		This field should be programmed to 1 only if need arise to avoid RAW hazard when lossless compression is enabled
8	Reserved		
	Access:		R/W
	Format:		PBC
	_Custom_GTIRreset:		DEV
7	Reserved		
	Access:		R/W
	_Custom_GTIRreset:		DEV
6	Shader Independent Evaluate Enable		
	Access:		R/W
	When this bit is enabled, any shader stage can send evaluate messages. Hardware ignores AMFS state programming.		
	Value	Name	Description
	0	Shader Independent Evaluate Disabled [Default]	Only Pixel Shaders can do evaluate
	1		ALL shader stages can do evaluate
5	MCS Cache Disable		
	Access:		R/W
	Format:		Disable
	_Custom_GTIRreset:		DEV
	For Programming restrictions please refer to the 3D Pipeline.		
	Value	Name	Description
	0h	[Default]	MCS cache enabled. It allows RTs with MCS buffer enabled to be rendered using either MSAA compression for MSRT OR with color clear feature for non MSRT.
	1h		MCS cache is disabled. Hence no MSAA compression for MSRT and no color clear for non-MSRT.
4	Reserved		
	Access:		R/W
	Format:		PBC
	_Custom_GTIRreset:		DEV
3	RCZ PMA Promoted 2 Not-Promoted Allocation stall optimization Disable		
	Access:		R/W
	_Custom_GTIRreset:		DEV
	Setting this bit will force the RCZ cache to stall at the allocation of a CL until the old Promoted		

CACHE_MODE_1 - Cache Mode Register 1

		writes retire in the RCZ\$. Default mode is to stall at the IZ-read point until promoted writes are complete.	
		Value	Name
		0h	[Default]
		1h	
		0h	Optimization is enabled
		1h	Optimization is disabled
2	AMFS Disable Overshading		
	Access:		R/W
	_Custom_GTIRreset:		DEV
		Value	Name
		0	[Default]
		1	
	Programming Notes		
	SW must set this bit to disable Overshading in AMFS control cache If this bit is set to 1, every eval message is allocated in the Control Cache. If this bit to set to 0, eval messages bypass control cache and all texels in the cacheline are shaded		
1	YCoCg Disable		
	Access:		R/W
	Format:		Disable
	_Custom_GTIRreset:		DEV
	Value	Name	Description
	0h	[Default]	YCoCg will be enabled by Default
	1h		Setting this bit to 1 will disable YCoCg Compression and only compress using legacy RGB color space
0	Disable Lossless Compression of partial Evictions on Previous Uncompressed Cache line		
	Access:		R/W
	Format:		PBC
	_Custom_GTIRreset:		DEV
	Value	Name	Description
	0h	[Default]	Lossless Compression of partial Evictions on Previous Uncompressed Cache line is Enabled
	1h		Lossless Compression of partial Evictions on Previous Uncompressed Cache line is Disabled



Cache Mode Subslice Register

CACHE_MODE_SS - Cache Mode Subslice Register			
Register Space:	MMIO: 0/2/0		
Access:	WO		
Size (in bits):	32		
Address:	0E420h		
DWord	Bit	Description	
0	31:16	Mask Bits	
		Access:	WO
		Format:	Mask
		Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)	
	15	Reserved	
		Access:	RO
		Format:	MBZ
	14:13	Reserved	
		Access:	RO
		Format:	MBZ
	12	Reserved	
		Access:	RO
		Format:	MBZ
	11	Reserved	
Access:		WO	
Format:		PBC	
10	Enable EU instruction pending count check for TDL flush Ack flow		
	Access:	WO	
	Enable fix in IC to qualify TDL flush Ack with EU instruction fetch counter being zero. This will ensure that any Instruction fetches after EOT will be drained from IC before responding with ACK.		
	Value	Name	
	0	Disable [Default]	
1	enable		
9	Reserved		
	Access:	RO	
	Format:	MBZ	

CACHE_MODE_SS - Cache Mode Subslice Register

8:6	Per Bank Lcache number of prefetch requests	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> <tr> <td>Format:</td> <td>U3-1</td> </tr> </table> <p>This field specifies the number of Lcache prefetch requests a bank spawns</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>011b</td> <td>3 prefetch requests</td> </tr> <tr> <td>000b</td> <td>7 prefetch requests [Default]</td> </tr> <tr> <td>[000b-010b]</td> <td>Reserved</td> </tr> <tr> <td>[100b-110b]</td> <td>Reserved</td> </tr> </tbody> </table>	Access:	WO	Format:	U3-1	Value	Name	011b	3 prefetch requests	000b	7 prefetch requests [Default]	[000b-010b]	Reserved	[100b-110b]	Reserved
Access:	WO															
Format:	U3-1															
Value	Name															
011b	3 prefetch requests															
000b	7 prefetch requests [Default]															
[000b-010b]	Reserved															
[100b-110b]	Reserved															
5	Disable ECC in Instruction Cache	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> <tr> <td>Format:</td> <td>Disable</td> </tr> </table> <p>Disable ECC logic in Instruction Cache.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Enabled [Default]</td> </tr> <tr> <td>1</td> <td>Disabled</td> </tr> </tbody> </table>	Access:	WO	Format:	Disable	Value	Name	0	Enabled [Default]	1	Disabled				
Access:	WO															
Format:	Disable															
Value	Name															
0	Enabled [Default]															
1	Disabled															
4	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> </table>	Access:	WO	Format:	PBC										
Access:	WO															
Format:	PBC															
3	Disable Prefetch into IC	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0b Enable</td> </tr> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>When this bit is set IC prefetch writeback from L3 is disabled , i.e. prefetch is NOT done into IC. When this is disable, prefetch into IC</p>	Default Value:	0b Enable	Access:	WO										
Default Value:	0b Enable															
Access:	WO															
3	Enable Prefetch into IC	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> </table> <p>When this bit is set IC prefetch writeback from L3 is enabled, i.e. prefetch is done into IC. When this is disable, prefetch is only into L3.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable [Default]</td> </tr> </tbody> </table>	Access:	WO	Value	Name	0b	Disable	1b	Enable [Default]						
Access:	WO															
Value	Name															
0b	Disable															
1b	Enable [Default]															
2	Disable Instruction Prefetch	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> </table> <p>Disable IC prefetch feature</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td>Disable</td> </tr> <tr> <td>0h</td> <td>Enable [Default]</td> </tr> </tbody> </table>	Access:	WO	Value	Name	1h	Disable	0h	Enable [Default]						
Access:	WO															
Value	Name															
1h	Disable															
0h	Enable [Default]															

CACHE_MODE_SS - Cache Mode Subslice Register

1	Instruction Level 1 Cache and In-Flight Queue Disable			
	Access:		WO	
	Format:		Disable	
	Value	Name	Description	
	0h	[Default]	Cache is enabled.	
	1h		Cache is disabled and all accesses to this cache are treated as misses and sent to L2 cache. Setting this bit overrides the setting of bit 0.	
	0	Instruction Level 1 Cache Disable		
		Access:		WO
		Format:		Disable
		Value	Name	Description
0h		[Default]	Cache is enabled.	
1h			Cache is disabled and all accesses to this cache are treated as misses, but only requests with unique addresses are sent to the L2.	

Capabilities A

CAPID0_A_0_2_0_PCI - Capabilities A		
Register Space:	PCI: 0/2/0	
Size (in bits):	32	
Address:	00044h	
Populated by pulling relevant fuses.		
DWord	Bit	Description
0	31:23	Reserved
		Access: RO
		Format: MBZ
	22:4	Spare Fuses
		Default Value: 00000h
		Access: RO Variant
		_Custom_GTIReset: BUS
		Spare Fuses
	3	VGT Enable Fuse
		Default Value: 0b
		Access: RO Variant
		_Custom_GTIReset: BUS
		Reserved
		Access: RO
	2	Format: MBZ
		SVM Disable Fuse
Default Value: 0b		
1	Access: RO Variant	
	_Custom_GTIReset: BUS	
	Vtd Disable Fuse	
0	Default Value: 0b	
	Access: RO Variant	
	_Custom_GTIReset: BUS	



Capabilities B

CAPID0_B_0_2_0_PCI - Capabilities B		
Register Space:	PCI: 0/2/0	
Size (in bits):	32	
Address:	00048h	
Populated by pulling relevant fuses.		
DWord	Bit	Description
0	31:0	Reserved Fuses
		Default Value: 0b
		Access: RO
		_Custom_GTIReset: BUS

Capabilities Control

CAPCTRL0_0_2_0_PCI - Capabilities Control			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	00042h		
DWord	Bit	Description	
0	15:12	Reserved	
		Access:	RO
		Format:	MBZ
	11:8	CAPID Version	
		Default Value:	0001b
		Access:	RO
		_Custom_GTIReset:	BUS
		This field is hardwired to the value 1h to identify the first revision of the CAPID register definition.	
	7:0	CAPID Length	
		Default Value:	00001100b
		Access:	RO
		_Custom_GTIReset:	BUS
This field is hardwired to the value 0Ch to indicate the structure length (12 bytes).			



Capabilities Pointer

CAPPOINT_0_2_0_PCI - Capabilities Pointer		
Register Space:	PCI: 0/2/0	
Size (in bits):	8	
Address:	00034h	
This register points to a linked list of capabilities implemented by this device.		
DWord	Bit	Description
0	7:0	Capabilities Pointer Value
		Default Value: 01000000b
		Access: RO
		_Custom_GTIReset: BUS
This field contains an offset into the function's PCI Configuration Space for the first item in the New Capabilities Linked List, the CAPID0 register at offset 40h.		

Capability Identifier

CAPID0_0_2_0_PCI - Capability Identifier			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	00040h		
DWord	Bit	Description	
0	15:8	Next Capability Pointer	
		Default Value:	01110000b
		Access:	RO
		_Custom_GTIReset:	BUS
			This field is hardwired to point to the next PCI Capability structure, the PCIe Capabilities structure at 70h.
	7:0	Capability ID	
		Default Value:	00001001b
		Access:	RO
		_Custom_GTIReset:	BUS
			This field is hardwired to the value 09h to identify the CAP_ID assigned by the PCI SIG for vendor dependent capability pointers.



CAPTURE_0_DSSM0

CAPTURE_0_DSSM0 - CAPTURE_0_DSSM0				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08D30h			
Name:	CAPTURE_0_DSSM0			
ShortName:	CAPTURE_0_DSSM0			
Capture Buffer DW 0				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	

CAPTURE_0_DSSM1

CAPTURE_0_DSSM1 - CAPTURE_0_DSSM1				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08DB0h			
Name:	CAPTURE_0_DSSM1			
ShortName:	CAPTURE_0_DSSM1			
Capture Buffer DW 0				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	



CAPTURE_0_L3

CAPTURE_0_L3 - CAPTURE_0_L3				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08CB0h			
Name:	CAPTURE_0_L3			
ShortName:	CAPTURE_0_L3			
Capture Buffer DW 0				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	

CAPTURE_1_DSSM0

CAPTURE_1_DSSM0 - CAPTURE_1_DSSM0				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08D34h			
Name:	CAPTURE_1_DSSM0			
ShortName:	CAPTURE_1_DSSM0			
Capture Buffer DW 1				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	



CAPTURE_1_DSSM1

CAPTURE_1_DSSM1 - CAPTURE_1_DSSM1				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08DB4h			
Name:	CAPTURE_1_DSSM1			
ShortName:	CAPTURE_1_DSSM1			
Capture Buffer DW 0				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	

CAPTURE_1_L3

CAPTURE_1_L3 - CAPTURE_1_L3				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08CB4h			
Name:	CAPTURE_1_L3			
ShortName:	CAPTURE_1_L3			
Capture Buffer DW 1				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	



CAPTURE_2_DSSM0

CAPTURE_2_DSSM0 - CAPTURE_2_DSSM0				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08D38h			
Name:	CAPTURE_2_DSSM0			
ShortName:	CAPTURE_2_DSSM0			
Capture Buffer DW 2				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	

CAPTURE_2_DSSM1

CAPTURE_2_DSSM1 - CAPTURE_2_DSSM1				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08DB8h			
Name:	CAPTURE_2_DSSM1			
ShortName:	CAPTURE_2_DSSM1			
Capture Buffer DW 2				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	



CAPTURE_2_L3

CAPTURE_2_L3 - CAPTURE_2_L3			
Register Space:	MMIO: GTTMMADR		
Size (in bits):	32		
Address:	08CB8h		
Name:	CAPTURE_2_L3		
ShortName:	CAPTURE_2_L3		
Capture Buffer DW 2			
DWord	Bit	Description	
0	31:24	Byte_3	
		Default Value:	00000000b default
		Access:	RO
		_Custom_GTIRreset:	BUS
	23:16	Byte_2	
		Default Value:	00000000b default
		Access:	RO
		_Custom_GTIRreset:	BUS
	15:8	Byte1	
		Default Value:	00000000b default
		Access:	RO
		_Custom_GTIRreset:	BUS
7:0	Byte_0		
	Default Value:	00000000b default	
	Access:	RO	
	_Custom_GTIRreset:	BUS	

CAPTURE_3_DSSM0

CAPTURE_3_DSSM0 - CAPTURE_3_DSSM0				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08D3Ch			
Name:	CAPTURE_3_DSSM0			
ShortName:	CAPTURE_3_DSSM0			
Capture Buffer DW 3				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	



CAPTURE_3_DSSM1

CAPTURE_3_DSSM1 - CAPTURE_3_DSSM1			
Register Space:	MMIO: GTTMMADR		
Size (in bits):	32		
Address:	08DBCh		
Name:	CAPTURE_3_DSSM1		
ShortName:	CAPTURE_3_DSSM1		
Capture Buffer DW 3			
DWord	Bit	Description	
0	31:24	Byte_3	
		Default Value:	00000000b default
		Access:	RO
		_Custom_GTIRreset:	BUS
	23:16	Byte_2	
		Default Value:	00000000b default
		Access:	RO
		_Custom_GTIRreset:	BUS
	15:8	Byte1	
		Default Value:	00000000b default
		Access:	RO
		_Custom_GTIRreset:	BUS
7:0	Byte_0		
	Default Value:	00000000b default	
	Access:	RO	
	_Custom_GTIRreset:	BUS	

CAPTURE_3_L3

CAPTURE_3_L3 - CAPTURE_3_L3				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08CBCh			
Name:	CAPTURE_3_L3			
ShortName:	CAPTURE_3_L3			
Capture Buffer DW 3				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	



CAPTURE_4_DSSM0

CAPTURE_4_DSSM0 - CAPTURE_4_DSSM0				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08D40h			
Name:	CAPTURE_4_DSSM0			
ShortName:	CAPTURE_4_DSSM0			
Capture Buffer DW 4				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	

CAPTURE_4_DSSM1

CAPTURE_4_DSSM1 - CAPTURE_4_DSSM1				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08DC0h			
Name:	CAPTURE_4_DSSM1			
ShortName:	CAPTURE_4_DSSM1			
Capture Buffer DW 4				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	



CAPTURE_4_L3

CAPTURE_4_L3 - CAPTURE_4_L3				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08CC0h			
Name:	CAPTURE_4_L3			
ShortName:	CAPTURE_4_L3			
Capture Buffer DW 4				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	

CAPTURE_5_DSSM0

CAPTURE_5_DSSM0 - CAPTURE_5_DSSM0				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08D44h			
Name:	CAPTURE_5_DSSM0			
ShortName:	CAPTURE_5_DSSM0			
Capture Buffer DW 5				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	



CAPTURE_5_DSSM1

CAPTURE_5_DSSM1 - CAPTURE_5_DSSM1				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08DC4h			
Name:	CAPTURE_5_DSSM1			
ShortName:	CAPTURE_5_DSSM1			
Capture Buffer DW 5				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	

CAPTURE_5_L3

CAPTURE_5_L3 - CAPTURE_5_L3				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08CC4h			
Name:	CAPTURE_5_L3			
ShortName:	CAPTURE_5_L3			
Capture Buffer DW 5				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	



CAPTURE_6_DSSM0

CAPTURE_6_DSSM0 - CAPTURE_6_DSSM0				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08D48h			
Name:	CAPTURE_6_DSSM0			
ShortName:	CAPTURE_6_DSSM0			
Capture Buffer DW 6				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	

CAPTURE_6_DSSM1

CAPTURE_6_DSSM1 - CAPTURE_6_DSSM1				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08DC8h			
Name:	CAPTURE_6_DSSM1			
ShortName:	CAPTURE_6_DSSM1			
Capture Buffer DW 6				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	



CAPTURE_6_L3

CAPTURE_6_L3 - CAPTURE_6_L3				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08CC8h			
Name:	CAPTURE_6_L3			
ShortName:	CAPTURE_6_L3			
Capture Buffer DW 6				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	

CAPTURE_7_DSSM0

CAPTURE_7_DSSM0 - CAPTURE_7_DSSM0				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08D4Ch			
Name:	CAPTURE_7_DSSM0			
ShortName:	CAPTURE_7_DSSM0			
Capture Buffer DW 7				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	



CAPTURE_7_DSSM1

CAPTURE_7_DSSM1 - CAPTURE_7_DSSM1				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08DCCh			
Name:	CAPTURE_7_DSSM1			
ShortName:	CAPTURE_7_DSSM1			
Capture Buffer DW 7				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	

CAPTURE_7_L3

CAPTURE_7_L3 - CAPTURE_7_L3				
Register Space:	MMIO: GTTMMADR			
Size (in bits):	32			
Address:	08CCCh			
Name:	CAPTURE_7_L3			
ShortName:	CAPTURE_7_L3			
Capture Buffer DW 7				
DWord	Bit	Description		
0	31:24	Byte_3		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	23:16	Byte_2		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
	15:8	Byte1		
		Default Value:	00000000b default	
		Access:	RO	
			_Custom_GTIRreset:	BUS
7:0	Byte_0			
	Default Value:	00000000b default		
	Access:	RO		
		_Custom_GTIRreset:	BUS	



CARR_Base

CARR_BASE - CARR_Base						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
_Custom_GTIReset:	BUS					
Address:	00F00h					
Name:	Config Access Range Register 0 Base					
ShortName:	CARR0_BASE					
Address:	00F08h					
Name:	Config Access Range Register 1 Base					
ShortName:	CARR1_BASE					
Address:	00F10h					
Name:	Config Access Range Register 2 Base					
ShortName:	CARR2_BASE					
Address:	00F18h					
Name:	Config Access Range Register 3 Base					
ShortName:	CARR3_BASE					
Address:	00F20h					
Name:	Config Access Range Register 4 Base					
ShortName:	CARR4_BASE					
Address:	00F28h					
Name:	Config Access Range Register 5 Base					
ShortName:	CARR5_BASE					
Address:	00F30h					
Name:	Config Access Range Register 6 Base					
ShortName:	CARR6_BASE					
Address:	00F38h					
Name:	Config Access Range Register 7 Base					
ShortName:	CARR7_BASE					
CS Config access range register - Base address and permission						
DWord	Bit	Description				
0	31	<p>Lock</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Default Value:</td> <td>0b IA or HW</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Lock bit. Expected to be set by BIOS after programming. 0: Register can be accessed from IA or HW accesses</p>	Default Value:	0b IA or HW	Access:	R/W Lock
Default Value:	0b IA or HW					
Access:	R/W Lock					

CARR_BASE - CARR_Base					
	1: Register can only be accessed with HW accesses				
30:23	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> </table>	Access:	RO		
Access:	RO				
22:2	Base Address <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Default Value:</td> <td>000000h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Base address of the config address range defined by this CARR</p>	Default Value:	000000h	Access:	R/W Lock
Default Value:	000000h				
Access:	R/W Lock				
1	Access <table border="1" style="width: 100%;"> <tr> <td style="width: 45%;">Default Value:</td> <td>0b Read Access Only</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Access permissions for the config address range defined by this CARR. 0: Read access only 1: Both Read and Write access</p>	Default Value:	0b Read Access Only	Access:	R/W Lock
Default Value:	0b Read Access Only				
Access:	R/W Lock				
0	Valid <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Default Value:</td> <td>0b Register Not In Range Checking</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Config address range defined by this CARR is valid, and is compared against incoming CS config accesses. If within range, the access is allowed. If Valid=0, the range register does not participate in range checking. If none of the CARRs are valid, no range checking is done.</p>	Default Value:	0b Register Not In Range Checking	Access:	R/W Lock
Default Value:	0b Register Not In Range Checking				
Access:	R/W Lock				



CARR_Limit

CARR_LIMIT - CARR_Limit			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIReset:	BUS		
Address:	00F04h		
Name:	Config Access Range Register 0 Limit		
ShortName:	CARR0_LIMIT		
Address:	00F0Ch		
Name:	Config Access Range Register 1 Limit		
ShortName:	CARR1_LIMIT		
Address:	00F14h		
Name:	Config Access Range Register 2 Limit		
ShortName:	CARR2_LIMIT		
Address:	00F1Ch		
Name:	Config Access Range Register 3 Limit		
ShortName:	CARR3_LIMIT		
Address:	00F24h		
Name:	Config Access Range Register 4 Limit		
ShortName:	CARR4_LIMIT		
Address:	00F2Ch		
Name:	Config Access Range Register 5 Limit		
ShortName:	CARR5_LIMIT		
Address:	00F34h		
Name:	Config Access Range Register 6 Limit		
ShortName:	CARR6_LIMIT		
Address:	00F3Ch		
Name:	Config Access Range Register 7 Limit		
ShortName:	CARR7_LIMIT		
CS Config access range register - Limit address			
DWord	Bit	Description	
0	31	Lock	
		Default Value:	0b IA or HW Sources
		Access:	R/W Lock
		Lock bit. Expected to be set by BIOS after programming. 0: Register can be accessed from IA or HW sources	

CARR_LIMIT - CARR_Limit	
	1: Register can only be accessed with HW sources
30:23	Reserved
	Access: RO
22:0	Limit Address
	Default Value: 000000h
	Access: R/W Lock
	Limit Address of the config address range defined by this CARR. Any address between (and including) base and limit values are allowed if the corresponding CARR is enabled. HW only supports DWord granular MMIO accesses. So, [1:0] of the limit address may not be implemented in HW.



Catastrophic Event FIFO Status

CT_FIFO_STATUS - Catastrophic Event FIFO Status										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Status of the catastrophic event FIFO.										
Programming Notes										
<p>When servicing page response interrupts is done, a '1' will be written to the "Done Reading" field. Note that "Done Reading" can be set before "FIFO Occupancy Count" becomes 0 (i.e. the interrupt handler may choose to not service all of the pending catastrophic events). If "Done Reading" is set prior to the FIFO going empty, then there will be a catastrophic event interrupt arbitration in the IOMMU to produce another interrupt (since catastrophic events have the highest priority). The Interrupt-Routing bit is sampled by HW when a 1 is written by SW to the Done-Reading bit. As a result, SW shall program Interrupt-Routing bit appropriately to maintain the routing of the interrupts (Host shall write 0) when updating the Done-Reading bit. This register is saved in the power context.</p>										
DWord	Bit	Description								
0	31:25	Reserved								
		Access: RO								
	Format: MBZ									
	24	Done Reading Access: R/W Set by host CPU at the end of servicing the IOMMU page response event interrupt. Setting this field will lead to a new catastrophic event interrupt if the FIFO has at least one valid entry. "Done Reading" is cleared by hardware when the IOMMU interrupt is accepted. Note that there is a programming requirement for the Interrupt-routing bit when this bit is set by SW.								
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Not done</td> <td>Not done reading the event FIFO.</td> </tr> <tr> <td>1h</td> <td>Done [Default]</td> <td>Done reading the event FIFO, so a new interrupt can be generated if the FIFO is not empty.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Not done	Not done reading the event FIFO.	1h	Done [Default]	Done reading the event FIFO, so a new interrupt can be generated if the FIFO is not empty.
Value	Name	Description								
0h	Not done	Not done reading the event FIFO.								
1h	Done [Default]	Done reading the event FIFO, so a new interrupt can be generated if the FIFO is not empty.								
23:18	Reserved									
	Access: RO									
Format: MBZ										
17	Mask									
	Access: R/W									
		This bit, when set, causes HW to not report an interrupt to SW even when valid entries exist. HW continues to accumulate FIFO data when this bit is set. An interrupt is generated when this bit is cleared. SW must periodically clear bit and consume data to prevent HW stalls resulting from lack of credits. This bit being set when valid data is present will prevent RC6 entry.								

CT_FIFO_STATUS - Catastrophic Event FIFO Status

16	Interrupt Routing	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Where interrupts will be routed. This field can be read or written by the host CPU.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 30%;">Name</th> <th style="width: 55%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Host [Default]</td> <td>Interrupts will be routed to the host CPU.</td> </tr> <tr> <td>1h</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0h	Host [Default]	Interrupts will be routed to the host CPU.	1h	Reserved	Reserved
Access:	R/W												
Value	Name	Description											
0h	Host [Default]	Interrupts will be routed to the host CPU.											
1h	Reserved	Reserved											
15:9	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
8	Not Empty	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Whether the catastrophic event FIFO has at least one valid entry. This field is written by the graphics hardware and can be read by the host CPU.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>FIFO empty [Default]</td> </tr> <tr> <td>1h</td> <td>FIFO not empty</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0h	FIFO empty [Default]	1h	FIFO not empty			
Access:	R/W												
Value	Name												
0h	FIFO empty [Default]												
1h	FIFO not empty												
7:2	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
1:0	FIFO Occupancy Count	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>The number of valid entries in the catastrophic event FIFO. This field is updated every time the host CPU reads the FIFO or an IOMMU catastrophic event message write is received from the IOMMU/GAM. It is written by the graphics hardware and can be read by the host CPU.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,2]</td> <td>Number of valid FIFO entries</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	[0,2]	Number of valid FIFO entries					
Access:	R/W												
Value	Name												
[0,2]	Number of valid FIFO entries												



Catastrophic Interrupt Context ID

CT_INTR_CTX_ID - Catastrophic Interrupt Context ID				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
<p>Reports the context ID at the top of the catastrophic interrupt FIFO. It is written by the graphics hardware and is read by the microkernel and host CPU.</p>				
Programming Notes				
<p>Catastrophic interrupt FIFO output's a qword data consisting of CTX_INTR_ERR_ID and CT_INTR_CTX_ID registers.</p> <p>As part of the CAT Error interrupt service routine, SW/FW must first read to CT_INTR_ERR_ID register prior to reading this register.</p> <p>Each read of this register results in a pop of the catastrophic interrupt FIFO.</p>				
DWord	Bit	Description		
0	31:0	<p>Context ID</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> </table> <p style="text-align: center;">Description</p> <p>The context ID at the top of the catastrophic interrupt FIFO. This FIFO collects information about contexts that caused catastrophic faults. Context ID reported has the format of type CS_GAM_CTX_ID definition.</p>	Access:	RO
Access:	RO			

CBE-LTISEQ Flush Done Message

CBE_LTISEQ_FLUSH_DONE - CBE-LTISEQ Flush Done Message		
Register Space:	MMIO: 0/2/0	
Access:	R/W Hardware Clear	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0B4A0h	
DWord	Bit	Description
0	31:24	Reserved
		Access: RO
		Format: MBZ
	23:16	Mask
		Access: R/W
	15:8	Reserved
		Access: RO
		Format: MBZ
	7	CBE7 Flush Done Access: R/W Hardware Clear
	6	CBE6 Flush Done Access: R/W Hardware Clear
	5	CBE5 Flush Done Access: R/W Hardware Clear
	4	CBE4 Flush Done Access: R/W Hardware Clear
	3	CBE3 Flush Done Access: R/W Hardware Clear
	2	CBE2 Flush Done Access: R/W Hardware Clear
1	CBE1 Flush Done Access: R/W Hardware Clear	
0	CBE0 Flush Done Access: R/W Hardware Clear	



CCS CSB

CCS_CSB - CCS CSB		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
SW reads this offset to read the CSB entry at the top of the CSB fifo. Reads must occur in pairs to obtain a single 64 bit entry. The second read pops the entry off the CSB fifo.		
DWord	Bit	Description
0	31:0	Context Status Buffer DW Access: RO This DW holds CSB bits[31:0] for the first read and CSB bits[63:32] for the second read.

CCS CSB Fifo Status Register

CCS_CSFBFSR - CCS CSB Fifo Status Register						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
This RO register holds status of the CSB fifo.						
DWord	Bit	Description				
0	31	Not Empty <table border="1" data-bbox="337 583 1466 632"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO		
	Access:	RO				
	30:16	Reserved <table border="1" data-bbox="337 674 1466 722"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
Format:	MBZ					
15:8	FIFO Maximum Occupancy Count This field is a read-only field. It reflects the depth of the FIFO, which is a static value for each product.					
7:0	FIFO Occupancy Count <table border="1" data-bbox="337 926 1466 974"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO			
Access:	RO					



CCS-LTISEQ Flush Done Message

CCS_LTISEQ_FLUSH_DONE - CCS-LTISEQ Flush Done Message		
Register Space:	MMIO: 0/2/0	
Access:	R/W Hardware Clear	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0B4A8h	
DWord	Bit	Description
0	31:16	Mask
		Access: R/W
	15:4	Reserved
		Access: RO
		Format: MBZ
	3	CCS3 Flush Done
		Access: R/W Hardware Clear
2	CCS2 Flush Done	
	Access: R/W Hardware Clear	
1	CCS1 Flush Done	
	Access: R/W Hardware Clear	
0	CCS0 Flush Done	
	Access: R/W Hardware Clear	

CDCLK_CTL

CDCLK_CTL												
Register Space:	MMIO: 0/2/0											
Access:	R/W											
Size (in bits):	32											
SOC_Consumer:	BIOS											
Address:	46000h-46003h											
Name:	CD Clock Control											
ShortName:	CDCLK_CTL											
Reset:	global											
This register is not reset by the device 2 FLR.												
Restriction												
These fields should only be changed as part of the Display Sequences for Changing CD Clock Frequency.												
DWord	Bit	Description										
0	31:24	Reserved										
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO											
Format:	MBZ											
	23:22	CD2X Divider Select										
		<table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> <tr> <td>_Custom_Display_DoubleBufferUpdatePoint:</td> <td>Pipe off or start of vertical blank</td> </tr> </table>	Access:	Double Buffered	_Custom_Display_DoubleBufferUpdatePoint:	Pipe off or start of vertical blank						
		Access:	Double Buffered									
		_Custom_Display_DoubleBufferUpdatePoint:	Pipe off or start of vertical blank									
		<p>This field selects how the CDCLK PLL output is divided before driving the display CD2X clock. This field is double buffered to align with the pipe from CD2X Pipe Select. It will update at the start of vertical blank of the selected pipe, or immediately if the selected pipe is disabled or no pipe is selected. The divider change needs to happen within the vertical blank so the few cycles with clock stopped will not disrupt pixel traffic.</p>										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Divide by 1</td> </tr> <tr> <td>01b</td> <td>Divide by 1.5</td> </tr> <tr> <td>10b</td> <td>Divide by 2 [Default]</td> </tr> <tr> <td>11b</td> <td>Divide by 4</td> </tr> </tbody> </table>	Value	Name	00b	Divide by 1	01b	Divide by 1.5	10b	Divide by 2 [Default]	11b	Divide by 4
		Value	Name									
		00b	Divide by 1									
		01b	Divide by 1.5									
		10b	Divide by 2 [Default]									
11b	Divide by 4											
Restriction												
<p>CD2X Divider Select must only be changed while no pipe is enabled, a single pipe is enabled, or multiple pipes are enabled all with the same vertical blank alignment by port sync, genlock, or pipe joining.</p> <p>CD2X Divider Select must not be changed while multiple pipes are enabled without vertical blank alignment.</p>												
21:19		CD2X Pipe Select										

CDCLK_CTL

		Access:	R/W
<p>This field selects the pipe enable and vertical blank to be used for double buffering the CD2X Divider Select.</p> <p>To change CD2X Divider Select while a single pipe is enabled, set the select to that pipe.</p> <p>To change CD2X Divider Select while multiple pipes are enabled all with the same vertical blank alignment, set the select to one of those pipes.</p>			
	Value	Name	Description
	000b	Pipe A	
	010b	Pipe B	
	100b	Pipe C	
	110b	Pipe D	
	111b	None	Double buffer enable is tied to 1 so that writes to the CD2X Divider Select will take effect immediately.
18	Reserved		
	Access:	R/W	
17	Reserved		
	Access:	R/W	
16	SSA Precharge Enable		
	Access:	R/W	
	This field is unused.		
	Value	Name	
	0b	Disable	
15	Reserved		
	Access:	RO	
	Format:	MBZ	
14:11	Reserved		
	Access:	RO	
	Format:	MBZ	

CDCLK_CTL

10:0

CD Frequency Decimal

Access:	R/W
Format:	U10.1

This field selects the decimal value of the frequency for CD clock, which is used to generate divided down clocks for some display engine timers. This value is represented in a 10.1 format with 10 integer bits and 1 fractional bit.

Many possible values are listed here, and not all valid values are included.

Program this field to select the pre-defined value that matches the CD frequency chosen by the CDCLK PLL and CD2X Divider. If no value is defined, program this field with the CD frequency, rounded to the closest 0.5, then minus one.

Value	Name	Description
00 1010 0111 0b	168 MHz CD [Default]	This value is default, but not valid.
00101011000b	172.8 MHz CD	
00101011110b	176 MHz CD	
00101100100b	179.2 MHz CD	
00101100110b	180 MHz CD	
00101111110b	192 MHz CD	
01001100100b	307.2 MHz CD	
01 0011 0111 0b	312 MHz CD	
01010000110b	324 MHz CD	
01010001011b	326.4MHz CD	
01110111110b	480MHz CD	
10 0010 0111 0b	552 MHz CD	
10 0010 1100 0b	556.8 MHz CD	
10 1000 0111 0b	648 MHz CD	
10 1000 1100 0b	652.8 MHz CD	



CDCLK_PLL_ENABLE

CDCLK_PLL_ENABLE			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
CrashLogSaved:	true		
CrashLogPriority:	2		
CrashLogVisibility:	public		
ExternalLongName:	DE CDCLK PLL Enable		
ExternalDescription:	Display engine core PLL enable		
Address:	46070h-46073h		
Name:	CDCLK PLL Enable		
ShortName:	CDCLK_PLL_ENABLE		
Reset:	soft		
This register is used to control the CDCLK PLL.			
DWord	Bit	Description	
0	31	PLL Enable	
		Access:	R/W
		This field enables or disables the CDCLK PLL.	
		Value	Name
	0b	Disable	
	1b	Enable	
	30	PLL Lock	
		Access:	RO
		This fields indicates the status of the CDCLK PLL Lock.	
		Value	Name
0b	Not locked or not enabled		
1b	Locked		
29:28	Reserved		
	Access:	RO	
	Format:	MBZ	

CDCLK_PLL_ENABLE

27	Slow Clock Enable	Access:	R/W
<p>This field enables or disables the slow clock that can be used when the CDCLK PLL is disabled. If the CDCLK PLL is disabled, and slow clock is disabled or not locked, then the crystal clock will be used instead.</p>			
		Value	Name
		0b	Disable
		1b	Enable
26	Slow Clock Lock	Access:	RO
<p>This fields indicates the status of the slow clock lock.</p>			
		Value	Name
		0b	Not locked or not enabled
		1b	Locked
25:24	Reserved	Access:	RO
		Format:	MBZ
23:22	Reserved	Access:	RO
		Format:	MBZ
21:12	Reserved	Access:	RO
		Format:	MBZ
11	Reserved	Access:	RO
		Format:	MBZ
10:8	Reserved	Access:	RO
		Format:	MBZ
7:0	PLL Ratio	Access:	R/W
<p>This field selects the CDCLK PLL divider ratio, controlling the output frequency. Refer to the Clocks page for valid ratios to program.</p>			
		Value	Name
		1Ch	28 default [Default]
		Default value. Refer to the Clocks page for valid ratios to program.	
Restriction			
<p>This field must be configured before enabling CDCLK PLL and not changed while it is enabled.</p>			



CDCLK_SQUASH_CTL

CDCLK_SQUASH_CTL								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	46008h-4600Bh							
Name:	CD Clock Squash Control							
ShortName:	CDCLK_SQUASH_CTL							
Reset:	global							
This register is not reset by the device 2 FLR.								
Restriction								
These fields should only be changed as part of the Display Sequences for Changing CD Clock Frequency.								
DWord	Bit	Description						
0	31	Squash Enable						
		Access: R/W						
		This field enables clock squashing on cd2x and cd clocks using the programmed window size and waveform.						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>Squashing Enabled</td> </tr> <tr> <td>0b</td> <td>Squashing Disabled [Default]</td> </tr> </tbody> </table>	Value	Name	1b	Squashing Enabled	0b	Squashing Disabled [Default]
		Value	Name					
1b	Squashing Enabled							
0b	Squashing Disabled [Default]							
	30:28	Reserved						
		Access: RO						
		Format: MBZ						
	27:24	Squash Window Size						
		Default Value: 1111b Squash Window Size of 16						
		Access: R/W						
		This field sets the number of cd2x clock cycles in a squash window. The window is the number of cd2xclk cycles over which the effective frequency is calculated and the number of bits of the programmed waveform that are used. Program this field to the window size minus one.						
	23:16	Reserved						
		Access: RO						
		Format: MBZ						
	15:0	Squash Waveform						
		Default Value: 1111111111111111b No Squashing						
		Access: R/W						
		This field sets the cd2xclk waveform produced by the squashing logic. A 1b generates a clock cycle and a 0b squashes out a clock cycle. Hardware will produce a cd2xclk waveform that matches the one/zero sequence starting from the MSB and working down to the LSB - up to the						

CDCLK_SQUASH_CTL		
		programmed window size. Only the default value is listed here.



CGE_CTRL

CGE_CTRL							
Register Space:	MMIO: 0/2/0						
Access:	Double Buffered						
Size (in bits):	32						
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank							
Address:	49080h-49083h						
Name:	Pipe Color Gamut Enhancement Control						
ShortName:	CGE_CTRL_A						
Reset:	soft						
Address:	49180h-49183h						
Name:	Pipe Color Gamut Enhancement Control						
ShortName:	CGE_CTRL_B						
Reset:	soft						
Address:	49280h-49283h						
Name:	Pipe Color Gamut Enhancement Control						
ShortName:	CGE_CTRL_C						
Reset:	soft						
Address:	49380h-49383h						
Name:	Pipe Color Gamut Enhancement Control						
ShortName:	CGE_CTRL_D						
Reset:	soft						
DWord	Bit	Description					
0	31	CGE Enable					
		Access: Double Buffered					
		This bit enables the Color Gamut Enhancement logic.					
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b
	Value	Name					
0b	Disable						
1b	Enable						
30	Allow DB Stall						
	Access: R/W						
	This field controls whether double buffer updates are allowed to be stalled for the CGE registers that are double buffered.						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Allowed</td> </tr> <tr> <td>1b</td> <td>Allowed [Default]</td> </tr> </tbody> </table>	Value	Name	0b	Not Allowed	1b	Allowed [Default]
Value	Name						
0b	Not Allowed						
1b	Allowed [Default]						
29:0	Reserved						

CGE_CTRL			
		Access:	RO
		Format:	MBZ



CGE_WEIGHT

CGE_WEIGHT		
Register Space:	MMIO: 0/2/0	
Access:	Double Buffered	
Size (in bits):	160	
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank OR pipe disabled		
Address:	49090h-490A3h	
Name:	Pipe Color Gamut Enhancement Weights	
ShortName:	CGE_WEIGHT_A	
Reset:	soft	
Address:	49190h-491A3h	
Name:	Pipe Color Gamut Enhancement Weights	
ShortName:	CGE_WEIGHT_B	
Reset:	soft	
Address:	49290h-492A3h	
Name:	Pipe Color Gamut Enhancement Weights	
ShortName:	CGE_WEIGHT_C	
Reset:	soft	
Address:	49390h-493A3h	
Name:	Pipe Color Gamut Enhancement Weights	
ShortName:	CGE_WEIGHT_D	
Reset:	soft	
<p>These are the weights contained in the lookup up table (LUT) used in pipe color gamut enhancement. UT index 0 contains the weight for the least saturated colors, and LUT index 16 contains the weight for the most saturated colors. Weight values can range from 00000b (100% of the enhanced output color is from the pipe gamma and CSC output corrected color) to 100000b (100% of the enhanced output color is from the pipe gamma and CSC input color).</p>		
DWord	Bit	Description
0	31:30	Reserved
		Access: RO
		Format: MBZ
	29:24	CGE Weight Index 3
		Access: Double Buffered
		This is the weight value for this color gamut enhancement LUT index.
	23:22	Reserved
		Access: RO
		Format: MBZ

CGE_WEIGHT						
	21:16	CGE Weight Index 2 <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered		
	Access:	Double Buffered				
	15:14	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
	Format:	MBZ				
13:8	CGE Weight Index 1 <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered			
Access:	Double Buffered					
7:6	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
5:0	CGE Weight Index 0 <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered			
Access:	Double Buffered					
1	31:30	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
	Format:	MBZ				
	29:24	CGE Weight Index 7 <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered		
	Access:	Double Buffered				
	23:22	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
21:16	CGE Weight Index 6 <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered			
Access:	Double Buffered					
15:14	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
13:8	CGE Weight Index 5 <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered			
Access:	Double Buffered					

CGE_WEIGHT					
	7:6	Reserved			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
Access:	RO				
Format:	MBZ				
	5:0	CGE Weight Index 4			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered	
Access:	Double Buffered				
2	31:30	Reserved			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
	Format:	MBZ			
	29:24	CGE Weight Index 11			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered	
	Access:	Double Buffered			
	23:22	Reserved			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
Format:	MBZ				
21:16	CGE Weight Index 10				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered		
Access:	Double Buffered				
15:14	Reserved				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
13:8	CGE Weight Index 9				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered		
Access:	Double Buffered				
7:6	Reserved				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
5:0	CGE Weight Index 8				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered		
Access:	Double Buffered				
3	31:30	Reserved			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
Access:	RO				
Format:	MBZ				

CGE_WEIGHT						
	29:24	CGE Weight Index 15 <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered		
	Access:	Double Buffered				
	23:22	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
	Format:	MBZ				
	21:16	CGE Weight Index 14 <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered		
	Access:	Double Buffered				
15:14	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
13:8	CGE Weight Index 13 <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered			
Access:	Double Buffered					
7:6	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
5:0	CGE Weight Index 12 <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered			
Access:	Double Buffered					
4	31:6	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
Format:	MBZ					
5:0	CGE Weight Index 16 <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This is the weight value for this color gamut enhancement LUT index.</p>	Access:	Double Buffered			
Access:	Double Buffered					



Clipper Invocation Counter

CL_INVOCATION_COUNT - Clipper Invocation Counter				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02338h-0233Fh			
Name:	Clipper Invocation Counter			
ShortName:	CL_INVOCATION_COUNT_RCSUNIT_BE_GEOMETRY			
Address:	18338h-1833Fh			
Name:	Clipper Invocation Counter			
ShortName:	CL_INVOCATION_COUNT_POCSUNIT_BE_GEOMETRY			
This register stores the count of objects entering the Clipper stage. This register is part of the context save and restore.				
DWord	Bit	Description		
0	63:32	CL Invocation Count Report UDW <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> Number of objects entering the clipper stage. Updated only when Statistics Enable is set in CLIP_STATE (see the Clipper Chapter in the 3D Volume.)	Access:	R/W
	Access:	R/W		
31:0	CL Invocation Count Report LDW <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> Number of objects entering the clipper stage. Updated only when Statistics Enable is set in CLIP_STATE (see the Clipper Chapter in the 3D Volume.)	Access:	R/W	
Access:	R/W			

Clipper Invocation Counter per Slice

CL_INVOCATION_COUNT_SLICE - Clipper Invocation Counter per Slice				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	065A8h-065AFh			
Name:	Clipper Invocation Counter per Slice			
ShortName:	CL_INVOCATION_COUNT_SLICE_SVGUNIT			
Address:	175A8h-175AFh			
Name:	Clipper Invocation Counter per Slice			
ShortName:	CL_INVOCATION_COUNT_SLICE_SVGRUNIT			
<p>This register stores the count of objects entering the Clipper stage in a Slice. The value is only cleared by a write by SW.</p> <p>HW will maintain a separate count which is reset for purposes of sending the value to the accumulated statistics count.</p>				
DWord	Bit	Description		
0	63:32	<p>CL Invocation Count Report UDW in Slice</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Number of objects entering the clipper stage within the slice. Updated only when Statistics Enable is set in CLIP_STATE (see the Clipper Chapter in the 3D Volume.)</p>	Access:	R/W
	Access:	R/W		
31:0	<p>CL Invocation Count Report LDW in Slice</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Number of objects entering the clipper stage within the slice. Updated only when Statistics Enable is set in CLIP_STATE (see the Clipper Chapter in the 3D Volume.)</p>	Access:	R/W	
Access:	R/W			



Clipper Primitives Counter

CL_PRIMITIVES_COUNT - Clipper Primitives Counter				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02340h-02347h			
Name:	Clipper Primitives Counter			
ShortName:	CL_PRIMITIVES_COUNT_RCSUNIT_BE_GEOMETRY			
Address:	18340h-18347h			
Name:	Clipper Primitives Counter			
ShortName:	CL_PRIMITIVES_COUNT_POCSUNIT_BE_GEOMETRY			
<p>This register reflects the total number of primitives that have been output by the clipper. This register is part of the context save and restore.</p>				
DWord	Bit	Description		
0	63:32	<p>Clipped Primitives Output Count UDW</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Total number of primitives output by the clipper stage. This count is updated for every primitive output by the clipper stage, as long as Statistics Enable is set in SF_STATE (see the Clipper and SF Chapters in the 3D Volume.)</p>	Access:	R/W
	Access:	R/W		
31:0	<p>Clipped Primitives Output Count LDW</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Total number of primitives output by the clipper stage. This count is updated for every primitive output by the clipper stage, as long as Statistics Enable is set in SF_STATE (see the Clipper and SF Chapters in the 3D Volume.)</p>	Access:	R/W	
Access:	R/W			

Clipper Primitives Counter per Slice

CL_PRIMITIVES_COUNT_SLICE - Clipper Primitives Counter per Slice				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	065B0h-065B7h			
Name:	Clipper Primitives Counter per Slice			
ShortName:	CL_PRIMITIVES_COUNT_SLICE_SVGUNIT			
Address:	175B0h-175B7h			
Name:	Clipper Primitives Counter per Slice			
ShortName:	CL_PRIMITIVES_COUNT_SLICE_SVGRUNIT			
<p>This register reflects the total number of primitives that have been output by the clipper in a Slice. The value is only cleared by a write by SW.</p> <p>HW will maintain a separate count which is reset for purposes of sending the value to the accumulated statistics count.</p>				
DWord	Bit	Description		
0	63:32	<p>Clipped Primitives Output Count UDW in Slice</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Total number of primitives output by the clipper stage within the slice. This count is updated for every primitive output by the clipper stage, as long as Statistics Enable is set in SF_STATE (see the Clipper and SF Chapters in the 3D Volume.)</p>	Access:	R/W
	Access:	R/W		
31:0	<p>Clipped Primitives Output Count LDW in Slice</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Total number of primitives output by the clipper stage within the slice. This count is updated for every primitive output by the clipper stage, as long as Statistics Enable is set in SF_STATE (see the Clipper and SF Chapters in the 3D Volume.)</p>	Access:	R/W	
Access:	R/W			



CLKREQ_POLICY

CLKREQ_POLICY - CLKREQ_POLICY			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	101038h		
Various bits that control clock req functionality in DG. This register should be programmed as part of graphics initialization.			
DWord	Bit	Description	
0	31:24	SPARE2	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
	Reserved		
	23:16	CLKREQ_HYST_CNTR	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
	Register to store the parameter used to counting IDLE cycles during Hysteris state. Deassert clkreq when DG is idle for the number of cycles this register is programmed to.		
15:2	SPARE1		
	Default Value:	000000000000000b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
Reserved			
1	Reserved		
	Access:	RO	
	Format:	MBZ	
0	Reserved		

Command Buffer Caching Control Register

CMD_BUF_CCTL - Command Buffer Caching Control Register			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
<p>This register informs the size of the command buffer cache allocated in L3 for DMA requests from Command Streamer. This register also defines the MOCS index that need be send on command buffer read request to be cached in L3.</p>			
Programming Notes			
<p>This register only functionally impacts the render command streamer as the Enable Command Cache bit in PIPE_CONTROL is only supported for the render command streamer. Only render command streamer enables this register a non-privilege.</p>			
DWord	Bit	Description	
0	31:16	Mask	
		Access:	WO
		Format:	Mask
		Mask bits act as write enables for the bits in the lower bits of this register	
15:14	Reserved	Access:	RO
		Format:	MBZ
13:12	Reserved	Access:	RO
		Format:	MBZ
11:8	Command Buffer Cache Size	Access:	R/W
		Format:	U4
		<p>The value programmed to this field should be less than or equal to the actual physical cache space reserved in L3 for command buffer caching through L3 configuration. Command buffer DMA engine uses the cache size programmed in this field to limit the read requests of a cacheable batch buffer to be cached in L3. DMA engine does this by tracking the amount of read requests made cacheable and stops caching when the read requested data size equals to the size of the command cache allocated. DMA engine resets the command caching tracker on events listed below. This avoids thrashing of cache for Batch Buffers larger in size compared to the command buffer cache allocated in L3.</p> <ul style="list-style-type: none"> On an End Of Tile in PTRBR/POSH mode of operation. On a context save of a context. On command cache invalidation through PIPE_CONTROL. 	

CMD_BUF_CCTL - Command Buffer Caching Control Register

		Value	Name	Description
		1h	Cache Size 16 KB [Default]	Size of the command buffer cache allocated in L3 is 16KB
		2h	Cache Size 32 KB	Size of the command buffer cache allocated in L3 is 32KB
		3h	Cache Size 64 KB	Size of the command buffer cache allocated in L3 is 64KB
		4h	Cache Size 128 KB	Size of the command buffer cache allocated in L3 is 128KB
		5h	Cache Size 256 KB	Size of the command buffer cache allocated in L3 is 256KB
		6h	Cache Size 512 KB	Size of the command buffer cache allocated in L3 is 512KB
		0h,7h,8h,9h, Ah, Bh, Ch, Dh, Eh, Fh	Reserved	Reserved.
	7	Reserved		
		Access:		RO
		Format:		MBZ
	6:0	Memory Object Control State MOCS for Command Buffer Caching		
		Access:	R/W	
		Format:	MEMORY_OBJECT_CONTROL_STATE	
		<p>This field has the standard format defined for MOCS globally. Index to MOCS Tables field of MOCS is used for L3 and System cache memory properties.</p> <p>Index to MOCS Tables attribute of this field is used for defining the caching properties for requests made for batch buffer command fetches.</p>		

Comp Ctx TLB Invalidation Register

COMPCTX_TLB_INV_CR - Comp Ctx TLB Invalidation Register			
Register Space: MMIO: 0/2/0			
Size (in bits): 32			
_Custom_GTIReset: DEV			
Address: 0CF04h			
DWord	Bit	Description	
0	31:16	Mask Bits	
		Default Value:	0000000000000000b
		Access:	R/W
	15:8	Reserved	
		Access:	RO
		Format:	MBZ
	7	Invalidate Compute Ctx TLBs bit7	
		Default Value:	0b
		Access:	R/W
	<p>SW writes 1 to invalidate the TLBs for the associated Compute Context and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's (compute context's) HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates Compute Context[7:0] TLBs. No Effect on non-existent Compute Contexts. These bits self clear.</p>		
6	Invalidate Compute Ctx TLBs bit6		
	Default Value:	0b	
	Access:	R/W	
<p>SW writes 1 to invalidate the TLBs for the associated Compute Context and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's (compute context's) HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates Compute Context[7:0] TLBs. No Effect on non-existent Compute Contexts. These bits self clear.</p>			

COMPCTX_TLB_INV_CR - Comp Ctx TLB Invalidation Register

5	<p>Invalidate Compute Ctx TLBs bit5</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated Compute Context and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's (compute context's) HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates Compute Context[7:0] TLBs. No Effect on non-existent Compute Contexts. These bits self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
4	<p>Invalidate Compute Ctx TLBs bit4</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated Compute Context and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's (compute context's) HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates Compute Context[7:0] TLBs. No Effect on non-existent Compute Contexts. These bits self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
3	<p>Invalidate Compute Ctx TLBs bit3</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated Compute Context and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's (compute context's) HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates Compute Context[7:0] TLBs. No Effect on non-existent Compute Contexts. These bits self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
2	<p>Invalidate Compute Ctx TLBs bit2</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated Compute Context and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's (compute context's) HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates Compute Context[7:0] TLBs. No Effect on non-existent Compute Contexts. These bits self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
1	<p>Invalidate Compute Ctx TLBs bit1</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> </table>	Default Value:	0b		
Default Value:	0b				

COMPCTX_TLB_INV_CR - Comp Ctx TLB Invalidation Register

		Access:	R/W
<p>SW writes 1 to invalidate the TLBs for the associated Compute Context and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's (compute context's) HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates Compute Context[7:0] TLBs. No Effect on non-existent Compute Contexts. These bits self clear.</p>			
0	Invalidate Compute Ctx TLBs bit0	Default Value:	0b
		Access:	R/W
<p>SW writes 1 to invalidate the TLBs for the associated Compute Context and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's (compute context's) HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates Compute Context[7:0] TLBs. No Effect on non-existent Compute Contexts. These bits self clear.</p>			



Compute Engine DSS Reservation

CE_DSS_RSERVATION - Compute Engine DSS Reservation			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
This register indicates the number of DSSs to be reserved for compute engine. This register is privileged and power context save/restored by HW.			
DWord	Bit	Description	
0	31:16	MASK	
		Access: RO	
		Format: Mask	
Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)			
15:8	Reserved	Format: PBC	
7:0	Number ComputeEngine DSS Reservation	Format: U8	
		This field indicates the number of DSSs to be reserved for compute engine. These DSSs will be exclusively reserved for compute engine and will never be allocated for render engine.	
		Programming Notes	
Value programmed must be less than the maximum number of DSS's available on a given GT SKU.			

Config to MCI HI

CFGTOMCIDFTHI - Config to MCI HI			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	098A0h		
Config to MCI and DFT Ring			
DWord	Bit	Description	
0	31	CFG to MCI HI dispatch	
		Access:	R/WC
		_Custom_GTIReset:	BUS
	30	CFG to MCI HI error clear	
		Access:	R/WC
		_Custom_GTIReset:	BUS
	29:20	RSVD_29_20	
		Access:	R/WC
		_Custom_GTIReset:	BUS
	19:0	BitField: MCI DFT Ring Write data[39:20]. When dispatch is hi, then [39:20] is taken from here and [19:0] is taken from CFGTOMCIDFTLO	
		Access:	R/WC
		_Custom_GTIReset:	BUS



Config to MCI LO

CFGTOMCIDFTLO - Config to MCI LO			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	0989Ch		
Config to MCI and DFT Ring			
DWord	Bit	Description	
0	31	CFG to MCI LO dispatch	
		Access:	R/WC
		_Custom_GTIReset:	BUS
	30:20	MCI DFT Ring Write data[30:20]. When dispatch is lo, then [30:20] is taken from here and [39:31] is taken from [19:11] of CFGTOMCIDFTHI	
		Access:	R/WC
		_Custom_GTIReset:	BUS
	19:0	MCI DFT Ring Write data[19:0]	
		Access:	R/WC
		_Custom_GTIReset:	BUS

Config to MCI STATUS1

CFGTOMCIDFTSTATUS1 - Config to MCI STATUS1			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	098A4h		
Config to MCI and DFT Ring			
DWord	Bit	Description	
0	31:5	RSVD_31_5	
		Access:	RO
		_Custom_GTIReset:	BUS
	4	report fifo empty	
		Access:	RO
		_Custom_GTIReset:	BUS
	3	Reserved	
	2	Reserved	
	1	mci fifo overflow	
		Access:	RO
		_Custom_GTIReset:	BUS
	0	report fifo overflow	
		Access:	RO
		_Custom_GTIReset:	BUS



Configuration Register0 for RPMunit

DWord		Bit	Description																
Register Space:		MMIO: 0/2/0																	
Size (in bits):		32																	
Address:		00D00h																	
Lock bit LOCK applies to all RW/L fields in this register. Lock is overridden during context restore.																			
0	31	Lock for RW/L Fields in this Register <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>0 = Bits of CONFIG0 register are R/W. 1 = All bits of CONFIG0 register are RO (including this lock bit). Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). Lock is reset on a restore after context is captured.</p>		Access:	R/W Lock	_Custom_GTIRreset:	BUS												
Access:	R/W Lock																		
_Custom_GTIRreset:	BUS																		
	30:7	Placeholder Bits <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>		Access:	R/W Lock	_Custom_GTIRreset:	BUS												
Access:	R/W Lock																		
_Custom_GTIRreset:	BUS																		
	6	Reserved																	
	5:3	Crystal Clock Freq Selector <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This indicates the crystal clock frequency. BIOS will read this bit and then program the shift parameters, below, appropriately</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Crystal clock is at 24 MHz [Default]</td> </tr> <tr> <td>1b</td> <td>Crystal clock is at 19.2 MHz</td> </tr> <tr> <td>10b</td> <td>Crystal clock is at 38.4 MHz</td> </tr> <tr> <td>11b</td> <td>Crystal clock is at 25 MHz</td> </tr> <tr> <td>100b</td> <td>Rsvd for future use</td> </tr> </tbody> </table>		Access:	RO	_Custom_GTIRreset:	BUS	Value	Name	0b	Crystal clock is at 24 MHz [Default]	1b	Crystal clock is at 19.2 MHz	10b	Crystal clock is at 38.4 MHz	11b	Crystal clock is at 25 MHz	100b	Rsvd for future use
Access:	RO																		
_Custom_GTIRreset:	BUS																		
Value	Name																		
0b	Crystal clock is at 24 MHz [Default]																		
1b	Crystal clock is at 19.2 MHz																		
10b	Crystal clock is at 38.4 MHz																		
11b	Crystal clock is at 25 MHz																		
100b	Rsvd for future use																		
	2:1	CTC SHIFT parameter <table border="1"> <tr> <td>Default Value:</td> <td>10b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>00 - use bit 7 as microsecond, bit 3 as lowest *CS timestamp 01 - use bit 6 as microsecond, bit 2 as lowest *CS timestamp 10 - use bit 5 as microsecond, bit 1 as lowest *CS timestamp (default) 11 - use bit 4 as microsecond, bit 0 as lowest *CS timestamp</p>		Default Value:	10b	Access:	R/W Lock	_Custom_GTIRreset:	BUS										
Default Value:	10b																		
Access:	R/W Lock																		
_Custom_GTIRreset:	BUS																		

CONFIG0 - Configuration Register0 for RPMunit					
0	<p>Disable TSC Synchronization</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>'b0 - TSC synchronization enabled in GT (default) 'b1 - TSC synchronization DISABLED in GT</p>	Access:	R/W Lock	_Custom_GTIReset:	BUS
Access:	R/W Lock				
_Custom_GTIReset:	BUS				



Configuration Register1 for RPMunit

CONFIG1 - Configuration Register1 for RPMunit			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	00D04h		
Lock bit LOCK applies to all RW/L fields in this register. Lock is overridden during context restore.			
DWord	Bit	Description	
0	31	Lock for RW/L Fields in this Register	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of CONFIG0 register are R/W. 1 = All bits of CONFIG0 register are RO (including this lock bit). Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). Lock is reset on a restore after context is captured.	
30:10		Placeholder Bits	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
9		Reserved	
8:0		RCP L3 FREQ DETECT	
		Default Value:	000011110b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		This is control signal needed from clock unit that can be set at 1 when 2X clock frequency is less than or equal to 1GHz. It needs to be at 0 when 2X clock frequency is > 1GHz. Without this circuit changes, the GT L3 cache will not be functional at lower frequency due to Vcc is less than Vccmin of 0.9V for the array. default value: low2xthresh=0x01Eh corresponding to a 1x frequency of 500Mhz.	

CONTEXT_SCHEDULING_ATTRIBUTES

CONTEXT_SCHEDULING_ATTRIBUTES - CONTEXT_SCHEDULING_ATTRIBUTES	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	025A8h-025ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_RCSUNIT_CTX
Address:	225A8h-225ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_BCSUNIT_CTX
Address:	1C05A8h-1C05ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_VCSUNIT0_CTX
Address:	1C45A8h-1C45ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_VCSUNIT1_CTX
Address:	1C85A8h-1C85ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_VECSUNIT0_CTX
Address:	1D05A8h-1D05ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_VCSUNIT2_CTX
Address:	1D45A8h-1D45ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_VCSUNIT3_CTX
Address:	1D85A8h-1D85ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_VECSUNIT1_CTX
Address:	1E05A8h-1E05ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_VCSUNIT4_CTX
Address:	1E45A8h-1E45ABh



CONTEXT_SCHEDULING_ATTRIBUTES - CONTEXT_SCHEDULING_ATTRIBUTES

Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_VCSUNIT5_CTX
Address:	1E85A8h-1E85ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_VECSUNIT2_CTX
Address:	1F05A8h-1F05ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_VCSUNIT6_CTX
Address:	1F45A8h-1F45ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_VCSUNIT7_CTX
Address:	1F85A8h-1F85ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_VECSUNIT3_CTX
Address:	1A5A8h-1A5ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_CCSUNIT0_CTX
Address:	1C5A8h-1C5ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_CCSUNIT1_CTX
Address:	1E5A8h-1E5ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_CCSUNIT2_CTX
Address:	265A8h-265ABh
Name:	CONTEXT_SCHEDULING_ATTRIBUTES
ShortName:	CONTEXT_SCHEDULING_ATTRIBUTES_CCSUNIT3_CTX

Programming Notes

This register is only functional on RenderCS and ComputeCS and must be only programmed on RenderCS and ComputeCS. This register is context save/restored on a context switch.

DWord	Bit	Description				
0	31:16	<p>Mask</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>WO</td> </tr> <tr> <td>Format:</td> <td>Mask</td> </tr> </table> <p>Mask bits act as write enables for the bits in the lower bits of this register</p>	Access:	WO	Format:	Mask
Access:	WO					
Format:	Mask					

CONTEXT_SCHEDULING_ATTRIBUTES - CONTEXT_SCHEDULING_ATTRIBUTES		
	15:2	Reserved
		Access: R/W
	Format: PBC	
	1:0	Reserved
Access: R/W		
Format: PBC		



Context Info of Per-process GTT Space HDW

CTXT_INFO_HDW - Context Info of Per-process GTT Space HDW				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
<p>This register matches the format required by GAM in the Element Descriptor register. HW stores the programmed values of the Per Process GTT registers across RC6 and re-sends them to the GAM on a RC6 resume, causing GAM to attempt to reload per process table pointers from memory. To avoid loading Per Process structures un-necessarily and to avoid issues with stale Per Process loads (if a application or context that used a per process table terminates), SW shall program the Per Process registers when needed and disable right after use. This register is saved in the power context.</p>				
DWord	Bit	Description		
0	31:0	Context ID <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>This field is available for SW to set to any value it wishes. It can be used to differentiate different instances of the same context or to serve as a lookup value in a context structure so SW does not have to search for a context by LRCA. This ID will also appear in the status writes and can be used to associate status with submitted contexts.</p>	Access:	R/W
Access:	R/W			

Context Info of Per-process GTT Space LDW

CTXT_INFO_LDW - Context Info of Per-process GTT Space LDW																	
Register Space:	MMIO: 0/2/0																
Access:	R/W																
Size (in bits):	32																
<p>This register matches the format required by GAM in the Element Descriptor register. HW stores the programmed values of the Per Process GTT registers across RC6 and re-sends them to the GAM on a RC6 resume, causing GAM to attempt to reload per process table pointers from memory. To avoid loading Per Process structures un-necessarily and to avoid issues with stale Per Process loads (if a application or context that used a per process table terminates), SW shall program the Per Process registers when needed and disable right after use. This register is saved in the power context.</p>																	
DWord	Bit	Description															
0	31:12	Logical Ring Context Address (LRCA)															
		Access: R/W															
		Format: GraphicsAddress[31:12]															
		This field contains the 4 KB-aligned address of the Logical Ring Context associated with this execlist element.															
11:9		Function Number															
		Access: R/W GFX device is considered to be on Bus0 with device number of 2. Function number is normally assigned as "0" however for gfx virtualization; there would be different function numbers which needs to be attached to context.															
8		Privileged Context / GGTT vs PPGTT mode															
		Access: R/W															
		Differs in legacy vs advanced context modes: In Legacy Context: Defines the page tables to be used. This is how page walker come to know PPGTT vs GGTT selection for the entire context. In Advanced Context: Defines the privilege level for the context															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Exists If</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Use Global GTT</td> <td>[Context Type] == 'Legacy Context'</td> </tr> <tr> <td>1h</td> <td>Use Per-Process GTT</td> <td>[Context Type] == 'Legacy Context'</td> </tr> <tr> <td>0h</td> <td>User Mode Context</td> <td>[Context Type] == 'Advanced Context'</td> </tr> <tr> <td>1h</td> <td>Supervisor Mode Context</td> <td>[Context Type] == 'Advanced Context'</td> </tr> </tbody> </table>	Value	Name	Exists If	0h	Use Global GTT	[Context Type] == 'Legacy Context'	1h	Use Per-Process GTT	[Context Type] == 'Legacy Context'	0h	User Mode Context	[Context Type] == 'Advanced Context'	1h	Supervisor Mode Context	[Context Type] == 'Advanced Context'
		Value	Name	Exists If													
		0h	Use Global GTT	[Context Type] == 'Legacy Context'													
1h	Use Per-Process GTT	[Context Type] == 'Legacy Context'															
0h	User Mode Context	[Context Type] == 'Advanced Context'															
1h	Supervisor Mode Context	[Context Type] == 'Advanced Context'															
7:6		Fault Handling															
		Access: R/W															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Fault & Hang</td> <td></td> </tr> <tr> <td>01b</td> <td>Fault & Halt/Wait</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	00b	Fault & Hang		01b	Fault & Halt/Wait							
		Value	Name	Description													
00b	Fault & Hang																
01b	Fault & Halt/Wait																

CTXT_INFO_LDW - Context Info of Per-process GTT Space LDW

		10b	Fault & Stream & Switch	
		11b	Reserved	
5	Deeper IA coherency Support			
	Access:		R/W	
	In Advanced Context: Defines the level of IA coherency			
	Value	Name	Description	
	0h		IA coherency is provided at LLC level for all streams of GPU	
	1h		IA coherency is provided at L3 level for EU data accesses of GPU	
4	A&D Support / 32&64b Address Support			
	Access:		R/W	
	Differs in legacy vs advanced context modes: In Legacy Context: Defines 32b vs 64b (48b canonical) addressing format In Advanced Context: Defines A&D bit support			
	Value	Name	Exists If	
	0h	32b addressing format	[Context Type] == 'Legacy Context'	
	1h	64b (48b canonical) addressing format	[Context Type] == 'Legacy Context'	
	0h	A&D bit management in page tables is NOT supported	[Context Type] == 'Advanced Context'	
	1h	A&D bit management in page tables is supported.	[Context Type] == 'Advanced Context'	
3	Context Type			
	Access:		R/W	
	Defines the context type. <i>Note that: Bits [8:4] differs in functions when legacy vs advanced context modes are selected.</i>			
	Value	Name	Description	
	0h	Advanced Context	Defines the rest of the advanced capabilities (i.e. OS page table support, fault models). Note that advanced context is not bounded to GPGPU.	
	1h	Legacy Context	Defines the context as legacy mode	
2	Force Restore			
	Access:		R/W	
	Setting this bit will force a context restore operation when switching to this context even if the LRCA in the CCID register (normally the LRCA of the last context from the prior execlist) matches this one. Note that it is legal (and likely desirable) for the Render Context Restore Inhibit bit (part of the CTXT_SR_CTL register) in the context image being restored to also be set. The "ring" context is being forced to be restored from a newly initialized context despite a possible LRCA match; however, the render context for such a newly initialized context will likely be uninitialized and so should not be restored			
1	Scheduling Mode			
	Access:		R/W	

CTXT_INFO_LDW - Context Info of Per-process GTT Space LDW

		Value	Name	Description
		0h		Not valid
		1h	[Default]	Indicates Execlist mode of scheduling.
	0	Valid		
		Access:		R/W
		Indicates that element descriptor is valid. If GAM is programmed with an invalid descriptor, it will continue but flag an error.		



Context Restore Request To TDL

TDL_CONTEXT_RESTORE - Context Restore Request To TDL								
Register Space:	MMIO: 0/2/0							
Access:	WO							
Size (in bits):	32							
Address:	0E418h							
DWord	Bit	Description						
0	31:17	Reserved						
		Access: RO						
		Format: MBZ						
	16	Context Restore Mask						
		Access: WO						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>Bit 0 and bit 16 both need to be 1 for Context restore request</td> </tr> </tbody> </table>	Value	Name	Description	1		Bit 0 and bit 16 both need to be 1 for Context restore request
		Value	Name	Description				
	1		Bit 0 and bit 16 both need to be 1 for Context restore request					
	15:1	Reserved						
Access: RO								
Format: MBZ								
0	Context Restore							
	Access: WO							
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>Bit 0 and bit 16 both need to be 1 for Context restore request</td> </tr> </tbody> </table>	Value	Name	Description	1		Bit 0 and bit 16 both need to be 1 for Context restore request	
	Value	Name	Description					
1		Bit 0 and bit 16 both need to be 1 for Context restore request						

Context Sizes

CXT_SIZE - Context Sizes			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	021A8h		
<p>The actual size of a logical rendering context is the amount of data stored/restored during a context switch and is measured in 64B cache lines.</p> <p>This register will be power context save/restored. Note that this register will default to the correct value, so software should not have to modify it.</p>			
DWord	Bit	Description	
0	31:28	Reserved	
		Access: RO	
		Format: MBZ	
	27:16	Render Engine Context Size	
		Access: R/W	
		This field indicates the size of the render engine context data that needs to be save/restored when extended mode is not enabled for a context; this excludes URB context size. Note that this excludes the ring context image size and the engine context saved by CSFE.	
		Value	Name
		15Eh	[Default]
	15:8	SOL Context Offset	
		Access: R/W	
This field indicates the cacheline aligned offset of the SOL context in the render context image starting from Ring Context. Note that in execlist of scheduling Ring context itself is at 4KBoffset from LRCA.			
Value		Name	
	66h	[Default]	
7:0	Reserved		
	Access: RO		
	Format: MBZ		



Context Status Buffer1 Contents

CTXT_ST_BUF1 - Context Status Buffer1 Contents	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	384
_Custom_GTIReset:	DEV
Address:	023C0h-023EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_RCSUNIT
Address:	223C0h-223EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_BCSUNIT
Address:	1C03C0h-1C03EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_VCSUNIT0
Address:	1C43C0h-1C43EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_VCSUNIT1
Address:	1C83C0h-1C83EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_VECSUNIT0
Address:	1D03C0h-1D03EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_VCSUNIT2
Address:	1D43C0h-1D43EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_VCSUNIT3
Address:	1D83C0h-1D83EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_VECSUNIT1
Address:	1E03C0h-1E03EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_VCSUNIT4
Address:	1E43C0h-1E43EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_VCSUNIT5

CTXT_ST_BUF1 - Context Status Buffer1 Contents

Address:	1E83C0h-1E83EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_VECSUNIT2
Address:	1F03C0h-1F03EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_VCSUNIT6
Address:	1F43C0h-1F43EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_VCSUNIT7
Address:	1F83C0h-1F83EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_VECSUNIT3
Address:	1A3C0h-1A3EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_CCSUNIT0
Address:	1C3C0h-1C3EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_CCSUNIT1
Address:	1E3C0h-1E3EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_CCSUNIT2
Address:	263C0h-263EFh
Name:	Context Status Buffer1 Contents
ShortName:	CTXT_ST_BUF1_CCSUNIT3

All "Context Status* LDW" have the format of the Bits[31:0] of the "Context Status" definition.
 All "Context Status* UDW" have the format of the Bits[61:32] of the "Context Status" definition.

Programming Notes

This structure contains the Context Switch status locations Context Status 6 to Context Status 11.

DWord	Bit	Description
0	63:32	Context Status 6 UDW
		Access: R/W
	Format: U32	
	31:0	Context Status 6 LDW
Access: R/W		
Format: U32		

CTXT_ST_BUF1 - Context Status Buffer1 Contents

1	63:32	Context Status 7 UDW	
		Access:	R/W
	Format:	U32	
	31:0	Context Status 7 LDW	
Access:		R/W	
Format:	U32		
2	63:32	Context Status 8 UDW	
		Access:	R/W
	Format:	U32	
	31:0	Context Status 8 LDW	
Access:		R/W	
Format:	U32		
3	63:32	Context Status 9 UDW	
		Access:	R/W
	Format:	U32	
	31:0	Context Status 9 LDW	
Access:		R/W	
Format:	U32		
4	63:32	Context Status 10 UDW	
		Access:	R/W
	Format:	U32	
	31:0	Context Status 10 LDW	
Access:		R/W	
Format:	U32		
5	63:32	Context Status 11 UDW	
		Access:	R/W
	Format:	U32	
	31:0	Context Status 11 LDW	
Access:		R/W	
Format:	U32		

Context Status Buffer Contents

CTXT_ST_BUF - Context Status Buffer Contents	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	384
_Custom_GTIReset:	DEV
Address:	02370h-0239Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_RCSUNIT
Address:	22370h-2239Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_BCSUNIT
Address:	1C0370h-1C039Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_VCSUNIT0
Address:	1C4370h-1C439Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_VCSUNIT1
Address:	1C8370h-1C839Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_VECSUNIT0
Address:	1D0370h-1D039Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_VCSUNIT2
Address:	1D4370h-1D439Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_VCSUNIT3
Address:	1D8370h-1D839Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_VECSUNIT1
Address:	1E0370h-1E039Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_VCSUNIT4
Address:	1E4370h-1E439Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_VCSUNIT5

CTXT_ST_BUF - Context Status Buffer Contents

Address:	1E8370h-1E839Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_VECSUNIT2
Address:	1F0370h-1F039Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_VCSUNIT6
Address:	1F4370h-1F439Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_VCSUNIT7
Address:	1F8370h-1F839Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_VECSUNIT3
Address:	1A370h-1A39Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_CCSUNIT0
Address:	1C370h-1C39Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_CCSUNIT1
Address:	1E370h-1E39Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_CCSUNIT2
Address:	26370h-2639Fh
Name:	Context Status Buffer Contents
ShortName:	CTXT_ST_BUF_CCSUNIT3

Contents of the Execlist 0 in HW.

All "Context Status* LDW" have the format of the Bits[31:0] of the "Context Status" definition.
 All "Context Status* UDW" have the format of the Bits[61:32] of the "Context Status" definition.

Programming Notes

This structure contains the Context Switch status locations Context Status 0 to Context Status 5.

This register functionality is not supported and must not be programmed for Position command streamer.

DWord	Bit	Description				
0	63:32	Context Status 0 UDW <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> </table>	Access:	R/W	Format:	U32
Access:	R/W					
Format:	U32					
	31:0	Context Status 0 LDW				

CTXT_ST_BUF - Context Status Buffer Contents			
		Access:	R/W
		Format:	U32
1	63:32	Context Status 1 UDW	
		Access:	R/W
		Format:	U32
	31:0	Context Status 1 LDW	
Access:		R/W	
	Format:	U32	
2	63:32	Context Status 2 UDW	
		Access:	R/W
		Format:	U32
	31:0	Context Status 2 LDW	
Access:		R/W	
	Format:	U32	
3	63:32	Context Status 3 UDW	
		Access:	R/W
		Format:	U32
	31:0	Context Status 3 LDW	
Access:		R/W	
	Format:	U32	
4	63:32	Context Status 4 UDW	
		Access:	R/W
		Format:	U32
	31:0	Context Status 4 LDW	
Access:		R/W	
	Format:	U32	
5	63:32	Context Status 5 UDW	
		Access:	R/W
		Format:	U32
	31:0	Context Status 5 LDW	
Access:		R/W	
	Format:	U32	



Context Status Buffer Interrupt Mask Register

CSB_INTERRUPT_MASK - Context Status Buffer Interrupt Mask Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02218h-0221Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_RCSUNIT
Address:	22218h-2221Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_BCSUNIT
Address:	1C0218h-1C021Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_VCSUNIT0
Address:	1C4218h-1C421Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_VCSUNIT1
Address:	1C8218h-1C821Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_VECSUNIT0
Address:	1D0218h-1D021Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_VCSUNIT2
Address:	1D4218h-1D421Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_VCSUNIT3
Address:	1D8218h-1D821Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_VECSUNIT1
Address:	1E0218h-1E021Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_VCSUNIT4
Address:	1E4218h-1E421Bh

CSB_INTERRUPT_MASK - Context Status Buffer Interrupt Mask Register

Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_VCSUNIT5
Address:	1E8218h-1E821Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_VECSUNIT2
Address:	1F0218h-1F021Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_VCSUNIT6
Address:	1F4218h-1F421Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_VCSUNIT7
Address:	1F8218h-1F821Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_VECSUNIT3
Address:	1A218h-1A21Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_CCSUNIT0
Address:	1C218h-1C21Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_CCSUNIT1
Address:	1E218h-1E21Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_CCSUNIT2
Address:	26218h-2621Bh
Name:	CSB_INTERRUPT_MASK
ShortName:	CSB_INTERRUPT_MASK_CCSUNIT3

Hardware generates context switch interrupt and the associated context switch status report for the context switch reasons unmasked in this register. By default the context switch interrupts for all context switch reasons are un-masked. This register is privileged and global across all contexts and power context save/restored by hardware.

Note that on a context switch status report even the status of the masked context switch reasons are reported.

Programming Notes

Software must program this register through direct MMIO when hardware is idle and not processing any contexts.

DWord	Bit	Description
-------	-----	-------------

CSB_INTERRUPT_MASK - Context Status Buffer Interrupt Mask Register

0	31:8	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO													
Format:	MBZ													
	7	Active to Idle	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This mask bit controls the context switch interrupt generation and the associated context switch status report on a context switch leading hardware to go idle. Active-to-Idle is a special case of element switch due to ring done or un-successful semaphore wait or un-successful display wait for event following which hardware goes idle.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">[Default]</td> <td>Context switch interrupt and associated context switch status report is generated on a context switch leading hardware to go idle.</td> </tr> <tr> <td style="text-align: center;">1</td> <td></td> <td>Context switch interrupt and associated context switch status report is not generated on a context switch leading hardware to go idle.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch leading hardware to go idle.	1		Context switch interrupt and associated context switch status report is not generated on a context switch leading hardware to go idle.
Access:	R/W													
Value	Name	Description												
0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch leading hardware to go idle.												
1		Context switch interrupt and associated context switch status report is not generated on a context switch leading hardware to go idle.												
	6	Preempt to Idle	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This mask bit controls the context switch interrupt generation and the associated context switch status report on a context switch due to Preempt-to-Idle.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">[Default]</td> <td>Context switch interrupt and associated context switch status report is generated on a context switch due to Preempt-to-Idle.</td> </tr> <tr> <td style="text-align: center;">1</td> <td></td> <td>Context switch interrupt and associated context switch status report is not generated on a context switch due to Preempt-to-Idle.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch due to Preempt-to-Idle.	1		Context switch interrupt and associated context switch status report is not generated on a context switch due to Preempt-to-Idle.
Access:	R/W													
Value	Name	Description												
0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch due to Preempt-to-Idle.												
1		Context switch interrupt and associated context switch status report is not generated on a context switch due to Preempt-to-Idle.												
	5	Lite Restore	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This mask bit controls the context switch interrupt generation and the associated context switch status report on a context switch due to lite restore.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">[Default]</td> <td>Context switch interrupt and associated context switch status report is generated on a context switch due to lite restore.</td> </tr> <tr> <td style="text-align: center;">1</td> <td></td> <td>Context switch interrupt and associated context switch status report is not generated on a context switch due to lite restore.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch due to lite restore.	1		Context switch interrupt and associated context switch status report is not generated on a context switch due to lite restore.
Access:	R/W													
Value	Name	Description												
0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch due to lite restore.												
1		Context switch interrupt and associated context switch status report is not generated on a context switch due to lite restore.												

CSB_INTERRUPT_MASK - Context Status Buffer Interrupt Mask Register

4	<p>Preemption</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This mask bit controls the context switch interrupt generation and the associated context switch status report on a context switch due to preemption. Preemption of an ongoing context is triggered due to loading of submission queue to execution queue on a "Load".</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">[Default]</td> <td>Context switch interrupt and associated context switch status report is generated on a context switch due to preemption.</td> </tr> <tr> <td style="text-align: center;">1</td> <td></td> <td>Context switch interrupt and associated context switch status report is not generated on a context switch due to preemption.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch due to preemption.	1		Context switch interrupt and associated context switch status report is not generated on a context switch due to preemption.
Access:	R/W											
Value	Name	Description										
0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch due to preemption.										
1		Context switch interrupt and associated context switch status report is not generated on a context switch due to preemption.										
3	<p>Display Wait For Event</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This mask bit controls the context switch interrupt generation and the associated context switch status report on Ring-Done context switch.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">[Default]</td> <td>Context switch interrupt and associated context switch status report is generated on a context switch due to un-successful display wait for event. Context switch on un-successful display wait for even wait is a part of element switch.</td> </tr> <tr> <td style="text-align: center;">1</td> <td></td> <td>Context switch interrupt and associated context switch status report is not generated on a context switch due to un-successful display wait for event.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch due to un-successful display wait for event. Context switch on un-successful display wait for even wait is a part of element switch.	1		Context switch interrupt and associated context switch status report is not generated on a context switch due to un-successful display wait for event.
Access:	R/W											
Value	Name	Description										
0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch due to un-successful display wait for event. Context switch on un-successful display wait for even wait is a part of element switch.										
1		Context switch interrupt and associated context switch status report is not generated on a context switch due to un-successful display wait for event.										
2	<p>Semaphore Wait</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This mask bit controls the context switch interrupt generation and the associated context switch status report on Ring-Done context switch.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">[Default]</td> <td>Context switch interrupt and associated context switch status report is generated on a context switch due to un-successful semaphore wait. Context switch on un-successful semaphore wait is a part of element switch.</td> </tr> <tr> <td style="text-align: center;">1</td> <td></td> <td>Context switch interrupt and associated context switch status report is not generated on a context switch un-successful semaphore wait.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch due to un-successful semaphore wait. Context switch on un-successful semaphore wait is a part of element switch.	1		Context switch interrupt and associated context switch status report is not generated on a context switch un-successful semaphore wait.
Access:	R/W											
Value	Name	Description										
0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch due to un-successful semaphore wait. Context switch on un-successful semaphore wait is a part of element switch.										
1		Context switch interrupt and associated context switch status report is not generated on a context switch un-successful semaphore wait.										

CSB_INTERRUPT_MASK - Context Status Buffer Interrupt Mask Register

1	Ring Done <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This mask bit controls the context switch interrupt generation and the associated context switch status report on Ring-Done context switch.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">[Default]</td> <td>Context switch interrupt and associated context switch status report is generated on a context switch reason due to Ring-Done. Context switch on ring done is a part of element switch.</td> </tr> <tr> <td style="text-align: center;">1</td> <td></td> <td>Context switch interrupt and associated context switch status report is not generated on a context switch due to Ring-Done.</td> </tr> </tbody> </table>		Access:	R/W	Value	Name	Description	0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch reason due to Ring-Done. Context switch on ring done is a part of element switch.	1		Context switch interrupt and associated context switch status report is not generated on a context switch due to Ring-Done.
Access:	R/W												
Value	Name	Description											
0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch reason due to Ring-Done. Context switch on ring done is a part of element switch.											
1		Context switch interrupt and associated context switch status report is not generated on a context switch due to Ring-Done.											
0	Idle To Active <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This mask bit controls the context switch interrupt generation and the associated context switch status report on Idle-to-Active context switch.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">[Default]</td> <td>Context switch interrupt and associated context switch status report is generated on a context switch due to Idle-to-Active. Idle2Active is a special case of submission queue acceptance by hardware.</td> </tr> <tr> <td style="text-align: center;">1</td> <td></td> <td>Context switch interrupt and associated context switch status report is not generated on a context switch due to Idle-to-Active.</td> </tr> </tbody> </table>		Access:	R/W	Value	Name	Description	0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch due to Idle-to-Active. Idle2Active is a special case of submission queue acceptance by hardware.	1		Context switch interrupt and associated context switch status report is not generated on a context switch due to Idle-to-Active.
Access:	R/W												
Value	Name	Description											
0	[Default]	Context switch interrupt and associated context switch status report is generated on a context switch due to Idle-to-Active. Idle2Active is a special case of submission queue acceptance by hardware.											
1		Context switch interrupt and associated context switch status report is not generated on a context switch due to Idle-to-Active.											

Context Status Buffer Read Register

CSB_STATUS - Context Status Buffer Read Register	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	023A4h-023A7h
Name:	Context Status Buffer Read Register
ShortName:	CSB_STATUS_RCSUNIT
Address:	223A4h-223A7h
Name:	Context Status Buffer Read Register
ShortName:	CSB_STATUS_BCSUNIT
Address:	1C03A4h-1C03A7h
Name:	Context Status Buffer Read Register
ShortName:	CSB_STATUS_VCSUNIT0
Address:	1C43A4h-1C43A7h
Name:	Context Status Buffer Read Register
ShortName:	CSB_STATUS_VCSUNIT1
Address:	1C83A4h-1C83A7h
Name:	Context Status Buffer Read Register
ShortName:	CSB_STATUS_VECSUNIT0
Address:	1D03A4h-1D03A7h
Name:	Context Status Buffer Read Register
ShortName:	CSB_STATUS_VCSUNIT2
Address:	1D43A4h-1D43A7h
Name:	Context Status Buffer Read Register
ShortName:	CSB_STATUS_VCSUNIT3
Address:	1D83A4h-1D83A7h
Name:	Context Status Buffer Read Register
ShortName:	CSB_STATUS_VECSUNIT1
Address:	1E03A4h-1E03A7h
Name:	Context Status Buffer Read Register
ShortName:	CSB_STATUS_VCSUNIT4
Address:	1E43A4h-1E43A7h
Name:	Context Status Buffer Read Register
ShortName:	CSB_STATUS_VCSUNIT5
Address:	1E83A4h-1E83A7h



CSB_STATUS - Context Status Buffer Read Register

Name: Context Status Buffer Read Register

ShortName: CSB_STATUS_VECSUNIT2

Address: 1F03A4h-1F03A7h

Name: Context Status Buffer Read Register

ShortName: CSB_STATUS_VCSUNIT6

Address: 1F43A4h-1F43A7h

Name: Context Status Buffer Read Register

ShortName: CSB_STATUS_VCSUNIT7

Address: 1F83A4h-1F83A7h

Name: Context Status Buffer Read Register

ShortName: CSB_STATUS_VECSUNIT3

Address: 1A3A4h-1A3A7h

Name: Context Status Buffer Read Register

ShortName: CSB_STATUS_CCSUNIT0

Address: 1C3A4h-1C3A7h

Name: Context Status Buffer Read Register

ShortName: CSB_STATUS_CCSUNIT1

Address: 1E3A4h-1E3A7h

Name: Context Status Buffer Read Register

ShortName: CSB_STATUS_CCSUNIT2

Address: 263A4h-263A7h

Name: Context Status Buffer Read Register

ShortName: CSB_STATUS_CCSUNIT3

This 32 bit address contains the value of the context status that is next to be read by scheduler.

Programming Notes

This register functionality is not supported and must not be programmed for Position command streamer.

DWord	Bit	Description		
0	31:0	<p>Context Status</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> </table> <p>This field contains the value of the Context Status depending on the value of Context Status Buffer Read Pointer in the CTXT_ST_PTR. Read Pointer value of zero will point to context status zero, read pointer value of one will pointer to context status one, and so on. The scheduler must read this register twice to get the full 64b of context status. The first read returns the lower DW of the status and the second read returns the upper DW of the status.</p>	Access:	RO
Access:	RO			

Context Timestamp Count

CTX_TIMESTAMP - Context Timestamp Count	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	023A8h-023ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_RCSUNIT_CTX
Address:	223A8h-223ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_BCSUNIT_CTX
Address:	1C03A8h-1C03ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_VCSUNIT0_CTX
Address:	1C43A8h-1C43ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_VCSUNIT1_CTX
Address:	1C83A8h-1C83ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_VECSUNIT0_CTX
Address:	1D03A8h-1D03ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_VCSUNIT2_CTX
Address:	1D43A8h-1D43ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_VCSUNIT3_CTX
Address:	1D83A8h-1D83ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_VECSUNIT1_CTX
Address:	1E03A8h-1E03ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_VCSUNIT4_CTX
Address:	1E43A8h-1E43ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_VCSUNIT5_CTX



CTX_TIMESTAMP - Context Timestamp Count

Address:	1E83A8h-1E83ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_VECSUNIT2_CTX
Address:	1F03A8h-1F03ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_VCSUNIT6_CTX
Address:	1F43A8h-1F43ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_VCSUNIT7_CTX
Address:	1F83A8h-1F83ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_VECSUNIT3_CTX
Address:	1A3A8h-1A3ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_CCSUNIT0_CTX
Address:	1C3A8h-1C3ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_CCSUNIT1_CTX
Address:	1E3A8h-1E3ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_CCSUNIT2_CTX
Address:	263A8h-263ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_CCSUNIT3_CTX

This register provides a mechanism to obtain cumulative run time of a GPU context on HW. This register gets context save/restored on a context switch. SW must reset this register on very first submission of a context to HW, then afterwards gets context save/restored maintaining the cumulative run time of the corresponding context. This register (effectively) counts at a constant frequency by adjusting the increment amount according to the actual reference clock frequency. SW therefore does not need to know the reference clock frequency. This register gets reset on an engine reset.

This register is context save restore on a context switch.

DWord	Bit	Description				
0	31:0	<p>Timestamp Value</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>The granularity of this toggle is at the rate of the bit 3 in the "Reported Timestamp Count" register(0x2358).. The toggle will be 8 times slower that "Reported Timestamp Count". The</p>	Access:	R/W	Format:	U32
Access:	R/W					
Format:	U32					

CTX_TIMESTAMP - Context Timestamp Count

		granularity of the time stamp base unit for "Reported Timestamp Count" is defined in the Timestamp Bases subsection in Power Management chapter.
--	--	--



Control Register for Power Management

WAIT_FOR_RC6_EXIT - Control Register for Power Management	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	020CCh-020CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_RCSUNIT
Address:	220CCh-220CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_BCSUNIT
Address:	1C00CCh-1C00CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_VCSUNIT0
Address:	1C40CCh-1C40CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_VCSUNIT1
Address:	1C80CCh-1C80CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_VECSUNIT0
Address:	1D00CCh-1D00CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_VCSUNIT2
Address:	1D40CCh-1D40CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_VCSUNIT3
Address:	1D80CCh-1D80CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_VECSUNIT1
Address:	1E00CCh-1E00CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_VCSUNIT4
Address:	1E40CCh-1E40CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_VCSUNIT5

WAIT_FOR_RC6_EXIT - Control Register for Power Management

Address:	1E80CCh-1E80CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_VECSUNIT2
Address:	1F00CCh-1F00CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_VCSUNIT6
Address:	1F40CCh-1F40CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_VCSUNIT7
Address:	1F80CCh-1F80CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_VECSUNIT3
Address:	1A0CCh-1A0CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_CCSUNIT0
Address:	1C0CCh-1C0CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_CCSUNIT1
Address:	1E0CCh-1E0CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_CCSUNIT2
Address:	260CCh-260CFh
Name:	Control Register for Power Management
ShortName:	WAIT_FOR_RC6_EXIT_CCSUNIT3

This register gets power context save/restored. Bit[0] contents of this register doesn't get save/restored. Note: Even though this register exists in BlitterCS, VideoCS, VidoeEnhancementCS, individual bit driven functionality is not supported.

Programming Notes

This register is functional for RenderCS only and must not be programmed for other command streamers.

This register functionality is not supported and must not be programmed for Position command streamer.

DWord	Bit	Description				
0	31:16	<p>Mask</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>WO</td> </tr> <tr> <td>Format:</td> <td>Mask</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Access:	WO	Format:	Mask
Access:	WO					
Format:	Mask					

WAIT_FOR_RC6_EXIT - Control Register for Power Management

15	Selective Read Addressing Enable	
	Source:	RenderCS, ComputeCS
	Access:	R/W
	<p>This field controls the outbound read request originating from Render Command Streamer. This field enables to read the MMIO register from selected unit in a given slice and sub-slice instead of multicasting the read cycle to all slices/sub-slices.</p>	
	Value	Name
	Description	
	0h	[Default] Lowest Slice and Lowest Sub-Slice Enabled. Ex: Slice-0, Sub-Slice-0 are the lowest in GT.
	1h	Selective Unit Enabled Unit selected based on Selective Read Slice Select and Selective Read Sub-Slice Select .
14	Extend Read Sub-Slice Select	
	Source:	RenderCS, ComputeCS
	Access:	R/W
	Value	Name
	Description	
	0	[Default] Only Sub-Slices 0-3 are accessible through programming appropriate value in "Read Sub-Slice Select" field. Selective Read Sub-Slice Select value and selected SubSlice listed below.. 00b: SUBSLICE0 01b: SUBSLICE1 10b: SUBSLICE2 11b:SUBSLICE3
	1	Only Sub-Slices 4-7 are accessible through programming appropriate value in "Read Sub-Slice Select" field. Selective Read Sub-Slice Select value and selected SubSlice listed below.. 00b: SUBSLICE4 01b: SUBSLICE5 10b: SUBSLICE6 11b:SUBSLICE7
	Programming Notes	
	This field provides extension of range values to select sub-slices by "Selective Read Sub-Slice Select" field in this register.	
14	Reserved	
	Source:	RenderCS, ComputeCS
	Access:	R/W
	Format:	PBC

WAIT_FOR_RC6_EXIT - Control Register for Power Management

13:11

Selective Read Slice Select

Source:	RenderCS, ComputeCS
---------	---------------------

Access:	R/W
---------	-----

This field selects the slice from which the read return data value has to be considered when **Selective Read Addressing Enable** is set. Below value must be programmed with a legal value supported by the GT configuration, one must not program this to a slice that is disabled or not supported by GT.

Value	Name
0h	Slice-0
1h	Slice-1
2h	Slice-2
3h	Slice-3
4h	Slice-4
5h	Slice-5
6h	Slice-6
7h	Slice-7

WAIT_FOR_RC6_EXIT - Control Register for Power Management

10:9

Selective Read Sub-Slice Select

Source:	RenderCS, ComputeCS
Access:	R/W

This field selects the sub-slice from which the read return data value has to be considered when **Selective Read Addressing Enable** is set. Below value must be programmed with a legal value supported by the GT configuration, one must not program this to a sub-slice that is disabled or not supported by GT.

Value	Name
00b	Sub Slice-0
01b	Sub Slice-1
10b	Sub Slice-2
11b	Sub Slice-3

Programming Notes

Extend Selective Read Sub-Slice Select (Bit[14]) in this register is used to extend the range of Selective Read Sub-Slice select value.

When Extend Selective Read Sub-Slice Select is **set**, below are Sub-Slice selected for the value programmed.

00b: SUBSLICE4

01b: SUBSLICE5

10b: SUBSLICE6

11b: SUBSLICE7

When Extend Selective Read Sub-Slice Select is **re-set**, below are Sub-Slice selected for the value programmed.

00b: SUBSLICE0

01b: SUBSLICE1

10b: SUBSLICE2

11b: SUBSLICE3

8

Selective Write Addressing Enable

Source:	RenderCS, ComputeCS
Access:	R/W

This field controls the outbound write request on message channel originating from Render Command Streamer on executing LRI, LRR and LRM commands. Setting this field doesn't affect the execution of LRI commands from context image during context restore. This field enables to select the unit in given slice and sub-slice instead of multicasting the write cycle to all slices/half-slices.

Value	Name	Description
0h	Multi Cast [Default]	
1h	Selective Unit Enabled	Unit selected based on Selective Write Slice Select and Selective Write Sub-Slice Select .

WAIT_FOR_RC6_EXIT - Control Register for Power Management

		Programming Notes	
		This field is used to implement per-slice performance counting by limiting which slices receive Flex EU programming. Please refer to Flex EU event topic here for more details.	
7	Reserved	Source:	RenderCS, ComputeCS
		Access:	R/W
		Format:	PBC
7	Extend Write Sub-Slice Select	Source:	RenderCS, ComputeCS
		Access:	R/W
Value	Name	Description	
0	[Default]	Only Sub-Slices 0-3 are accessible through programming appropriate value in "Write Sub-Slice Select" field. Selective Write Sub-Slice Select value and selected SubSlice listed below.. 00b: SUBSLICE0 01b: SUBSLICE1 10b: SUBSLICE2 11b:SUBSLICE3	
1		Only Sub-Slices 4-7 are accessible through programming appropriate value in "Write Sub-Slice Select" field. Selective Write Sub-Slice Select value and selected SubSlice listed below.. 00b: SUBSLICE4 01b: SUBSLICE5 10b: SUBSLICE6 11b:SUBSLICE7	
		Programming Notes	
		This field provides extension of range values to select sub-slices by "Selective Write Sub-Slice Select" field in this register.	
6:4	Selective Write Slice Select	Source:	RenderCS, ComputeCS
		Access:	R/W
This field selects the slice to which the write has to be done when Selective Write Addressing Enable is set. Below value must be programmed with a legal value supported by the GT configuration, one must not program this to a slice that is disabled or not supported by GT.			
Value	Name		
000b	Slice-0		
001b	Slice-1		
010b	Slice-2		

WAIT_FOR_RC6_EXIT - Control Register for Power Management

		011b	Slice-3
		100b	Slice-4
		101b	Slice-5
		110b	Slice-6
		111b	Slice-7
Programming Notes			
This field is used to implement per-slice performance counting by limiting which slices receive Flex EU programming. Please refer to Flex EU event topic here for more details.			
3:2	Selective Write Sub-Slice Select		
	Source:	RenderCS, ComputeCS	
	Access:	R/W	
This field selects the Sub-Slice to which the write has to be done when Selective Write Addressing Enable is set. Below value must be programmed with a legal value supported by the GT configuration, one must not program this to a sub-slice that is disabled or not supported by GT.			
	Value	Name	
	00b	Sub Slice-0	
	01b	Sub Slice-1	
	10b	Sub Slice-2	
	11b	Sub Slice-3	
Programming Notes			
Extend Selective Write Sub-Slice Select (Bit[7]) in this register is used to extend the range of Selective Write Sub-Slice select value.			
When Extend Selective Write Sub-Slice Select is set , below are Sub-Slice selected for the value programmed.			
00b: SUBSLICE4			
01b: SUBSLICE5			
10b: SUBSLICE6			
11b:SUBSLICE7			
When Extend Selective Write Sub-Slice Select is re-set , below are Sub-Slice selected for the value programmed.			
00b: SUBSLICE0			
01b: SUBSLICE1			
10b: SUBSLICE2			
11b:SUBSLICE3			
1	Reserved		
	Source:	RenderCS, ComputeCS	
	Access:	R/W	
	Format:	PBC	

WAIT_FOR_RC6_EXIT - Control Register for Power Management

	0	Reserved	
		Source:	RenderCS, ComputeCS
		Access:	R/W
		Format:	PBC



Count Active Channels Dispatched

TS_GPGPU_THREADS_DISPATCHED - Count Active Channels Dispatched						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	64					
_Custom_GTIReset:	DEV					
Address:	02290h-02297h					
Name:	Count Active Channels Dispatched					
ShortName:	TS_GPGPU_THREADS_DISPATCHED_RCSUNIT_BE_COMPUTE					
Address:	1A290h-1A297h					
Name:	Count Active Channels Dispatched					
ShortName:	TS_GPGPU_THREADS_DISPATCHED_CCSUNIT_BE_COMPUTE0					
Address:	1C290h-1C297h					
Name:	Count Active Channels Dispatched					
ShortName:	TS_GPGPU_THREADS_DISPATCHED_CCSUNIT_BE_COMPUTE1					
Address:	1E290h-1E297h					
Name:	Count Active Channels Dispatched					
ShortName:	TS_GPGPU_THREADS_DISPATCHED_CCSUNIT_BE_COMPUTE2					
Address:	26290h-26297h					
Name:	Count Active Channels Dispatched					
ShortName:	TS_GPGPU_THREADS_DISPATCHED_CCSUNIT_BE_COMPUTE3					
<p>This register is used to count the number of active channels that TS sends for dispatch. For each dispatch the active bits in the execution mask are summed and added to this register. This register is reset when a write occurs to 2290h</p>						
DWord	Bit	Description				
0..1	63:32	GPGPU_THREADS_DISPATCHED UDW <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This count is increased by the number of active bits in the execution mask each time the TS sends a GPGPU dispatch.</p>	Access:	R/W	Format:	U32
	Access:	R/W				
Format:	U32					
31:0	GPGPU_THREADS_DISPATCHED LDW <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This count is increased by the number of active bits in the execution mask each time the TS sends a GPGPU dispatch.</p>	Access:	R/W	Format:	U32	
Access:	R/W					
Format:	U32					

Count of C6 Latency maximum

C6_EXIT_LATENCY_MAX - Count of C6 Latency maximum						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	0A620h					
Name:	Count of C6 Latency maximum					
ShortName:	C6_EXIT_LATENCY_MAX					
This register keeps track of the maximum Latency taken for C6 exit i.e from Boot evt to go to DILE						
DWord	Bit	Description				
0	31:0	C6 Latency Maximum <table border="1" data-bbox="609 720 1466 814"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> Maximum C6 Latency	Access:	RO	_Custom_GTIRreset:	DEV
Access:	RO					
_Custom_GTIRreset:	DEV					



Count of License request to Punit

CNT_LIC_REQ_PUNIT - Count of License request to Punit		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A608h	
Name:	Count of License request to Punit	
ShortName:	CNT_LIC_REQ_PUNIT	
This register keeps track of the CS Pwrclk requests and other forcewake requests that actually resulted in a License request to Punit		
DWord	Bit	Description
0	31:0	Number of License requests to Punit
		Access: RO
		_Custom_GTIReset: DEV
		Software must subtract from previously read value for delta calculations. The counter will wrap around eventually and there is no protection against it

Count of Media License latency

CNT_MED_LIC_LAT - Count of Media License latency		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A0ECh	
Name:	Count of Media License Latency	
ShortName:	CNT_MED_LIC_LAT	
This register keeps track of the Latency taken for Media License		
DWord	Bit	Description
0	31:0	Media License Latency Count
		Access: RO
		_Custom_GTIRreset: BUS
		Count of Media License Latency



Count of Media License latency Maximum

CNT_MED_LIC_LAT_MAX - Count of Media License latency Maximum		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A0F8h	
Name:	Count of Media License Latency Maximum	
ShortName:	CNT_MED_LIC_LAT_MAX	
This register keeps track of the Maximum Latency taken for Media License		
DWord	Bit	Description
0	31:0	Media License Latency Maximum Count
		Access: RO
		_Custom_GTIReset: BUS
		Count of Media License Latency Maximum

Count of Media License Request

CNT_MED_LIC_REQ - Count of Media License Request										
Register Space:	MMIO: 0/2/0									
Size (in bits):	32									
Address:	0A0E0h									
Name:	Count of Media License Request									
ShortName:	CNT_MED_LIC_REQ									
This register keeps track of the number of Media License requests that have been sent										
DWord	Bit	Description								
0	31:0	<table border="1"> <thead> <tr> <th colspan="2">Media License Request Count</th> </tr> </thead> <tbody> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> <tr> <td colspan="2">Count of Media License Request</td> </tr> </tbody> </table>	Media License Request Count		Access:	RO	_Custom_GTIReset:	BUS	Count of Media License Request	
Media License Request Count										
Access:	RO									
_Custom_GTIReset:	BUS									
Count of Media License Request										



Count of Media Sampler License latency

CNT_MSAMP_LIC_LAT - Count of Media Sampler License latency		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A104h	
Name:	Count of Media Sampler License latency	
ShortName:	CNT_MSAMP_LIC_LAT	
This register keeps track of the Latency taken for Media Sampler License		
DWord	Bit	Description
0	31:0	Media Sampler License Latency
		Default Value: 0000000000000000b
		Access: RO
		_Custom_GTIReset: BUS

Count of Media Sampler License latency Maximum

CNT_MSAMP_LIC_LAT_MAX - Count of Media Sampler License latency Maximum		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A108h	
Name:	Count of Media Sampler License latency Maximum	
ShortName:	CNT_MSAMP_LIC_LAT_MAX	
This register keeps track of the Maximum Latency taken for Media Sampler License		
DWord	Bit	Description
0	31:0	Maximun Latency for Media Sampler Licensing Request
		Default Value: 0000000000000000b
		Access: RO
		_Custom_GTIReset: BUS



Count of Media Sampler License Request

CNT_MSAMP_LIC_REQ - Count of Media Sampler License Request		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A100h	
Name:	Count of Media Sampler License Request	
ShortName:	CNT_MSAMP_LIC_REQ	
This register keeps track of how many license requests have been sent out for Media Sampler		
DWord	Bit	Description
0	31:0	Number of Media Sampler License Request
		Default Value: 0000000000000000b
		Access: RO
		_Custom_GTIReset: BUS

Count of Non License Request to Punit

CNT_NONLIC_REQ_PUNIT - Count of Non License Request to Punit		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A60Ch	
Name:	Count of Non License Request to Punit	
ShortName:	CNT_NONLIC_REQ_PUNIT	
This register keeps track of the CS Pwrclk requests and other forcewake requests that did not result in a License request to Punit		
DWord	Bit	Description
0	31:0	Non License Request Count
		Access: RO
		_Custom_GTIReset: DEV
Software must subtract from previously read value for delta calculations. The counter will wrap around eventually and there is no protection against it		



Count of Render License latency

CNT_REN_LIC_LAT - Count of Render License latency		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A0E8h	
Name:	Count of Render License Latency	
ShortName:	CNT_REN_LIC_LAT	
This register keeps track of the Latency taken for Render License		
DWord	Bit	Description
0	31:0	Render License Latency Count
		Access: RO
		_Custom_GTIRreset: BUS
		Count of Render License Latency

Count of Render License latency Maximum

CNT_REN_LIC_LAT_MAX - Count of Render License latency Maximum		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A0F4h	
Name:	Count of Render License Latency Maximum	
ShortName:	CNT_REN_LIC_LAT_MAX	
This register keeps track of the Maximum Latency taken for Render License		
DWord	Bit	Description
0	31:0	Render License Latency Maximum Value
		Access: RO
		_Custom_GTIReset: BUS
		Count of Render License Latency Maximum



Count of Render License Request

CNT_REN_LIC_REQ - Count of Render License Request		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A0DCh	
Name:	Count of Render License Request	
ShortName:	CNT_REN_LIC_REQ	
This register keeps track of the number of Render License Count		
DWord	Bit	Description
0	31:0	Render License Request Count
		Access: RO
		_Custom_GTIReset: BUS
		Count of Render License Request

Count of spec License Request

CNT_SPEC_LIC_REQ - Count of spec License Request		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A0E4h	
Name:	Count of spec License Request	
ShortName:	CNT_SPEC_LIC_REQ	
DWord	Bit	Description
0	31:0	Spec License Request Count
		Access: RO
		_Custom_GTIRreset: BUS
		Count of spec License Request



Count of Speculative License latency

CNT_SPEC_LIC_LAT - Count of Speculative License latency		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A0F0h	
Name:	Count of Speculative License Latency	
ShortName:	CNT_SPEC_LIC_LAT	
DWord	Bit	Description
0	31:0	Speculative License Latency Value
		Access: RO
		_Custom_GTIRreset: BUS
		Count of Speculative License Latency

Count of Speculative License latency Maximum

CNT_SPEC_LIC_LAT_MAX - Count of Speculative License latency Maximum		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A0FCh	
Name:	Count of Speculative License Latency Maximum	
ShortName:	CNT_SPEC_LIC_LAT_MAX	
This register keeps track of the Maximum Latency taken for Speculative License		
DWord	Bit	Description
0	31:0	Speculative License Latency Maximum Value
		Access: RO
		_Custom_GTIReset: BUS
		Count of Speculative License Latency Maximum



CPS Invocation Counter

CPS_INVOCATION_COUNT - CPS Invocation Counter				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02478h			
Name:	CPS Invocation Counter			
ShortName:	CPS_INVOCATION_COUNT			
This register stores the value of the coarse pixel count shaded. This register is part of the context save and restore.				
DWord	Bit	Description		
0..1	63:32	CPS Invocation Count Report UDW <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of coarse pixels that are dispatched as threads by the PS Stage. Updated only when Statistics Enable is set in 3DSTATE_CPS .	Access:	R/W
	Access:	R/W		
31:0	CPS Invocation Count Report LDW <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of coarse pixels that are dispatched as threads by the PS Stage. Updated only when Statistics Enable is set in 3DSTATE_CPS .	Access:	R/W	
Access:	R/W			

Cross Tile Control 1

CROSS_TILE_CTL1 - Cross Tile Control 1			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	0A0CCh		
<p>In a multi-tile configuration, in order for memory cycles to flow to or through another tile, the various portions of the GT core must be powered. This is handled automatically in the hardware of each tile, by blocking inbound cycles and automatically waking the core and domains that are necessary, and allowing the domains to go back to sleep when there is no cross-tile traffic. Software can optimize the cross-tile latency by programming each tile to remain awake ready to handle cross-tile work (this register), and with a hysteresis setting that hardware uses to wait for additional cross-tile cycles before allowing sleep (CROSS_TILE_CTL2).</p> <p>This register has bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].</p> <p>To set bit0, for example, the data would be 0x0001_0001.</p> <p>To clear bit0, for example, the data would be 0x0001_0000.</p> <p>Note that mask bit is the data bit offset + 16.</p>			
DWord	Bit	Description	
0	31:16	Bit Enables (mask bits) for bits[15:0]	
		Access: R/W	
	15:2	Reserved	
		Access: RO	
		Format: MBZ	
	1	KMD Cross Tile Stay Awake	Access: R/W
			_Custom_GTIRreset: BUS
		Keep GT awake and ready for cross-tile traffic until cleared.	
		0 - GT can sleep (Default)	
		1 - GT stay awake	
		Value	Name
		0b	Allowed to sleep (KMD) [Default]
1b		Stay awake (KMD)	
0	GuC Cross Tile Stay Awake	Access: R/W	
		_Custom_GTIRreset: BUS	
	Keep GT awake and ready for cross-tile traffic until cleared.		
	0 - GT can sleep (Default)		
	1 - GT stay awake		
	Value	Name	
	0b	Allowed to sleep (Guc) [Default]	
	1b	Stay awake (Guc)	



Cross Tile Control 2

CROSS_TILE_CTL2 - Cross Tile Control 2		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0A0D0h	
DWord	Bit	Description
0	31:16	Reserved
		Access: RO
	Format: MBZ	
	15:0	Cross Tile Hysteresis
Access: R/W		
_Custom_GTIReset: BUS		
Number of "micro-second" equivalent ticks to wait after last cross-tile traffic seen before blocking cross-tile paths. Default: 000Ah (10us)		

CS_MI_ADDRESS_OFFSET

CS_MI_ADDRESS_OFFSET - CS_MI_ADDRESS_OFFSET	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	023B4h-023B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_RCSUNIT_CTX
Address:	223B4h-223B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_BCSUNIT_CTX
Address:	1C03B4h-1C03B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_VCSUNIT0_CTX
Address:	1C43B4h-1C43B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_VCSUNIT1_CTX
Address:	1C83B4h-1C83B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_VECSUNIT0_CTX
Address:	1D03B4h-1D03B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_VCSUNIT2_CTX
Address:	1D43B4h-1D43B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_VCSUNIT3_CTX
Address:	1D83B4h-1D83B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_VECSUNIT1_CTX
Address:	1E03B4h-1E03B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_VCSUNIT4_CTX
Address:	1E43B4h-1E43B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_VCSUNIT5_CTX
Address:	1E83B4h-1E83B7h



CS_MI_ADDRESS_OFFSET - CS_MI_ADDRESS_OFFSET

Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_VECSUNIT2_CTX
Address:	1F03B4h-1F03B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_VCSUNIT6_CTX
Address:	1F43B4h-1F43B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_VCSUNIT7_CTX
Address:	1F83B4h-1F83B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_VECSUNIT3_CTX
Address:	1A3B4h-1A3B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_CCSUNIT0_CTX
Address:	1C3B4h-1C3B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_CCSUNIT1_CTX
Address:	1E3B4h-1E3B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_CCSUNIT2_CTX
Address:	263B4h-263B7h
Name:	CS_MI_ADDRESS_OFFSET
ShortName:	CS_MI_ADDRESS_OFFSET_CCSUNIT3_CTX

This register contains the address offset in bytes used by MI commands in computing actual memory address when Workload Partition ID Offset Enable is set.

This is a non-privileged register. This register is engine context save/restored on a context switch.

DWord	Bit	Description	
0	31:0	Address Offset	
		Default Value:	000000000000000b
		Access:	R/W

CSC_CC2_COEFF

CSC_CC2_COEFF		
Register Space:	MMIO: 0/2/0	
Access:	Double Buffered	
Size (in bits):	192	
_Custom_Display_DoubleBufferArmedBy:	Write to CSC_MODE	
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed	
Address:	4A518h-4A52Fh	
Name:	Pipe CSC CC2 Coefficients	
ShortName:	CSC_CC2_COEFF_A	
Reset:	soft	
Address:	4AD18h-4AD2Fh	
Name:	Pipe CSC CC2 Coefficients	
ShortName:	CSC_CC2_COEFF_B	
Reset:	soft	
DWord	Bit	Description
0	31:16	RY
		Access: Double Buffered
		Format: CSC COEFFICIENT FORMAT
	15:0	GY
Access: Double Buffered		
Format: CSC COEFFICIENT FORMAT		
1	31:16	BY
		Access: Double Buffered
		Format: CSC COEFFICIENT FORMAT
	15:0	Reserved
Access: RO		
Format: MBZ		
2	31:16	RU
		Access: Double Buffered
		Format: CSC COEFFICIENT FORMAT
	15:0	GU
Access: Double Buffered		
Format: CSC COEFFICIENT FORMAT		

CSC_CC2_COEFF		
3	31:16	BU Access: Double Buffered Format: CSC COEFFICIENT FORMAT
	15:0	Reserved Access: RO Format: MBZ
4	31:16	RV Access: Double Buffered Format: CSC COEFFICIENT FORMAT
	15:0	GV Access: Double Buffered Format: CSC COEFFICIENT FORMAT
5	31:16	BV Access: Double Buffered Format: CSC COEFFICIENT FORMAT
	15:0	Reserved Access: RO Format: MBZ

CSC_CC2_POSTOFF

CSC_CC2_POSTOFF		
Register Space:	MMIO: 0/2/0	
Access:	Double Buffered	
Size (in bits):	96	
_Custom_Display_DoubleBufferArmedBy:	Write to CSC_MODE	
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed	
Address:	4A53Ch-4A547h	
Name:	Pipe CSC CC2 Post-Offsets	
ShortName:	CSC_CC2_POSTOFF_A	
Reset:	soft	
Address:	4AD3Ch-4AD47h	
Name:	Pipe CSC CC2 Post-Offsets	
ShortName:	CSC_CC2_POSTOFF_B	
Reset:	soft	
<p>The post-offset is intended to add an offset from 0 on the Y or RGB channels and to convert UV channels from 2's complement to excess 0.5 as they exit pipe color space conversion (CSC).</p>		
DWord	Bit	Description
0	31:13	Reserved
		Access: RO
		Format: MBZ
	12:0	PostCSC High Offset Access: Double Buffered This value is used to give an offset to the high color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).
1	31:13	Reserved
		Access: RO
		Format: MBZ
	12:0	PostCSC Medium Offset Access: Double Buffered This value is used to give an offset to the medium color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).
2	31:13	Reserved
		Access: RO
		Format: MBZ

CSC_CC2_POSTOFF			
12:0	<p>PostCSC Low Offset</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the low color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered
Access:	Double Buffered		

CSC_CC2_PREOFF

CSC_CC2_PREOFF		
Register Space:	MMIO: 0/2/0	
Access:	Double Buffered	
Size (in bits):	96	
_Custom_Display_DoubleBufferArmedBy:	Write to CSC_MODE	
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed	
Address:	4A530h-4A53Bh	
Name:	Pipe CSC CC2 Pre-Offsets	
ShortName:	CSC_CC2_PREOFF_A	
Reset:	soft	
Address:	4AD30h-4AD3Bh	
Name:	Pipe CSC CC2 Pre-Offsets	
ShortName:	CSC_CC2_PREOFF_B	
Reset:	soft	
<p>The pre-offset is intended to remove an offset from 0 on the Y or RGB channels and to convert UV channels from excess 0.5 to 2's complement as they enter pipe color space conversion (CSC).</p>		
DWord	Bit	Description
0	31:13	Reserved
		Access: RO
		Format: MBZ
	12:0	PreCSC High Offset Access: Double Buffered This value is used to give an offset to the high color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).
1	31:13	Reserved
		Access: RO
		Format: MBZ
	12:0	PreCSC Medium Offset Access: Double Buffered This value is used to give an offset to the medium color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).
2	31:13	Reserved
		Access: RO
		Format: MBZ

CSC_CC2_PREOFF			
12:0	<p>PreCSC Low Offset</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the low color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered
Access:	Double Buffered		

CSC_COEFF

CSC_COEFF		
Register Space:	MMIO: 0/2/0	
Access:	Double Buffered	
Size (in bits):	192	
_Custom_Display_DoubleBufferArmedBy:	Write to CSC_MODE	
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed	
Address:	49010h-49027h	
Name:	Pipe CSC Coefficients	
ShortName:	CSC_COEFF_A	
Reset:	soft	
Address:	49110h-49127h	
Name:	Pipe CSC Coefficients	
ShortName:	CSC_COEFF_B	
Reset:	soft	
Address:	49210h-49227h	
Name:	Pipe CSC Coefficients	
ShortName:	CSC_COEFF_C	
Reset:	soft	
Address:	49310h-49327h	
Name:	Pipe CSC Coefficients	
ShortName:	CSC_COEFF_D	
Reset:	soft	
DWord	Bit	Description
0	31:16	RY
		Access: Double Buffered
	Format: CSC COEFFICIENT FORMAT	
	15:0	GY
Access: Double Buffered		
Format: CSC COEFFICIENT FORMAT		
1	31:16	BY
		Access: Double Buffered
	Format: CSC COEFFICIENT FORMAT	
	15:0	Reserved
Access: RO		
Format: MBZ		

CSC_COEFF		
2	31:16	RU Access: Double Buffered Format: CSC COEFFICIENT FORMAT
	15:0	GU Access: Double Buffered Format: CSC COEFFICIENT FORMAT
3	31:16	BU Access: Double Buffered Format: CSC COEFFICIENT FORMAT
	15:0	Reserved Access: RO Format: MBZ
4	31:16	RV Access: Double Buffered Format: CSC COEFFICIENT FORMAT
	15:0	GV Access: Double Buffered Format: CSC COEFFICIENT FORMAT
5	31:16	BV Access: Double Buffered Format: CSC COEFFICIENT FORMAT
	15:0	Reserved Access: RO Format: MBZ

CSC_MODE

CSC_MODE		
Register Space:	MMIO: 0/2/0	
Access:	Double Buffered	
Size (in bits):	32	
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank OR pipe disabled		
Address:	49028h-4902Bh	
Name:	Pipe CSC Mode	
ShortName:	CSC_MODE_A	
Reset:	soft	
Address:	49128h-4912Bh	
Name:	Pipe CSC Mode	
ShortName:	CSC_MODE_B	
Reset:	soft	
Address:	49228h-4922Bh	
Name:	Pipe CSC Mode	
ShortName:	CSC_MODE_C	
Reset:	soft	
Address:	49328h-4932Bh	
Name:	Pipe CSC Mode	
ShortName:	CSC_MODE_D	
Reset:	soft	
Writes to this register arm CSC registers for this pipe.		
DWord	Bit	Description
0	31	Pipe CSC Enable Access: Double Buffered This bit enables the pipe color space conversion.
	30	Pipe Output CSC Enable Access: Double Buffered This bit enables the pipe output color space conversion.

CSC_MODE		
29	Allow DB Stall	
	Access: R/W	
	This field controls whether double buffer updates are allowed to be stalled for the Color Space Conversion registers that are double buffered.	
	Value	Name
	0b	Not Allowed
	1b	Allowed [Default]
	28	Pipe CSC CC2 Enable
		Access: Double Buffered
		This bit enables the pipe color space conversion CC2.
		Value
0b		Disable [Default]
1b	Enable	
27:0	Reserved	
	Access: RO	
	Format: MBZ	

CSC_POSTOFF

CSC_POSTOFF				
Register Space:	MMIO: 0/2/0			
Access:	Double Buffered			
Size (in bits):	96			
_Custom_Display_DoubleBufferArmedBy:	Write to CSC_MODE			
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed			
Address:	49040h-4904Bh			
Name:	Pipe CSC Post-Offsets			
ShortName:	CSC_POSTOFF_A			
Reset:	soft			
Address:	49140h-4914Bh			
Name:	Pipe CSC Post-Offsets			
ShortName:	CSC_POSTOFF_B			
Reset:	soft			
Address:	49240h-4924Bh			
Name:	Pipe CSC Post-Offsets			
ShortName:	CSC_POSTOFF_C			
Reset:	soft			
Address:	49340h-4934Bh			
Name:	Pipe CSC Post-Offsets			
ShortName:	CSC_POSTOFF_D			
Reset:	soft			
<p>The post-offset is intended to add an offset from 0 on the Y or RGB channels and to convert UV channels from 2's complement to excess 0.5 as they exit pipe color space conversion (CSC).</p>				
DWord	Bit	Description		
0	31:13	Reserved		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
1	12:0	PostCSC High Offset		
		<table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the high color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered
Access:	Double Buffered			
1	31:13	Reserved		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			

CSC_POSTOFF						
	12:0	<p>PostCSC Medium Offset</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the medium color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered		
Access:	Double Buffered					
2	31:13	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
		Access:	RO			
Format:	MBZ					
	12:0	<p>PostCSC Low Offset</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the low color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered		
Access:	Double Buffered					

CSC_PREOFF

CSC_PREOFF				
Register Space:	MMIO: 0/2/0			
Access:	Double Buffered			
Size (in bits):	96			
_Custom_Display_DoubleBufferArmedBy:	Write to CSC_MODE			
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed			
Address:	49030h-4903Bh			
Name:	Pipe CSC Pre-Offsets			
ShortName:	CSC_PREOFF_A			
Reset:	soft			
Address:	49130h-4913Bh			
Name:	Pipe CSC Pre-Offsets			
ShortName:	CSC_PREOFF_B			
Reset:	soft			
Address:	49230h-4923Bh			
Name:	Pipe CSC Pre-Offsets			
ShortName:	CSC_PREOFF_C			
Reset:	soft			
Address:	49330h-4933Bh			
Name:	Pipe CSC Pre-Offsets			
ShortName:	CSC_PREOFF_D			
Reset:	soft			
<p>The pre-offset is intended to remove an offset from 0 on the Y or RGB channels and to convert UV channels from excess 0.5 to 2's complement as they enter pipe color space conversion (CSC).</p>				
DWord	Bit	Description		
0	31:13	Reserved		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
1	12:0	PreCSC High Offset		
		<table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the high color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered
Access:	Double Buffered			
1	31:13	Reserved		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			

CSC_PREOFF						
	12:0	<p>PreCSC Medium Offset</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the medium color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered		
Access:	Double Buffered					
2	31:13	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
		Access:	RO			
Format:	MBZ					
	12:0	<p>PreCSC Low Offset</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the low color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered		
Access:	Double Buffered					

CS CSB

CS_CSB - CS CSB				
Register Space:		MMIO: 0/2/0		
Size (in bits):		32		
SW reads this offset to read the Context Status Buffer entry at the top of the CSB fifo. Reads must occur in pairs to obtain a single 64bit CSB entry. The second read pops the CSB entry off the FIFO.				
DWord	Bit	Description		
0	31:0	Context Status Buffer DW <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> </table> <p>This DW holds CSB bits[31:0] for the first read and CSB bits[63:32] for the second read.</p>	Access:	RO
Access:	RO			



CS CSB_FSR

CS_CS_B_FSR - CS CSB_FSR						
Register Space: MMIO: 0/2/0						
Size (in bits): 32						
This RO register holds status of the CSB fifo.						
DWord	Bit	Description				
0	31	Not Empty <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO		
	Access:	RO				
	30:16	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
Format:	MBZ					
15:8	FIFO Maximum Occupancy Count This field is a read-only field. It reflects the depth of the FIFO, which is a static value for each product.					
7:0	FIFO Occupancy Count					

CSFE FSM2

CSFEFSM2 - CSFE FSM2	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	022A4h-022A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_RCSUNIT
Address:	222A4h-222A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_BCSUNIT
Address:	1C02A4h-1C02A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_VCSUNIT0
Address:	1C42A4h-1C42A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_VCSUNIT1
Address:	1C82A4h-1C82A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_VECSUNIT0
Address:	1D02A4h-1D02A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_VCSUNIT2
Address:	1D42A4h-1D42A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_VCSUNIT3
Address:	1D82A4h-1D82A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_VECSUNIT1
Address:	1E02A4h-1E02A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_VCSUNIT4
Address:	1E42A4h-1E42A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_VCSUNIT5



CSFEFSM2 - CSFE FSM2

Address:	1E82A4h-1E82A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_VECSUNIT2
Address:	1F02A4h-1F02A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_VCSUNIT6
Address:	1F42A4h-1F42A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_VCSUNIT7
Address:	1F82A4h-1F82A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_VECSUNIT3
Address:	1A2A4h-1A2A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_CCSUNIT0
Address:	1C2A4h-1C2A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_CCSUNIT1
Address:	1E2A4h-1E2A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_CCSUNIT2
Address:	262A4h-262A7h
Name:	CSFE FSM2
ShortName:	CSFEFSM2_CCSUNIT3

DWord	Bit	Description
0	31:30	POCSLITERST
		Access: RO
		Format: MBZ
	29:27	POCSELSUB
		Access: RO
		Format: MBZ
	26:23	CTXSWM
		Access: RO
		Format: MBZ

CSFEFSM2 - CSFE FSM2		
	22:20	CSRL_PREEMPT
		Access: RO
	19:16	CSCTXSW_CTXSEQ
		Access: RO
	15:13	CSPREP4SWITCH
		Access: RO
	12:11	SVWR
		Access: RO
	10:9	RRCRD
		Access: RO
	8:6	RENDCTX
		Access: RO
	5:3	CTXSEQ
		Access: RO
2:0	RCURSTSEQ	
	Access: RO	



CS Indirect Base

CS_INDIRECT_BASE - CS Indirect Base						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
<p>This is a general purpose register to hold data. This register is power context save/restored across idle sequences.</p> <p>Data in this register is used as an base address in below mentioned MI commands upon ADD_INDIRECT_BASE field set.</p> <ul style="list-style-type: none">• MI_LOAD_REGISTER_IMM• MI_STORE_REGISTER_MEM• MI_LOAD_REGISTER_MEM• MI_LOAD_REGISTER_REG						
DWord	Bit	Description				
0	31:0	Indirect Base <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr></table>	Access:	R/W	Format:	U32
Access:	R/W					
Format:	U32					

CSPREEMPT

CSPREEMPT - CSPREEMPT			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	024B0h		
Name:	CSPREEMPT		
ShortName:	CSPREEMPT		
Address:	224B0h		
Name:	BCSPREEMPT		
ShortName:	BCSPREEMPT		
Address:	124B0h		
Name:	VCSPREEMPT		
ShortName:	VCSPREEMPT		
Address:	1A4B0h		
Name:	VECSPREEMPT		
ShortName:	VECSPREEMPT		
Programming Notes			
This is for HW internal usage and must not be written by SW.			
DWord	Bit	Description	
0	31:16	Mask Bits	
		Access:	R/W
		Format:	Mask[15:0]
Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)			
15:1	15:1	Reserved	
		Access:	RO
		Format:	MBZ
0	0	Unnamed	
		Access:	R/W
		Format:	Disable
This is a message bit written by the cross CS in case of GT4-CBR/SFR mode of operation. To set this bit both bit[0] and bit[16] (mask) needs to be set. This bit set indicates CS in other GT has reached a preemption point. This bit gets reset by CS when preemption takes place.			



CUR_BASE

CUR_BASE						
Register Space:	MMIO: 0/2/0					
Access:	Double Buffered					
Size (in bits):	32					
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank or pipe not enabled						
Address:	70084h-70087h					
Name:	Cursor Base Address					
ShortName:	CUR_BASE_A					
Reset:	soft					
Address:	71084h-71087h					
Name:	Cursor Base Address					
ShortName:	CUR_BASE_B					
Reset:	soft					
Address:	72084h-72087h					
Name:	Cursor Base Address					
ShortName:	CUR_BASE_C					
Reset:	soft					
Address:	73084h-73087h					
Name:	Cursor Base Address					
ShortName:	CUR_BASE_D					
Reset:	soft					
Writes to this register arm cursor registers for this pipe.						
DWord	Bit	Description				
0	31:12	<p>Cursor Base 31 12</p> <table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>This field specifies bits 31:12 of the graphics address of the base of the cursor for hi-res mode. When performing 180 degree rotation, this address does not need to change, hardware will internally offset to start from the last pixel of the last line of the cursor.</p> <p style="text-align: center;">Workaround</p> <p>To prevent false VT-d type 6 errors, use 64KB address alignment and allocate an extra 2 Page Table Entries (PTEs) beyond the end of the displayed surface. Only the PTEs will be used, not the pages themselves.</p> <p style="text-align: center;">Restriction</p> <p>The cursor surface address must be 4K byte aligned. The cursor must be in linear memory, it cannot be tiled.</p>	Access:	Double Buffered	Format:	GraphicsAddress[31:12]
Access:	Double Buffered					
Format:	GraphicsAddress[31:12]					

CUR_BASE		
	11	Reserved
		Access: Double Buffered
	10:7	Reserved
		Access: RO
		Format: MBZ
	6:4	Reserved
		Access: Double Buffered
	3	Reserved
		Access: RO
		Format: MBZ
	2	Reserved
		Access: Double Buffered
1:0	Reserved	
	Access: RO	
	Format: MBZ	



CUR_COLOR_CTL

CUR_COLOR_CTL			
Register Space:	MMIO: 0/2/0		
Access:	Double Buffered		
Size (in bits):	32		
_Custom_Display_DoubleBufferArmedBy:	Write to CUR_BASE or cursor not enabled		
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed		
Address:	700C0h-700C3h		
Name:	Cursor Color Control		
ShortName:	CUR_COLOR_CTL_A		
Reset:	soft		
Address:	710C0h-710C3h		
Name:	Cursor Color Control		
ShortName:	CUR_COLOR_CTL_B		
Reset:	soft		
Address:	720C0h-720C3h		
Name:	Cursor Color Control		
ShortName:	CUR_COLOR_CTL_C		
Reset:	soft		
Address:	730C0h-730C3h		
Name:	Cursor Color Control		
ShortName:	CUR_COLOR_CTL_D		
Reset:	soft		
DWord	Bit	Description	
0	31:16	Reserved	
		Access:	RO
		Format:	MBZ
	15	Tone Mapping Enable	
		Access:	Double Buffered
		This field enables the tone mapping of cursor pixels using the programmed tone mapping factor.	
		Value	Name
		1b	Enable
	0b	Disable	
	14:10	Reserved	
Access:		RO	
Format:		MBZ	

CUR_COLOR_CTL	
9:0	Tone Mapping Factor Access: Double Buffered This field specifies the tone mapping factor. Each color component gets corrected with this programmed 10 bit fractional value.



CUR_CSC_COEFF

CUR_CSC_COEFF		
Register Space:	MMIO: 0/2/0	
Access:	Double Buffered	
Size (in bits):	192	
_Custom_Display_DoubleBufferArmedBy:	Write to CUR_BASE	
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed	
Address:	700D0h-700E7h	
Name:	Cursor CSC Coefficients	
ShortName:	CUR_CSC_COEFF_A	
Reset:	soft	
Address:	710D0h-710E7h	
Name:	Cursor CSC Coefficients	
ShortName:	CUR_CSC_COEFF_B	
Reset:	soft	
Address:	720D0h-720E7h	
Name:	Cursor CSC Coefficients	
ShortName:	CUR_CSC_COEFF_C	
Reset:	soft	
Address:	730D0h-730E7h	
Name:	Cursor CSC Coefficients	
ShortName:	CUR_CSC_COEFF_D	
Reset:	soft	
DWord	Bit	Description
0	31:16	RY
		Access: Double Buffered
	Format: CSC COEFFICIENT FORMAT	
	15:0	GY
Access: Double Buffered		
Format: CSC COEFFICIENT FORMAT		
1	31:16	BY
		Access: Double Buffered
	Format: CSC COEFFICIENT FORMAT	
	15:0	Reserved
Access: RO		
Format: MBZ		

CUR_CSC_COEFF		
2	31:16	RU Access: Double Buffered Format: CSC COEFFICIENT FORMAT
	15:0	GU Access: Double Buffered Format: CSC COEFFICIENT FORMAT
3	31:16	BU Access: Double Buffered Format: CSC COEFFICIENT FORMAT
	15:0	Reserved Access: RO Format: MBZ
4	31:16	RV Access: Double Buffered Format: CSC COEFFICIENT FORMAT
	15:0	GV Access: Double Buffered Format: CSC COEFFICIENT FORMAT
5	31:16	BV Access: Double Buffered Format: CSC COEFFICIENT FORMAT
	15:0	Reserved Access: RO Format: MBZ



CUR_CTL

CUR_CTL	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to CUR_BASE or cursor not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed
Address:	70080h-70083h
Name:	Cursor Control
ShortName:	CUR_CTL_A
Reset:	soft
Address:	71080h-71083h
Name:	Cursor Control
ShortName:	CUR_CTL_B
Reset:	soft
Address:	72080h-72083h
Name:	Cursor Control
ShortName:	CUR_CTL_C
Reset:	soft
Address:	73080h-73083h
Name:	Cursor Control
ShortName:	CUR_CTL_D
Reset:	soft
Address:	70880h-70883h
Name:	Selective Fetch Cursor Control
ShortName:	SEL_FETCH_CUR_CTL_A
Reset:	soft
Address:	71880h-71883h
Name:	Selective Fetch Cursor Control
ShortName:	SEL_FETCH_CUR_CTL_B
Reset:	soft
Address:	72880h-72883h
Name:	Selective Fetch Cursor Control
ShortName:	SEL_FETCH_CUR_CTL_C
Reset:	soft
Address:	73880h-73883h

CUR_CTL

Name: Selective Fetch Cursor Control
 ShortName: SEL_FETCH_CUR_CTL_D
 Reset: soft

The cursor is enabled by programming a valid cursor mode in the cursor mode select fields. The cursor is disabled by programming all 0s in the cursor mode select fields.

DWord	Bit	Description							
0	31	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
	Access:	RO							
	Format:	MBZ							
	30:28	Pipe Slice Arbitration Slots <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the number of slots allocated to cursor in pipe slice request arbitration. This field is ignored when the 'PIPE_SLICE_ARBITRATION_CTL->Use Programmed Slots' is not set. This field is zero based; a programmed value of 0 results in 1 slot allocation.</p>	Access:	Double Buffered					
	Access:	Double Buffered							
27	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
26	Gamma Enable <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This bit enables pipe gamma correction for the cursor pixel data. In VGA pop-up operation, the cursor data will always bypass gamma.</p> <p>This field is deprecated.</p> <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Disable	1b	Enable
Access:	Double Buffered								
Value	Name								
0b	Disable								
1b	Enable								
25	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								

CUR_CTL

24	<p>Pipe CSC Enable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This bit enables pipe color space conversion for the cursor pixel data.</p> <p>Use CSC_MODE.Pipe CSC Enable, GAMMA_MODE.*_GAMMA_ENABLE for enabling pipe color space conversion and gamma respectively across all pixels from all planes. Cursor CSC must be used for cursor specific color space conversion.</p> <p>This field is deprecated.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Disable	1b	Enable
Access:	Double Buffered								
Value	Name								
0b	Disable								
1b	Enable								
23	<p>Allow DB Stall</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> </table> <p>This field controls whether double buffer updates are allowed to be stalled for this cursor.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Not Allowed</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Allowed</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Not Allowed	1b	Allowed
Access:	R/W								
Value	Name								
0b	Not Allowed								
1b	Allowed								
22:19	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
18	<p>Pre CSC Gamma Enable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This bit enables the cursor pre-CSC gamma for the cursor pixel data. This is generally used with HDR to de-gamma the sRGB cursor pixel data before the RGB2020 conversion.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Disable	1b	Enable
Access:	Double Buffered								
Value	Name								
0b	Disable								
1b	Enable								
17	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
16	<p>CSC Enable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This bit enables the cursor color space conversion for the cursor pixel data. Hardware uses the coefficients programmed in the CUR_CSC_COEFF registers to perform the color space conversion.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Disable	1b	Enable
Access:	Double Buffered								
Value	Name								
0b	Disable								
1b	Enable								

CUR_CTL

15	180 Rotation	Access:	Double Buffered
This mode causes the cursor image to be rotated 180 degrees. In addition to setting this bit, the cursor position must be adjusted to match the physical orientation of the display.			
		Value	Name
		0b	No rotation
		1b	180 degree rotation
Restriction			
Only 32 bits per pixel cursors can be rotated. This field must be zero when the cursor format is 2 bits per pixel.			
14:12	Reserved	Access:	RO
		Format:	MBZ
11:10	Force Alpha Plane Select	Access:	Double Buffered
This field selects which planes the cursor alpha value will be forced for. It is used together with the Force Alpha Value field.			
		Value	Name
		Description	
		00b	Disable
		01b	Pipe CSC Enabled
		10b	Pipe CSC Disabled
		11b	Reserved
9:8	Force Alpha Value	Access:	Double Buffered
This field controls the behavior of cursor when alpha blending onto certain plane pixels. It is used together with the Force Alpha Plane Select field.			
		Value	Name
		Description	
		00b	Disable
		01b	50
		10b	75
		11b	100

CUR_CTL

Restriction		
Force Alpha is only for use with ARGB cursor formats.		
7:6	Reserved	
Access:		RO
Format:		MBZ
5:0	Cursor Mode Select	
Access:		Double Buffered
<p>This field selects the cursor mode. Cursor is disabled when the selection is 000000b and enabled when the selection is any other value. The cursor vertical size can be overridden by the size reduction mode.</p> <p>Color channels should be pre-multiplied with alpha by software.</p>		
Value	Name	Description
000000b	Disable	Cursor is disabled
000010b	128x128 32bpp AND/INV	128x128 32bpp AND/INVERT
000011b	256x256 32bpp AND/INV	256x256 32bpp AND/INVERT
000100b	64x64 2bpp 3-color	64x64 2bpp Indexed 3-color and transparency
000101b	64x64 2bpp 2-color	64x64 2bpp Indexed AND/XOR 2-color
000110b	64x64 2bpp 4-color	64x64 2bpp Indexed 4-color
000111b	64x64 32bpp AND/INV	64x64 32bpp AND/INVERT
100010b	128x128 32bpp ARGB	128x128 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)
100011b	256x256 32bpp ARGB	256x256 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)
100100b	64x64 32bpp AND/XOR	64x64 32bpp AND/XOR
100101b	128x128 32bpp AND/XOR	128x128 32bpp AND/XOR
100110b	256x256 32bpp AND/XOR	256x256 32bpp AND/XOR
100111b	64x64 32bpp ARGB	64x64 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)
Others	Reserved	Reserved
Programming Notes		
<p>INVERT, XOR, and alpha blends may not look as expected when the plane underlying the cursor is YUV or extended range RGB. Out of range RGB values will be clamped prior to alpha blending, INVERT, or XOR with cursor. It is recommended to use Force Alpha when cursor is alpha blending onto an plane of a different color space or extended gamut.</p>		
<p>The AND/INVERT format uses the most significant byte (MSB) to control the color. If MSB is 0xFF: Cursor is opaque. Show cursor color from three least significant bytes. If MSB is 0x00: Cursor is transparent. Three least significant bytes must be zero. If MSB is not 0x00 or 0xFF: Cursor inverts the color of the surface underneath.</p>		
<p>The AND/XOR format uses the most significant byte (MSB) to control the color. If MSB is 0xFF: Cursor is opaque. Show cursor color from three least significant bytes. If MSB is 0x00: Cursor is</p>		

CUR_CTL

		transparent. Three least significant bytes must be zero. If MSB is not 0x00 or 0xFF: The three least significant bytes are XOR'd with the color of the surface underneath.
--	--	--



CUR_FBC_CTL

CUR_FBC_CTL								
Register Space:	MMIO: 0/2/0							
Access:	Double Buffered							
Size (in bits):	32							
_Custom_Display_DoubleBufferArmedBy:	Write to CUR_BASE or cursor not enabled							
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed							
Address:	700A0h-700A3h							
Name:	Cursor FBC Control							
ShortName:	CUR_FBC_CTL_A							
Reset:	soft							
Address:	710A0h-710A3h							
Name:	Cursor FBC Control							
ShortName:	CUR_FBC_CTL_B							
Reset:	soft							
Address:	720A0h-720A3h							
Name:	Cursor FBC Control							
ShortName:	CUR_FBC_CTL_C							
Reset:	soft							
Address:	730A0h-730A3h							
Name:	Cursor FBC Control							
ShortName:	CUR_FBC_CTL_D							
Reset:	soft							
DWord	Bit	Description						
0	31	Size Reduction Enable Access: Double Buffered This enables cursor size reduction logic. The cursor engine will fetch and display the programmed reduced number of lines, then go transparent for the rest of the frame. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
		Value	Name					
0b	Disable							
1b	Enable							
30:8	Reserved Cursor size reduction is not allowed with 2bpp cursor formats or cursor 180 degree rotation. The reduced scan lines field must be programmed with a valid value when cursor size reduction is enabled.							

CUR_FBC_CTL					
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
7:0	<p>Reduced Scan Lines</p> <table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This specifies the number of scan lines of cursor data to fetch and display when cursor size reduction is enabled. The value programmed is the size minus one.</p> <p style="text-align: center;">Restriction</p> <p>The minimum size is 8 lines, programmed as 07h. The maximum size can not be greater than the normal size when size reduction is not enabled.</p>	Access:	Double Buffered		
Access:	Double Buffered				



CUR_PAL

CUR_PAL	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank or pipe not enabled	
Address:	70090h-70093h
Name:	Cursor Palette
ShortName:	CUR_PAL_0_A
Reset:	soft
Address:	70094h-70097h
Name:	Cursor Palette
ShortName:	CUR_PAL_1_A
Reset:	soft
Address:	70098h-7009Bh
Name:	Cursor Palette
ShortName:	CUR_PAL_2_A
Reset:	soft
Address:	7009Ch-7009Fh
Name:	Cursor Palette
ShortName:	CUR_PAL_3_A
Reset:	soft
Address:	71090h-71093h
Name:	Cursor Palette
ShortName:	CUR_PAL_0_B
Reset:	soft
Address:	71094h-71097h
Name:	Cursor Palette
ShortName:	CUR_PAL_1_B
Reset:	soft
Address:	71098h-7109Bh
Name:	Cursor Palette
ShortName:	CUR_PAL_2_B
Reset:	soft
Address:	7109Ch-7109Fh
Name:	Cursor Palette

CUR_PAL	
ShortName:	CUR_PAL_3_B
Reset:	soft
Address:	72090h-72093h
Name:	Cursor Palette
ShortName:	CUR_PAL_0_C
Reset:	soft
Address:	72094h-72097h
Name:	Cursor Palette
ShortName:	CUR_PAL_1_C
Reset:	soft
Address:	72098h-7209Bh
Name:	Cursor Palette
ShortName:	CUR_PAL_2_C
Reset:	soft
Address:	7209Ch-7209Fh
Name:	Cursor Palette
ShortName:	CUR_PAL_3_C
Reset:	soft
Address:	73090h-73093h
Name:	Cursor Palette
ShortName:	CUR_PAL_0_D
Reset:	soft
Address:	73094h-73097h
Name:	Cursor Palette
ShortName:	CUR_PAL_1_D
Reset:	soft
Address:	73098h-7309Bh
Name:	Cursor Palette
ShortName:	CUR_PAL_2_D
Reset:	soft
Address:	7309Ch-7309Fh
Name:	Cursor Palette
ShortName:	CUR_PAL_3_D
Reset:	soft
<p>The cursor palette provides color information when using the indexed cursor modes. There are 4 instances of this register format per cursor. The table below describes how the cursor mode and index value will select</p>	

CUR_PAL

between the cursor palette colors, AND/XOR, transparency, and destination invert.

Index Value	2 color mode	3 color mode	4 color mode
00	CUR_PAL 0	CUR_PAL 0	CUR_PAL 0
01	CUR_PAL 1	CUR_PAL 1	CUR_PAL 1
10	Transparent	Transparent	CUR_PAL 2
11	Invert Destination	CUR_PAL 3	CUR_PAL 3

DWord	Bit	Description				
0	31:24	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
	Format:	MBZ				
	23:16	<p>Palette Red</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field is the cursor palette red value</p>	Access:	Double Buffered		
Access:	Double Buffered					
15:8	<p>Palette Green</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field is the cursor palette green value.</p>	Access:	Double Buffered			
Access:	Double Buffered					
7:0	<p>Palette Blue</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field is the cursor palette blue value.</p>	Access:	Double Buffered			
Access:	Double Buffered					

CUR_POS

CUR_POS					
Register Space:	MMIO: 0/2/0				
Access:	Double Buffered				
Size (in bits):	32				
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank or pipe not enabled					
Address:	70088h-7008Bh				
Name:	Cursor Position				
ShortName:	CUR_POS_A				
Reset:	soft				
Address:	71088h-7108Bh				
Name:	Cursor Position				
ShortName:	CUR_POS_B				
Reset:	soft				
Address:	72088h-7208Bh				
Name:	Cursor Position				
ShortName:	CUR_POS_C				
Reset:	soft				
Address:	73088h-7308Bh				
Name:	Cursor Position				
ShortName:	CUR_POS_D				
Reset:	soft				
<p>This register specifies the screen position of the cursor. The origin of the cursor position is always the upper left corner of the display pipe source image area. When performing 180 degree rotation, the cursor image is rotated by hardware, but the position is not, so it should be adjusted if it is desired to maintain the same apparent position on a physically rotated display.</p>					
Restriction					
<p>The cursor must have at least a single pixel positioned over the pipe source area. The cursor must not overlap both the left and right sides of the pipe source area.</p>					
DWord	Bit	Description			
0	31	<p>Y Position Sign</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This specifies the sign of the vertical position of the cursor upper left corner.</p>	Access:	Double Buffered	
	Access:	Double Buffered			
30:29	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				

CUR_POS					
	28:16	Y Position Magnitude <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This specifies the magnitude of the vertical position of the cursor upper left corner in lines.</p>	Access:	Double Buffered	
	Access:	Double Buffered			
	15	X Position Sign <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This specifies the sign of the horizontal position of the cursor upper left corner.</p>	Access:	Double Buffered	
	Access:	Double Buffered			
14:13	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
12:0	X Position Magnitude <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This specifies the magnitude of the horizontal position of the cursor upper left corner in pixels.</p>	Access:	Double Buffered		
Access:	Double Buffered				

CUR_PRE_CSC_GAMC_DATA

CUR_PRE_CSC_GAMC_DATA	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	700B4h-700B7h
Name:	Cursor Pre CSC Gamma Data
ShortName:	CUR_PRE_CSC_GAMMA_DATA_A
Reset:	soft
Address:	710B4h-710B7h
Name:	Cursor Pre CSC Gamma Data
ShortName:	CUR_PRE_CSC_GAMMA_DATA_B
Reset:	soft
Address:	720B4h-720B7h
Name:	Cursor Pre CSC Gamma Data
ShortName:	CUR_PRE_CSC_GAMMA_DATA_C
Reset:	soft
Address:	730B4h-730B7h
Name:	Cursor Pre CSC Gamma Data
ShortName:	CUR_PRE_CSC_GAMMA_DATA_D
Reset:	soft
<p>CUR_PRE_CSC_GAMC_INDEX and CUR_PRE_CSC_GAMC_DATA registers are used to program the values that determine the characteristics of the gamma correction for the cursor pixel data before Color Space Conversion. Additional gamma correction can be done after the Color Space Conversion if desired.</p> <p>The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there are extended gamma entry reference points. All input values are clamped to the greater than -7.0 and less than 7.0 range before the gamma calculation.</p> <p>For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 33 gamma entries to create the result value. The first 32 entries are stored as 16 bits per color in an unsigned 0.16 format with 0 integer and 16 fractional. The 33rd, 34th and 35th entries are stored as 19 bits per color in an unsigned 3.16 format with 3 integer and 16 fractional bits.</p> <p>For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 33rd and 34th gamma entries to create the result value.</p> <p>For input values greater than or equal to 3.0 and less than 7.0, the input value is used to linearly interpolate between the 34th and 35th gamma entries to create the result value.</p> <p>For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.</p> <p>Pre-CSC Gamma correction gets enabled or disabled based on the "Pre CSC Enable" bit in the CUR_CTL register.</p>	

CUR_PRE_CSC_GAMC_DATA

Programming Notes

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 7.0. For inputs of 0 to 1.0, multiply the input value by 32 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 34th gamma entry. For inputs greater than 3.0 and less than or equal to 7.0, store the result for an input of 7.0 in the 35th gamma entry.

Restriction

The gamma curve must be flat or increasing, never decreasing. The gamma correction registers should only be updated when the plane is off, otherwise screen artifacts may show temporarily.

DWord	Bit	Description	
0	31:19	Reserved	
		Access:	RO
		Format:	MBZ
	18:0	Gamma Value	
		Default Value:	00000000000000000000b
		Access:	R/W
	Format:	U3.16	

CUR_PRE_CSC_GAMC_INDEX

CUR_PRE_CSC_GAMC_INDEX				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	700B0h-700B3h			
Name:	Cursor Pre CSC Gamma Index			
ShortName:	CUR_PRE_CSC_GAMMA_INDEX_A			
Reset:	soft			
Address:	710B0h-710B3h			
Name:	Cursor Pre CSC Gamma Index			
ShortName:	CUR_PRE_CSC_GAMMA_INDEX_B			
Reset:	soft			
Address:	720B0h-720B3h			
Name:	Cursor Pre CSC Gamma Index			
ShortName:	CUR_PRE_CSC_GAMMA_INDEX_C			
Reset:	soft			
Address:	730B0h-730B3h			
Name:	Cursor Pre CSC Gamma Index			
ShortName:	CUR_PRE_CSC_GAMMA_INDEX_D			
Reset:	soft			
DWord	Bit	Description		
0	31:11	Reserved		
		Access:	RO	
		Format:	MBZ	
	10	Index Auto Increment		
		Access:	R/W	
		This field enables the index auto increment.		
		Value	Name	Description
		0b	No Increment	Do not automatically increment the index value.
	1b	Auto Increment [Default]	Increment the index value with each read or write to the data register.	
	9:6	Reserved		
Access:		RO		
Format:		MBZ		
5:0	Index Value			
	Access:	Write/Read Status		

CUR_PRE_CSC_GAMC_INDEX

This index controls access to the array of pipe pre color space conversion gamma values. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set. When automatically incrementing, the index will roll over to 0 after writing or reading the entire allowed range. While in auto increment mode, after performing reads or writes to only part of the range, the auto increment bit must be cleared before resetting the index value.

Value	Name
[0,34]	

CUR_SURFLIVE

CUR_SURFLIVE					
Register Space:	MMIO: 0/2/0				
Access:	RO				
Size (in bits):	32				
Address:	700ACh-700AFh				
Name:	Cursor Live Base Address				
ShortName:	CUR_SURFLIVE_A				
Reset:	soft				
Address:	710ACh-710AFh				
Name:	Cursor Live Base Address				
ShortName:	CUR_SURFLIVE_B				
Reset:	soft				
Address:	720ACh-720AFh				
Name:	Cursor Live Base Address				
ShortName:	CUR_SURFLIVE_C				
Reset:	soft				
Address:	730ACh-730AFh				
Name:	Cursor Live Base Address				
ShortName:	CUR_SURFLIVE_D				
Reset:	soft				
There is one instance of this register for each pipe.					
DWord	Bit	Description			
0	31:12	Live Surface Base Address <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This gives the live value of the surface base address as being currently used for the cursor.</p>	Access:	RO	
	Access:	RO			
11:0	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				



CUR_VFID

CUR_VFID		
Register Space:	MMIO: 0/2/0	
Access:	Double Buffered	
Size (in bits):	32	
_Custom_Display_DoubleBufferArmedBy:	Write to CUR_BASE or cursor not enabled	
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed	
Address:	700C4h-700C7h	
Name:	Cursor Virtual Function	
ShortName:	CUR_VFID_A	
Reset:	soft	
Address:	710C4h-710C7h	
Name:	Cursor Virtual Function	
ShortName:	CUR_VFID_B	
Reset:	soft	
Address:	720C4h-720C7h	
Name:	Cursor Virtual Function	
ShortName:	CUR_VFID_C	
Reset:	soft	
Address:	730C4h-730C7h	
Name:	Cursor Virtual Function	
ShortName:	CUR_VFID_D	
Reset:	soft	
This register is programmed with the Virtual Function ID or PASID assigned to this cursor plane.		
DWord	Bit	Description
0	31:20	Reserved
		Access: RO
		Format: MBZ
	19:0	VFID
Access: Double Buffered		
The Virtual Function ID or PASID assigned to this cursor plane.		
Restriction		
This value must be set to 0 if LMTT is not enabled.		

Customizable Event Creation 5-0

CEC5_0 - Customizable Event Creation 5-0				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	02798h			
Description				
This register is used to define custom counter event 5, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.				
This register can be used to customize counters for events from both unslice and slice units.				
DWord	Bit	Description		
0	31:21	Negate		
		Access:	R/W	
		Format:	U11	
		_Custom_GTIReset:	DEV	
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B !C)). Note that LSB of this field affects bit 0 of the selected input bus.		
		Value	Name	Description
		0b	Pass-through	Input bit is passed through to comparator as is
		1b	Negated	Input bit is negated before passing to comparator
		20:19	20:19	Source Select
				Access:
Format:	U2			
_Custom_GTIReset:	DEV			
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).				
Value	Name			Description
01b	Prev Event			Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block
11b	Reserved			
18:3	18:3			Compare Value
				Access:
		Format:	U16	
		_Custom_GTIReset:	DEV	
		The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the		

CEC5_0 - Customizable Event Creation 5-0

		signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.	
	2:0	Compare Function	
		Access:	R/W
		Format:	U3
		_Custom_GTIReset:	DEV
		This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).	
		Value	Name
		Description	
		000b	Any Are Equal
			Compare and assert output if any are equal (Can be used as OR function)
		001b	Greater Than
			Compare and assert output if greater than
		010b	Equal
			Compare and assert output if equal to (Can also be used as AND function)
		011b	Greater Than or Equal
			Compare and assert output if greater than or equal
		100b	Less Than
			Compare and assert output if less than
		101b	Not Equal
			Compare and assert output if not equal
		110b	Less Than or Equal
			Compare and assert output if less than or equal
		111b	Reserved

DATAM

DATAM							
Register Space:	MMIO: 0/2/0						
Access:	R/W						
Size (in bits):	32						
Address:	60030h-60033h						
Name:	Transcoder Data M Value 1						
ShortName:	TRANS_DATAM1_A						
Reset:	soft						
Address:	61030h-61033h						
Name:	Transcoder Data M Value 1						
ShortName:	TRANS_DATAM1_B						
Reset:	soft						
Address:	62030h-62033h						
Name:	Transcoder Data M Value 1						
ShortName:	TRANS_DATAM1_C						
Reset:	soft						
Address:	63030h-63033h						
Name:	Transcoder Data M Value 1						
ShortName:	TRANS_DATAM1_D						
Reset:	soft						
This register is double buffered to update on the next MSA after LINKN is written.							
DWord	Bit	Description					
0	31	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
	Access:	RO					
Format:	MBZ						
30:25	TU or VCPayload Size <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table> <p>In DisplayPort SST mode this field is the size of the transfer unit, minus one. Typically it is programmed with a value of 63 for TU size of 64. In DisplayPort MST mode this field is the Virtual Channel payload size, minus one.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e1eef6;">Restriction</th> </tr> </thead> <tbody> <tr> <td>In DisplayPort 1.4x MST mode the Virtual Channel payload size must not be programmed greater than 62 (resulting payload size of 63).</td> </tr> <tr> <td>In DisplayPort MST mode the Virtual Channel payload size must not be changed while the Virtual Channel is enabled, even after a transcoder has been disabled.</td> </tr> <tr> <td>In DisplayPort 2.0 MST mode the Virtual Channel payload size must not be programmed greater than 63 (resulting payload size of 64).</td> </tr> </tbody> </table>	Access:	R/W	Restriction	In DisplayPort 1.4x MST mode the Virtual Channel payload size must not be programmed greater than 62 (resulting payload size of 63).	In DisplayPort MST mode the Virtual Channel payload size must not be changed while the Virtual Channel is enabled, even after a transcoder has been disabled.	In DisplayPort 2.0 MST mode the Virtual Channel payload size must not be programmed greater than 63 (resulting payload size of 64).
Access:	R/W						
Restriction							
In DisplayPort 1.4x MST mode the Virtual Channel payload size must not be programmed greater than 62 (resulting payload size of 63).							
In DisplayPort MST mode the Virtual Channel payload size must not be changed while the Virtual Channel is enabled, even after a transcoder has been disabled.							
In DisplayPort 2.0 MST mode the Virtual Channel payload size must not be programmed greater than 63 (resulting payload size of 64).							

DATAM	
	In DisplayPort MST mode the Virtual Channel payload size must not be changed while the Virtual Channel is enabled, even after a transcoder has been disabled.
24	Reserved
	Access: RO
	Format: MBZ
23:0	Data M value
	Access: R/W
	This field is the data M value for internal use.

DATAN

DATAN		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	60034h-60037h	
Name:	Transcoder Data N Value 1	
ShortName:	TRANS_DATAN1_A	
Reset:	soft	
Address:	61034h-61037h	
Name:	Transcoder Data N Value 1	
ShortName:	TRANS_DATAN1_B	
Reset:	soft	
Address:	62034h-62037h	
Name:	Transcoder Data N Value 1	
ShortName:	TRANS_DATAN1_C	
Reset:	soft	
Address:	63034h-63037h	
Name:	Transcoder Data N Value 1	
ShortName:	TRANS_DATAN1_D	
Reset:	soft	
This register is double buffered to update on the next MSA after LINKN is written.		
DWord	Bit	Description
0	31:24	Reserved
		Access: RO
	Format: MBZ	
	23:0	Data N value
Access: R/W This field is the data N value for internal use.		



DBGTRACEMEM_SZ

DTSZ - DBGTRACEMEM_SZ		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	102018h	
DWord	Bit	Description
0	31:0	Reserved
		Access: R/W

DBUF_CTL

DBUF_CTL										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Address:	45008h-4500Bh									
Name:	DBUF Control									
ShortName:	DBUF_CTL_S0									
Reset:	soft									
Address:	44FE8h-44FEBh									
Name:	DBUF Control									
ShortName:	DBUF_CTL_S1									
Reset:	soft									
Address:	44300h-44303h									
Name:	DBUF Control									
ShortName:	DBUF_CTL_S2									
Reset:	soft									
Address:	44304h-44307h									
Name:	DBUF Control									
ShortName:	DBUF_CTL_S3									
Reset:	soft									
DWord	Bit	Description								
0	31	<p>DBUF Power Request</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>This field requests DBUF power to enable or disable.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="text-align: left;">Value</th> <th style="text-align: left;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>DBUF power must be enabled prior to using internal display engine features. Enable power by programming the power request to 1, then wait for the power state to indicate it is enabled.</p>	Access:	R/W	Value	Name	0b	Disable	1b	Enable
Access:	R/W									
Value	Name									
0b	Disable									
1b	Enable									

DBUF_CTL

30	<p>DBUF Power State</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>This field indicates the status of DBUF power.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Access:	RO	Value	Name	0b	Disabled	1b	Enabled
Access:	RO								
Value	Name								
0b	Disabled								
1b	Enabled								
29:28	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
27	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W						
Access:	R/W								
26	<p>Display Reorder Buffer Disable</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>This field disables the reorder buffer.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enable [Default]</td> </tr> <tr> <td>1b</td> <td>Disable</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Enable [Default]	1b	Disable
Access:	R/W								
Value	Name								
0b	Enable [Default]								
1b	Disable								
25:24	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W						
Access:	R/W								
23:19	<p>Tracker State Service</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1100b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field sets the maximum number of clocks before servicing tracker state.</p>	Default Value:	1100b	Access:	R/W				
Default Value:	1100b								
Access:	R/W								
18:16	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
15:12	<p>CC Block Valid State Service</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1100b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field sets the maximum number of clocks before servicing CC block valid state.</p>	Default Value:	1100b	Access:	R/W				
Default Value:	1100b								
Access:	R/W								
11:10	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								

DBUF_CTL		
	9:8	Reserved
		Access: RO
		Format: MBZ
	7	Reserved
		Access: R/W
	6	Reserved
		Access: RO
		Format: MBZ
	5:4	Reserved
		Access: R/W
	3:0	Reserved
		Access: RO
		Format: MBZ



DBUF_CTL2

DBUF_CTL2			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	44FFCh-44FFFh		
Name:	DBUF Control 2		
ShortName:	DBUF_CTL2_S0		
Reset:	soft		
Address:	44FE4h-44FE7h		
Name:	DBUF Control 2		
ShortName:	DBUF_CTL2_S1		
Reset:	soft		
Address:	44308h-4430Bh		
Name:	DBUF Control 2		
ShortName:	DBUF_CTL2_S2		
Reset:	soft		
Address:	4430Ch-4430Fh		
Name:	DBUF Control 2		
ShortName:	DBUF_CTL2_S3		
Reset:	soft		
DWord	Bit	Description	
0	31:13	Reserved	
		Access:	RO
		Format:	MBZ
	12:8	HPUT Service Count	
		Access:	R/W
		Forces an Hput to be serviced every number of programmed clocks.	
		Value	Name
		01010b	[Default]
	[1,31]		
	7:4	APUT Service Count	
		Access:	R/W
		The number of time slots devoted to APUTs.	
Value		Name	
0001b		[Default]	
[1,15]			

DBUF_CTL2			
	3:0	Bypass Service Count	
		Access: R/W	
		The number of time slots devoted to BYPASS Puts.	
		Value	Name
		0001b	[Default]
	[1,15]		



DBUF_ECC_STAT

DBUF_ECC_STAT				
Register Space:	MMIO: 0/2/0			
Access:	R/WC			
Size (in bits):	32			
Address:	45010h-45013h			
Name:	DBUF ECC Status			
ShortName:	DBUF_ECC_STAT_S0			
Reset:	soft			
Address:	44FF0h-44FF3h			
Name:	DBUF ECC Status			
ShortName:	DBUF_ECC_STAT_S1			
Reset:	soft			
Address:	44320h-44323h			
Name:	DBUF ECC Status			
ShortName:	DBUF_ECC_STAT_S2			
Reset:	soft			
Address:	44324h-44327h			
Name:	DBUF ECC Status			
ShortName:	DBUF_ECC_STAT_S3			
Reset:	soft			
<p>Each of these fields is a sticky bit that gives the ECC error status for a particular memory bank. A '1' in a bit indicates that ECC detected an error. A write of '1' to a bit will clear the bit. Single errors are corrected by ECC. Double errors are not correctable.</p>				
DWord	Bit	Description		
0	31	Double Error Bank 15 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table>	Access:	R/WC
	Access:	R/WC		
	30	Double Error Bank 14 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table>	Access:	R/WC
	Access:	R/WC		
	29	Double Error Bank 13 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table>	Access:	R/WC
	Access:	R/WC		
28	Double Error Bank 12 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table>	Access:	R/WC	
Access:	R/WC			
27	Double Error Bank 11 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table>	Access:	R/WC	
Access:	R/WC			
26	Double Error Bank 10 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table>	Access:	R/WC	
Access:	R/WC			

DBUF_ECC_STAT		
	25	Double Error Bank 9 Access: R/WC
	24	Double Error Bank 8 Access: R/WC
	23	Double Error Bank 7 Access: R/WC
	22	Double Error Bank 6 Access: R/WC
	21	Double Error Bank 5 Access: R/WC
	20	Double Error Bank 4 Access: R/WC
	19	Double Error Bank 3 Access: R/WC
	18	Double Error Bank 2 Access: R/WC
	17	Double Error Bank 1 Access: R/WC
	16	Double Error Bank 0 Access: R/WC
	15	Single Error Bank 15 Access: R/WC
	14	Single Error Bank 14 Access: R/WC
	13	Single Error Bank 13 Access: R/WC
	12	Single Error Bank 12 Access: R/WC
	11	Single Error Bank 11 Access: R/WC
	10	Single Error Bank 10 Access: R/WC
	9	Single Error Bank 9 Access: R/WC
	8	Single Error Bank 8 Access: R/WC

DBUF_ECC_STAT		
	7	Single Error Bank 7 Access: R/WC
	6	Single Error Bank 6 Access: R/WC
	5	Single Error Bank 5 Access: R/WC
	4	Single Error Bank 4 Access: R/WC
	3	Single Error Bank 3 Access: R/WC
	2	Single Error Bank 2 Access: R/WC
	1	Single Error Bank 1 Access: R/WC
	0	Single Error Bank 0 Access: R/WC

DBUF_STATUS

DBUF_STATUS		
Register Space:	MMIO: 0/2/0	
Access:	R/WC	
Size (in bits):	32	
Address:	4500Ch-4500Fh	
Name:	DBUF Status	
ShortName:	DBUF_STATUS_S0	
Reset:	soft	
Address:	44FECh-44FEFh	
Name:	DBUF Status	
ShortName:	DBUF_STATUS_S1	
Reset:	soft	
Address:	44310h-44313h	
Name:	DBUF Status	
ShortName:	DBUF_STATUS_S2	
Reset:	soft	
Address:	44314h-44317h	
Name:	DBUF Status	
ShortName:	DBUF_STATUS_S3	
Reset:	soft	
DWord	Bit	Description
0	31	Spare31 Access: <input type="text"/> R/WC
	30	Dataout FIFO overrun Access: <input type="text"/> R/WC A '1' indicates the DBUF out FIFO overrun. Sticky bit cleared by a write of '1'.
	29	Spare29 Access: <input type="text"/> R/WC
	28	EAck FIFO Overrun Access: <input type="text"/> R/WC A '1' indicates that the EAckFIFO overflowed. Sticky bit cleared by a write of '1'.
	27	DROB Rsvd6 Access: <input type="text"/> R/WC

DBUF_STATUS

26	DROB Rsvd5	Access:	R/WC
25	DROB Rsvd4	Access:	R/WC
24	DROB Rsvd3	Access:	R/WC
23	DROB Track Num FIFO Overrun	Access:	R/WC
	A '1' indicates that the DROB Track Num FIFO overflowed. Sticky bit cleared by a write of '1'.		
22	Spare22	Access:	R/WC
21	Tracker Over Allocated	Access:	R/WC
	A '1' indicates that the Arbiter allocated more than 16 trackers. Sticky bit cleared by a write of '1'.		
20	Eput Fifo Overrun	Access:	R/WC
	Indication that the bypass fifo in coming into dbuf has overrun.		
19	Spare19	Access:	R/WC
18	Spare18	Access:	R/WC
17	Spare17	Access:	R/WC
16	Spare16	Access:	R/WC
15:0	Reserved	Access:	R/WC

DC_STATE_EN

DC_STATE_EN												
Register Space:	MMIO: 0/2/0											
Access:	R/W											
Size (in bits):	32											
CrashLogSaved:	true											
CrashLogPriority:	1											
CrashLogVisibility:	public											
ExternalLongName:	DE DC State Enable											
ExternalDescription:	Display Engine C-state enable											
Address:	45504h-45507h											
Name:	Display C State Enable											
ShortName:	DC_STATE_EN											
Reset:	soft											
DWord	Bit	Description										
0	31	<p>MODE SET in Progress</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This bit indicates that Mode set is in progress and DCPR will not generate any CSR_Start to DMC when set. Software needs to program this bit when mode set is started and software should reset it when mode set is done.</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0b</td> <td>CSR_start generation not gated [Default]</td> </tr> <tr> <td>1b</td> <td>CSR_start generation is gated</td> </tr> </table>	Access:	R/W	This bit indicates that Mode set is in progress and DCPR will not generate any CSR_Start to DMC when set. Software needs to program this bit when mode set is started and software should reset it when mode set is done.		Value	Name	0b	CSR_start generation not gated [Default]	1b	CSR_start generation is gated
	Access:	R/W										
This bit indicates that Mode set is in progress and DCPR will not generate any CSR_Start to DMC when set. Software needs to program this bit when mode set is started and software should reset it when mode set is done.												
Value	Name											
0b	CSR_start generation not gated [Default]											
1b	CSR_start generation is gated											
30	<p>Display Clock Off Enable eDP</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This bit indicates that the DC*clock off is allowed. Driver must program this bit to 1 to allow the DMC to go the DC*CO states for eDP.</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0b</td> <td>DC*CO is disallowed for eDP [Default]</td> </tr> <tr> <td>1b</td> <td>DC*CO is allowed for eDP</td> </tr> </table>	Access:	R/W	This bit indicates that the DC*clock off is allowed. Driver must program this bit to 1 to allow the DMC to go the DC*CO states for eDP.		Value	Name	0b	DC*CO is disallowed for eDP [Default]	1b	DC*CO is allowed for eDP	
Access:	R/W											
This bit indicates that the DC*clock off is allowed. Driver must program this bit to 1 to allow the DMC to go the DC*CO states for eDP.												
Value	Name											
0b	DC*CO is disallowed for eDP [Default]											
1b	DC*CO is allowed for eDP											

DC_STATE_EN

	29	Display DC*CO State Status eDP	
		Access:	R/W
		Cannot be used by driver for enable/disable sequence. This bit indicates that the DMC DC*CO exit has completed for eDP and it has to be written to a 0 to clear this bit.	
		Value	Name
		0b	[Default]
		1b	DMC DC*CO exit completed for eDP
	28	DSI PLLs turn off disallowed	
		Access:	R/W
		This bit indicates that when set, both the DSI PLLs will not be allowed to turn off in the DC*CO state. Driver needs to set this bit if it does not want the DSI PLL to turn off in DC*CO states.	
		Value	Name
		0b	DSI PLLs turn off allowed [Default]
		1b	DSI PLLs turn off disallowed
27	Display Clock Off Enable DSI		
	Access:	R/W	
	This bit indicates that the DC*clock off is allowed. Driver must program this bit to 1 to allow the DMC to go the DC*CO states for DSI.		
	Value	Name	
	0b	DC*CO is disallowed for DSI [Default]	
	1b	DC*CO is allowed for DSI	
26	Display DC*CO State Status DSI		
	Access:	R/W	
	This bit indicates that the DMC DC*CO exit has completed for DSI and driver has to write a 0 to clear this bit.		
	Value	Name	
	0b	[Default]	
	1b	DMC DC*CO exit completed for DSI	
25	Reserved		
	Access:	RO	
	Format:	MBZ	
24	DC5 Abort		
	Default Value:	0b	
	Access:	R/W	
	DMC will set this bit when it encounters any of DC5 abort situations. It will be cleared by DMC at DC5 entry.		

DC_STATE_EN							
23:22	Reserved						
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
21:20	Reserved						
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
19:17	Reserved						
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
16	Long latency tolerance indicator						
	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W		
	Default Value:	0b					
Access:	R/W						
This bit should be set by SW only when Display can tolerate greater than 10ms latency. This bit will be routed to PMResp.							
15:11	Reserved						
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
10	Reserved						
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
9	In CSR Flow						
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W				
	Access:	R/W					
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not In CSR</td> </tr> <tr> <td>1b</td> <td>In CSR</td> </tr> </tbody> </table>	Value	Name	0b	Not In CSR	1b	In CSR
	Value	Name					
	0b	Not In CSR					
1b	In CSR						
Restriction							
This field is used for hardware communication. Software must not change this field.							
8	Block Outbound Traffic						
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W				
	Access:	R/W					
	Access is read/write, but hardware can also clear the value based on the PM Request.						
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Do Not Block</td> </tr> <tr> <td>1b</td> <td>Block</td> </tr> </tbody> </table>	Value	Name	0b	Do Not Block	1b	Block
	Value	Name					
0b	Do Not Block						
1b	Block						
Restriction							
This field is used for hardware communication. Software must not change this field.							

DC_STATE_EN			
7:6	Reserved		
	Access: RO		
	Format: MBZ		
	5	Reserved	
		Access: RO	
		Format: MBZ	
	4	Mask Poke	
		Access: R/W	
		This field masks the poke signal that would otherwise be generated by a write to the DC_STATE_SEL register.	
		Value	Name
		0b	Unmask
		1b	Mask
Restriction			
This field is used for hardware communication. Software must not change this field.			
3	DC9 Allow		
	Access: R/W		
	This field indicates software allows Display C9. When allowed, the PCU can save the display PCI Config context and power down display		
	Value	Name	
	0b	Do not allow	
1b	Allow		
2	Reserved		
	Access: RO		
	Format: MBZ		
1:0	Dynamic DC State Enable		
	Access: R/W		
	This field enables hardware to dynamically enter and exit Display C states.		
	Value	Name	
	00b	Disable	
	01b	Enable up to DC5	
10b	Enable up to DC6		
Restriction			
The Display CSR code must be loaded before this field is enabled.			

DCPR_PFET_EN_DELAY

DCPR_PFET_EN_DELAY			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	4240Ch-4240Fh		
Name:	DCPR_PFET_EN_DELAY		
ShortName:	DCPR_PFET_EN_DELAY		
Reset:	global		
DWord	Bit	Description	
0	31:30	Reserved	
		Access:	RO
		Format:	MBZ
	29:20	EBB PFET delay	
		Access:	R/W
		No. of CDCLK cycles required for fully turning on EBB PFET chain	
		Value	Name
	111010110b	470 [Default]	~470 cdclk cycles at 652MHz for 600ns delay specified (~460 + guard band)
	19:10	SEC PFET delay	
		Access:	R/W
		No. of CDCLK cycles required for fully turning on Sec PFET chain	
		Value	Name
101011110b	350 [Default]	~350 cdclk cycles at 652MHz for 500ns delay specified (~326 + guard band)	
9:0	PRIM PFET delay		
	Access:	R/W	
	No. of CDCLK cycles required for fully turning on Prim PFET chain		
	Value	Name	Description
11001000b	200 [Default]	~200 cdclk cycles at 652MHz for 280ns delay specified (~183 + guard band)	



DCPR_PFET_EN_DELAY_PG1

DCPR_PFET_EN_DELAY_PG1							
Register Space:	MMIO: 0/2/0						
Access:	R/W						
Size (in bits):	32						
Address:	42410h-42413h						
Name:	DCPR_PFET_EN_DELAY_PG1						
ShortName:	DCPR_PFET_EN_DELAY_PG1						
Reset:	global						
DWord	Bit	Description					
0	31:30	Reserved					
		Access:	RO				
		Format:	MBZ				
	29:20	EBB PFET delay					
		Access:	R/W				
		No. of CDCLK cycles required for fully turning on EBB PFET chain					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0000011110b</td> <td>30 [Default]</td> <td>~30 ref clk cycles at 38.4MHz for 600ns delay specified (~23 + guard band)</td> </tr> </tbody> </table>	Value	Name	Description	0000011110b	30 [Default]
	Value	Name	Description				
	0000011110b	30 [Default]	~30 ref clk cycles at 38.4MHz for 600ns delay specified (~23 + guard band)				
	19:10	SEC PFET delay					
		Access:	R/W				
		No. of CDCLK cycles required for fully turning on Sec PFET chain					
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000011001b</td> <td>25 [Default]</td> <td>~25 ref clk cycles at 38.4MHz for 500ns delay specified (~20 + guard band)</td> </tr> </tbody> </table>		Value	Name	Description	000011001b	25 [Default]	~25 ref clk cycles at 38.4MHz for 500ns delay specified (~20 + guard band)
Value	Name	Description					
000011001b	25 [Default]	~25 ref clk cycles at 38.4MHz for 500ns delay specified (~20 + guard band)					
9:0	PRIM PFET delay						
	Access:	R/W					
	No. of CDCLK cycles required for fully turning on Prim PFET chain						
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000001111b</td> <td>15 [Default]</td> <td>~15 ref clk cycles at 38.4MHz for 280ns delay specified (~11 + guard band)</td> </tr> </tbody> </table>	Value	Name	Description	000001111b	15 [Default]	~15 ref clk cycles at 38.4MHz for 280ns delay specified (~11 + guard band)
Value	Name	Description					
000001111b	15 [Default]	~15 ref clk cycles at 38.4MHz for 280ns delay specified (~11 + guard band)					

DCPR_STATUS_1

DCPR_STATUS_1		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	46440h-46443h	
Name:	DCPR Status 1	
ShortName:	DCPR_STATUS_1	
Reset:	soft	
This register indicates whether display is demoting Isoch requests.		
DWord	Bit	Description
0	31	Reserved Access: R/W
	30	Reserved Access: R/W
	29	Reserved Access: R/W
	28	Reserved Access: R/W
	27	Reserved Access: R/W
	26	Reserved Access: RO Format: MBZ
	25:0	Reserved Access: RO Format: MBZ



DDI_AUX_CTL

DDI_AUX_CTL	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	64310h-64313h
Name:	DDI AUX Channel Control
ShortName:	DDI_AUX_CTL_USBC1
Reset:	soft
Address:	64410h-64413h
Name:	DDI AUX Channel Control
ShortName:	DDI_AUX_CTL_USBC2
Reset:	soft
Address:	64510h-64513h
Name:	DDI AUX Channel Control
ShortName:	DDI_AUX_CTL_USBC3
Reset:	soft
Address:	64610h-64613h
Name:	DDI AUX Channel Control
ShortName:	DDI_AUX_CTL_USBC4
Reset:	soft
Address:	64210h-64213h
Name:	DDI AUX Channel Control
ShortName:	DDI_AUX_CTL_C
Reset:	soft
Address:	64710h-64713h
Name:	DDI AUX Channel Control
ShortName:	DDI_AUX_CTL_D
Reset:	soft
Address:	64810h-64813h
Name:	DDI AUX Channel Control
ShortName:	DDI_AUX_CTL_E
Reset:	soft
Address:	64010h-64013h
Name:	DDI AUX Channel Control
ShortName:	DDI_AUX_CTL_A

DDI_AUX_CTL			
Reset:	soft		
Address:	64110h-64113h		
Name:	DDI AUX Channel Control		
ShortName:	DDI_AUX_CTL_B		
Reset:	soft		
DWord	Bit	Description	
0	31	Send Busy Access: R/W Set Writing this bit with 1b initiates the transaction, when read this bit will be a 1b until the transmission completes. The transaction is completed when the response is received or when a timeout occurs. This is a sticky bit. Write a 1b to this bit to set it and initiate the transaction. Hardware will clear it when the transaction completes.	
		Programming Notes	
		Aux IO power must be enabled in PWR_WELL_CTL prior to starting an Aux transaction.	
		Restriction	
		Do not change any fields while Send Busy is asserted. Do not write a 1b again until transaction completes.	
30	Done	Access: R/WC	
		A sticky bit that indicates the transaction has completed. Write a 1 to this bit to clear the event	
		Value	Name
		0b	Not done
		1b	Done
29	Interrupt on Done	Access: R/W	
		Enable an interrupt when the transaction completes or times out.	
		Value	Name
		0b	Disable
		1b	Enable
28	Time out error	Access: R/WC	
		A sticky bit that indicates the transaction has timed out. Write a 1 to this bit to clear the event.	
		Value	Name
		0b	Not error
		1b	Error

DDI_AUX_CTL

27:26	<p>Time out timer value</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Used to determine how long to wait for receiver response before timing out.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>600us [Default]</td> </tr> <tr> <td>10b</td> <td>800us</td> </tr> <tr> <td>11b</td> <td>4000us</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	01b	600us [Default]	10b	800us	11b	4000us
Access:	R/W										
Value	Name										
01b	600us [Default]										
10b	800us										
11b	4000us										
25	<p>Receive error</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>A sticky bit that indicates that the data received was corrupted, not in multiples of a full byte, or more than 20 bytes. Write a 1 to this bit to clear the event.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="width: 45%;">Value</th> <th style="width: 55%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Error</td> </tr> <tr> <td>1b</td> <td>Error</td> </tr> </tbody> </table>	Access:	R/WC	Value	Name	0b	Not Error	1b	Error		
Access:	R/WC										
Value	Name										
0b	Not Error										
1b	Error										
24:20	<p>Message Size</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td style="width: 60%;">Write/Read Status</td> </tr> </table> <p>The value written to this field indicates the total number bytes to transmit (including the header). The value read from this field indicates the number of bytes received, including the header, in the last transaction. Sync/Stop are not part of the message or the message size. Reads of this field will give the response message size. The read value will not be valid while Send/Busy bit 31 is asserted.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr style="background-color: #e6f2ff;"> <th>Restriction</th> </tr> </thead> <tbody> <tr> <td>Message sizes of 0 or >20 are not allowed. Reads and writes are valid only when the done bit is set and timeout or receive error has not occurred.</td> </tr> </tbody> </table>	Access:	Write/Read Status	Restriction	Message sizes of 0 or >20 are not allowed. Reads and writes are valid only when the done bit is set and timeout or receive error has not occurred.						
Access:	Write/Read Status										
Restriction											
Message sizes of 0 or >20 are not allowed. Reads and writes are valid only when the done bit is set and timeout or receive error has not occurred.											
19:16	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO										
Format:	MBZ										
15	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table>	Access:	R/W								
Access:	R/W										
14	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table>	Access:	R/W								
Access:	R/W										
13	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table>	Access:	R/W								
Access:	R/W										
12	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table>	Access:	R/W								
Access:	R/W										

DDI_AUX_CTL

11	<p>IO Select</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field selects which IO will be used for the Aux transaction. It must not be switched while a transaction is in progress.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>TBT</td> <td>Use Thunderbolt IO</td> </tr> <tr> <td>0b</td> <td>Legacy</td> <td>Use legacy IO. Either typeC or regular DDI, depending on project and SKU</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	1b	TBT	Use Thunderbolt IO	0b	Legacy	Use legacy IO. Either typeC or regular DDI, depending on project and SKU
Access:	R/W											
Value	Name	Description										
1b	TBT	Use Thunderbolt IO										
0b	Legacy	Use legacy IO. Either typeC or regular DDI, depending on project and SKU										
10	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO											
Format:	MBZ											
9:5	<p>Fast Wake Sync Pulse Count</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">1 0001b 18 pulses</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field determines the total number of SYNC pulses sent during the SYNC phase of a fast wake transaction. The value programmed should include the preamble plus the pre-charge (see the "Panel Self Refresh" section)</p> <p>The value programmed is the number of pulses minus 1. When this is field is set to "n" the aux controller will send "n+1" SYNC pulses before transmitting the STOP pattern.</p>	Default Value:	1 0001b 18 pulses	Access:	R/W							
Default Value:	1 0001b 18 pulses											
Access:	R/W											
4:0	<p>Sync Pulse Count</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">1 1111b 32 pulses</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field determines the total number of SYNC pulses sent during the SYNC phase of a standard transaction. The value programmed is the number of pulses minus 1. When this is field is set to "n" the aux controller will send "n+1" SYNC pulses before transmitting the STOP pattern.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="text-align: center;">Restriction</th> </tr> </thead> <tbody> <tr> <td style="padding: 5px;">This field must be programmed to at least 25 decimal to send the minimum amount of pulses required for a standard transaction.</td> </tr> </tbody> </table>	Default Value:	1 1111b 32 pulses	Access:	R/W	Restriction	This field must be programmed to at least 25 decimal to send the minimum amount of pulses required for a standard transaction.					
Default Value:	1 1111b 32 pulses											
Access:	R/W											
Restriction												
This field must be programmed to at least 25 decimal to send the minimum amount of pulses required for a standard transaction.												



DDI_AUX_DATA

DDI_AUX_DATA	
Register Space:	MMIO: 0/2/0
Access:	Write/Read Status
Size (in bits):	32
Address:	64314h-64317h
Name:	DDI AUX Channel Data 0
ShortName:	DDI_AUX_DATA_0_USBC1
Reset:	soft
Address:	64318h-6431Bh
Name:	DDI AUX Channel Data 1
ShortName:	DDI_AUX_DATA_1_USBC1
Reset:	soft
Address:	6431Ch-6431Fh
Name:	DDI AUX Channel Data 2
ShortName:	DDI_AUX_DATA_2_USBC1
Reset:	soft
Address:	64320h-64323h
Name:	DDI AUX Channel Data 3
ShortName:	DDI_AUX_DATA_3_USBC1
Reset:	soft
Address:	64324h-64327h
Name:	DDI AUX Channel Data 4
ShortName:	DDI_AUX_DATA_4_USBC1
Reset:	soft
Address:	64414h-64417h
Name:	DDI AUX Channel Data 0
ShortName:	DDI_AUX_DATA_0_USBC2
Reset:	soft
Address:	64418h-6441Bh
Name:	DDI AUX Channel Data 1
ShortName:	DDI_AUX_DATA_1_USBC2
Reset:	soft
Address:	6441Ch-6441Fh
Name:	DDI AUX Channel Data 2
ShortName:	DDI_AUX_DATA_2_USBC2

DDI_AUX_DATA	
Reset:	soft
Address:	64420h-64423h
Name:	DDI AUX Channel Data 3
ShortName:	DDI_AUX_DATA_3_USBC2
Reset:	soft
Address:	64424h-64427h
Name:	DDI AUX Channel Data 4
ShortName:	DDI_AUX_DATA_4_USBC2
Reset:	soft
Address:	64514h-64517h
Name:	DDI AUX Channel Data 0
ShortName:	DDI_AUX_DATA_0_USBC3
Reset:	soft
Address:	64518h-6451Bh
Name:	DDI AUX Channel Data 1
ShortName:	DDI_AUX_DATA_1_USBC3
Reset:	soft
Address:	6451Ch-6451Fh
Name:	DDI AUX Channel Data 2
ShortName:	DDI_AUX_DATA_2_USBC3
Reset:	soft
Address:	64520h-64523h
Name:	DDI AUX Channel Data 3
ShortName:	DDI_AUX_DATA_3_USBC3
Reset:	soft
Address:	64524h-64527h
Name:	DDI AUX Channel Data 4
ShortName:	DDI_AUX_DATA_4_USBC3
Reset:	soft
Address:	64614h-64617h
Name:	DDI AUX Channel Data 0
ShortName:	DDI_AUX_DATA_0_USBC4
Reset:	soft
Address:	64618h-6461Bh
Name:	DDI AUX Channel Data 1
ShortName:	DDI_AUX_DATA_1_USBC4

DDI_AUX_DATA	
Reset:	soft
Address:	6461Ch-6461Fh
Name:	DDI AUX Channel Data 2
ShortName:	DDI_AUX_DATA_2_USBC4
Reset:	soft
Address:	64620h-64623h
Name:	DDI AUX Channel Data 3
ShortName:	DDI_AUX_DATA_3_USBC4
Reset:	soft
Address:	64624h-64627h
Name:	DDI AUX Channel Data 4
ShortName:	DDI_AUX_DATA_4_USBC4
Reset:	soft
Address:	64214h-64217h
Name:	DDI AUX Channel Data 0
ShortName:	DDI_AUX_DATA_0_C
Reset:	soft
Address:	64218h-6421Bh
Name:	DDI AUX Channel Data 1
ShortName:	DDI_AUX_DATA_1_C
Reset:	soft
Address:	6421Ch-6421Fh
Name:	DDI AUX Channel Data 2
ShortName:	DDI_AUX_DATA_2_C
Reset:	soft
Address:	64220h-64223h
Name:	DDI AUX Channel Data 3
ShortName:	DDI_AUX_DATA_3_C
Reset:	soft
Address:	64224h-64227h
Name:	DDI AUX Channel Data 4
ShortName:	DDI_AUX_DATA_4_C
Reset:	soft
Address:	64714h-64717h
Name:	DDI AUX Channel Data 0
ShortName:	DDI_AUX_DATA_0_D

DDI_AUX_DATA	
Reset:	soft
Address:	64718h-6471Bh
Name:	DDI AUX Channel Data 1
ShortName:	DDI_AUX_DATA_1_D
Reset:	soft
Address:	6471Ch-6471Fh
Name:	DDI AUX Channel Data 2
ShortName:	DDI_AUX_DATA_2_D
Reset:	soft
Address:	64720h-64723h
Name:	DDI AUX Channel Data 3
ShortName:	DDI_AUX_DATA_3_D
Reset:	soft
Address:	64724h-64727h
Name:	DDI AUX Channel Data 4
ShortName:	DDI_AUX_DATA_4_D
Reset:	soft
Address:	64814h-64817h
Name:	DDI AUX Channel Data 0
ShortName:	DDI_AUX_DATA_0_E
Reset:	soft
Address:	64818h-6481Bh
Name:	DDI AUX Channel Data 1
ShortName:	DDI_AUX_DATA_1_E
Reset:	soft
Address:	6481Ch-6481Fh
Name:	DDI AUX Channel Data 2
ShortName:	DDI_AUX_DATA_2_E
Reset:	soft
Address:	64820h-64823h
Name:	DDI AUX Channel Data 3
ShortName:	DDI_AUX_DATA_3_E
Reset:	soft
Address:	64824h-64827h
Name:	DDI AUX Channel Data 4
ShortName:	DDI_AUX_DATA_4_E



DDI_AUX_DATA	
Reset:	soft
Address:	64014h-64017h
Name:	DDI AUX Channel Data 0
ShortName:	DDI_AUX_DATA_0_A
Reset:	soft
Address:	64018h-6401Bh
Name:	DDI AUX Channel Data 1
ShortName:	DDI_AUX_DATA_1_A
Reset:	soft
Address:	6401Ch-6401Fh
Name:	DDI AUX Channel Data 2
ShortName:	DDI_AUX_DATA_2_A
Reset:	soft
Address:	64020h-64023h
Name:	DDI AUX Channel Data 3
ShortName:	DDI_AUX_DATA_3_A
Reset:	soft
Address:	64024h-64027h
Name:	DDI AUX Channel Data 4
ShortName:	DDI_AUX_DATA_4_A
Reset:	soft
Address:	64114h-64117h
Name:	DDI AUX Channel Data 0
ShortName:	DDI_AUX_DATA_0_B
Reset:	soft
Address:	64118h-6411Bh
Name:	DDI AUX Channel Data 1
ShortName:	DDI_AUX_DATA_1_B
Reset:	soft
Address:	6411Ch-6411Fh
Name:	DDI AUX Channel Data 2
ShortName:	DDI_AUX_DATA_2_B
Reset:	soft
Address:	64120h-64123h
Name:	DDI AUX Channel Data 3
ShortName:	DDI_AUX_DATA_3_B

DDI_AUX_DATA				
Reset:	soft			
Address:	64124h-64127h			
Name:	DDI AUX Channel Data 4			
ShortName:	DDI_AUX_DATA_4_B			
Reset:	soft			
There are 5 DWords of this register format per instance.				
DWord	Bit	Description		
0	31:0	<p>AUX CH DATA</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">Write/Read Status</td> </tr> </table> <p>This field contains a DWord of the AUX message. Writes to this register give the data to transmit during the transaction. The MSbyte is transmitted first. Reads to this register will give the response data after transaction complete. The read value will not be valid while the Aux Channel Control Register Send/Busy bit is asserted</p>	Access:	Write/Read Status
Access:	Write/Read Status			



DDI_BUF_CTL

DDI_BUF_CTL	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	64300h-64303h
Name:	DDI Buffer Control
ShortName:	DDI_BUF_CTL_USBC1
Reset:	soft
Address:	64400h-64403h
Name:	DDI Buffer Control
ShortName:	DDI_BUF_CTL_USBC2
Reset:	soft
Address:	64500h-64503h
Name:	DDI Buffer Control
ShortName:	DDI_BUF_CTL_USBC3
Reset:	soft
Address:	64600h-64603h
Name:	DDI Buffer Control
ShortName:	DDI_BUF_CTL_USBC4
Reset:	soft
Address:	64200h-64203h
Name:	DDI Buffer Control
ShortName:	DDI_BUF_CTL_C
Reset:	soft
Address:	64700h-64703h
Name:	DDI Buffer Control
ShortName:	DDI_BUF_CTL_D
Reset:	soft
Address:	64800h-64803h
Name:	DDI Buffer Control
ShortName:	DDI_BUF_CTL_E
Reset:	soft
Address:	64000h-64003h
Name:	DDI Buffer Control
ShortName:	DDI_BUF_CTL_A

DDI_BUF_CTL			
Reset:	soft		
Address:	64100h-64103h		
Name:	DDI Buffer Control		
ShortName:	DDI_BUF_CTL_B		
Reset:	soft		
Do not read or write the register when the associated power well is disabled.			
DWord	Bit	Description	
0	31	DDI Buffer Enable	
		Access:	R/W
		This bit enables the DDI buffer.	
		Value	Name
		0b	Disable
		1b	Enable
	30	Reserved	
		Access:	RO
		Format:	MBZ
	29	Override Training Enable	
		Access:	R/W
		This field enables the override on the training enable signal that tells the DDI I/O to pick up any DDI voltage swing and pre-emphasis changes.	
Value		Name	
		1b	Enable Override
	0b	Disable Override	
28	Phy Param Adjust		
	Access:	R/W	
	Enables adjustment of Phy parameters such as voltage swing and pre emphasis outside link training process.		
	This field is conditioned on "override training enable" (DDI_BUF_CTL[29]).		
	Value	Name	
	1b	Enable	
	0b	Disable	
27:24	Reserved		
	Access:	RO	
	Format:	MBZ	
23:18	Reserved		
	Access:	RO	
	Format:	MBZ	

DDI_BUF_CTL			
17	Reserved		
	Access: RO		
	Format: MBZ		
	16	Port Reversal	
		Access: R/W	
		This field enables lane reversal within the port. Lane reversal swaps the data on the lanes as they are output from the port.	
		Value	Name
		0b	Not reversed
		1b	Reversed
		Programming Notes	
		Type-C/TBT dynamic connections: The DDIs going to thunderbolt or USB-C DP alternate mode should not be reversed here. The reversal is taken care of in the FIA.	
		Static/fixed connections (DP/HDMI) through FIA: In the case of static connections such as "No pin assignment (Non Type-C DP)", DDIs will use this lane reversal bit.	
		All other connections: DDIs will use this lane reversal bit.	
		Restriction	
	This field must not be changed while the DDI is enabled.		
	15:8	USB Type-C DP Lane Staggering Delay	
		Access: R/W	
Specifies the number of symbol clocks delay used to stagger assertion/deassertion of the port lane enables. The target time recommended by circuit team is 100ns or greater. The delay should be programmed based on link clock frequency. This staggering delay is ONLY required when the port is used in USB Type C mode. Otherwise the default delay is zero which means no staggering. Example: 270MHz link clock = 1/270MHz = 3.7ns. (100ns/3.7ns)=27.02 symbols. Round up to 28.			
7	DDI Idle Status		
	Access: RO		
	This bit indicates when the DDI buffer is idle.		
	Value	Name	
	0b	Buffer Not Idle	
1b	Buffer Idle		
6	Reserved		
	Access: RO		
	Format: MBZ		

DDI_BUF_CTL			
5:4	Reserved		
	Access:	RO	
	Format:	MBZ	
	3:1	DP Port Width Selection	
		Access:	R/W
		This bit selects the number of lanes to be enabled on the DDI link for DisplayPort.	
		Value	Name
		000b	x1
		001b	x2
		011b	x4
		Others	Reserved
		Restriction	
When in DisplayPort mode the value selected here must match the value selected in TRANS_DDI_FUNC_CTL attached to this DDI.			
This field must not be changed while the DDI is enabled.			
0	Reserved		
	Access:	RO	
	Format:	MBZ	



DE_BDF

DE_BDF - DE_BDF			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
SOC_Consumer:	BIOS		
Address:	13414Ch		
Display copy of the Bus/Device/Function assigned. Hardware will update as needed.			
DWord	Bit	Description	
0	31:24	BUS	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
This field specifies the PCI bus number of the Gfx device.			
	23:19	DEVICE	
		Default Value:	00010b
		Access:	R/W
		_Custom_GTIRreset:	BUS
This field specifies the PCI device number of the Gfx device.			
	18:16	FUNCTION	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
This field specifies the PCI function number of the Gfxdevice.			
	15:0	Reserved	
		Access:	RO
		Format:	MBZ

DE_CLKREQ_POLICY

DWord		Bit	Description								
Register Space:		MMIO: 0/2/0									
Size (in bits):		32									
SOC_Consumer:		BIOS									
Address:		134134h									
Various bits that control clock req functionality in Display. This register should be programmed as part of graphics initialization											
0	31:24	SPARE2 <table border="1"> <tr> <td>Default Value:</td> <td>00000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Reserved		Default Value:	00000000b	Access:	R/W	_Custom_GTIReset:	BUS		
Default Value:	00000000b										
Access:	R/W										
_Custom_GTIReset:	BUS										
	23:16	CLKREQ_HYST_CNTR <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Register to store the parameter used to counting IDLE cycles during Hysteris state. Deassert clkreq when DG is idle for the number of cycles this register is programmed to. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00000000b</td> <td>[Default]</td> </tr> </tbody> </table>		Access:	R/W	_Custom_GTIReset:	BUS	Value	Name	00000000b	[Default]
Access:	R/W										
_Custom_GTIReset:	BUS										
Value	Name										
00000000b	[Default]										
	15:2	SPARE1 <table border="1"> <tr> <td>Default Value:</td> <td>0000000000000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Reserved		Default Value:	0000000000000000b	Access:	R/W	_Custom_GTIReset:	BUS		
Default Value:	0000000000000000b										
Access:	R/W										
_Custom_GTIReset:	BUS										
	1	Reserved									
	0	Reserved									



DE_MGCMMD

DE_MGCMMD - DE_MGCMMD			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
SOC_Consumer:	BIOS		
Address:	134480h		
Mirror of GCMMD register. Hardware uses for Vtd state.			
DWord	Bit	Description	
0	31	TE	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		0: Disable Vtd DMA remapping 1: Enable Vtd DMA remapping	
	30:26	SPARE_1	
		Default Value:	00000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
	Spare bits		
	25	IRE	
		Access:	R/W
		_Custom_GTIRreset:	BUS
0: Disable interrupt-remapping hardware 1: Enable interrupt-remapping hardware			
24:0	SPARE_0		
	Default Value:	0000000h	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
Spare bits			

DE_PIPE_INTERRUPT

DE_PIPE_INTERRUPT		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	44400h-4440Fh	
Name:	Display Engine Pipe A Interrupts	
ShortName:	DE_PIPE_INTERRUPT_A	
Reset:	soft	
Address:	44410h-4441Fh	
Name:	Display Engine Pipe B Interrupts	
ShortName:	DE_PIPE_INTERRUPT_B	
Reset:	soft	
Address:	44420h-4442Fh	
Name:	Display Engine Pipe C Interrupts	
ShortName:	DE_PIPE_INTERRUPT_C	
Reset:	soft	
Address:	44430h-4443Fh	
Name:	Display Engine Pipe D Interrupts	
ShortName:	DE_PIPE_INTERRUPT_D	
Reset:	soft	
<p>This table indicates which events are mapped to each bit of the Display Engine Pipe Interrupt registers. The IER enabled Display Engine Pipe Interrupt IIR (sticky) bits are ORed together to generate the DE_Pipe Interrupts Pending bit in the next level up interrupt registers. There is one full set of Display Engine Pipe interrupts per display pipe. The STEREO3D_EVENT_MASK selects between left eye and right eye reporting of vertical blank, vertical sync, and scanline events in stereo 3D modes.</p>		
<p>0x44400 = ISR A, 0x44410 = ISR B, 0x44420 = ISR C, 0x44430 = ISR D 0x44404 = IMR A, 0x44414 = IMR B, 0x44424 = IMR C, 0x44434 = IMR D 0x44408 = IIR A, 0x44418 = IIR B, 0x44428 = IIR C, 0x44438 = IIR D 0x4440C = IER A, 0x4441C = IER B, 0x4442C = IER C, 0x4443C = IER D</p>		
DWord	Bit	Description
0	31	<p>Underrun</p> <p style="text-align: center;">Description</p> <p>This interrupt is read with context provided by corresponding underrun sticky bit in PIPE_STATUS register.</p> <p>This bit gets set when port underrun or soft underrun or hard underrun is detected in HW.</p>

DE_PIPE_INTERRUPT

30	<p>VRR Double Buffer Update The ISR is an active high pulse on the eDP/DP Variable Refresh Rate double buffer update event on this pipe.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="2">This bit is no longer used. Primary flip mode has been defeatured.</td> </tr> </table>	Programming Notes		This bit is no longer used. Primary flip mode has been defeatured.	
Programming Notes					
This bit is no longer used. Primary flip mode has been defeatured.					
29	Reserved				
28	Reserved				
27	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
26	<p>PIPEDMC Interrupt The ISR is an active high pulse when the PIPE DMC has an interrupt.</p>				
25	<p>PIPEDMC_gtt_fault_status The ISR is an active high pulse when the PIPE DMC gtt fault occurs.</p>				
24	<p>Unused_Int_24 These interrupts are currently unused.</p>				
23	<p>LACE Fast Access Interrupt The ISR is an active high level indicating an interrupt is set in DPLC_FA_STATUS.</p>				
22	<p>Pipe soft underrun interrupt This interrupt is read with context provided by corresponding underrun sticky bit in PIPE_STATUS register.</p>				
21	<p>Pipe hard underrun interrupt This interrupt is read with context provided by corresponding underrun sticky bit in PIPE_STATUS register.</p>				
20	<p>Plane5_GTT_Fault_Status</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Description</th> </tr> <tr> <td>The ISR is an active high pulse when a GTT fault is detected for plane 5 on this pipe.</td> </tr> </table>	Description	The ISR is an active high pulse when a GTT fault is detected for plane 5 on this pipe.		
Description					
The ISR is an active high pulse when a GTT fault is detected for plane 5 on this pipe.					
19	<p>Vblank unmodified The ISR is an active high level for the duration of the vertical blank of the transcoder attached to this pipe, the unmodified vertical blank, as opposed to the modified vertical blank that the pipe units use. The transcoder vertical blank always begins at the end of transcoder vertical active (unmodified). When the transcoder vertical blank start is programmed later than transcoder vertical active, the pipe vertical blank will start later than the transcoder vertical blank (modified).</p>				

DE_PIPE_INTERRUPT

18:17	Reserved			
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:
Access:	RO			
Format:	MBZ			
16	Plane5_Flip_Done The ISR is an active high pulse when the flip is done for plane 5 on this pipe.			
15	DSB_2_Interrupt The ISR is an active high pulse when there is interrupt from DSB 2. SW must read the DSB interrupt registers to check what is caused interrupt in DSB.			
14	DSB_1_Interrupt The ISR is an active high pulse when there is interrupt from DSB 1. SW must read the DSB interrupt registers to check what is caused interrupt in DSB..			
13	DSB_0_Interrupt The ISR is an active high pulse when there is interrupt from DSB 0. SW must read the DSB interrupt registers to check what is caused interrupt in DSB..			
12	DPST_Histogram_event The ISR is an active high pulse on the DPST Histogram event on this pipe.			
11	Cursor_GTT_Fault_Status <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;">Description</td> </tr> </table> The ISR is an active high pulse when a GTT fault is detected for the cursor on this pipe.	Description		
Description				
10	Plane4_GTT_Fault_Status <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;">Description</td> </tr> </table> The ISR is an active high pulse when a GTT fault is detected for plane 4 on this pipe.	Description		
Description				
9	Plane3_GTT_Fault_Status <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;">Description</td> </tr> </table> The ISR is an active high pulse when a GTT fault is detected for plane 3 on this pipe.	Description		
Description				
8	Plane2_GTT_Fault_Status <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;">Description</td> </tr> </table> The ISR is an active high pulse when a GTT fault is detected for plane 2 on this pipe.	Description		
Description				
7	Plane1_GTT_Fault_Status <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;">Description</td> </tr> </table> The ISR is an active high pulse when a GTT fault is detected for plane 1 on this pipe.	Description		
Description				
6	Plane4_Flip_Done The ISR is an active high pulse when the flip is done for plane 4 on this pipe.			
5	Plane3_Flip_Done The ISR is an active high pulse when the flip is done for plane 3 on this pipe.			

DE_PIPE_INTERRUPT				
4	<p>Plane2_Flip_Done The ISR is an active high pulse when the flip is done for plane 2 on this pipe.</p>			
3	<p>Plane1_Flip_Done The ISR is an active high pulse when the flip is done for plane 1 on this pipe.</p>			
2	<p>Scan_Line_Event The ISR is an active high pulse on the scan line event of the transcoder attached to this pipe.</p>			
1	<p>Vsync The ISR is an active high level for the duration of the vertical sync of the transcoder attached to this pipe.</p>			
0	<p>Vblank</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center; color: blue;">Description</th> </tr> </thead> <tbody> <tr> <td>The ISR is an active high level for the duration of the vertical blank of the transcoder attached to this pipe.</td> </tr> <tr> <td>This represents the vertical blank observed by units within the pipe and used for updating double-buffered registers in the pipe. The transcoder vertical blank always begins at the end of transcoder vertical active (unmodified). When the transcoder vertical blank start is programmed later than transcoder vertical active, the pipe vertical blank will start later than the transcoder vertical blank (modified).</td> </tr> </tbody> </table>	Description	The ISR is an active high level for the duration of the vertical blank of the transcoder attached to this pipe.	This represents the vertical blank observed by units within the pipe and used for updating double-buffered registers in the pipe. The transcoder vertical blank always begins at the end of transcoder vertical active (unmodified). When the transcoder vertical blank start is programmed later than transcoder vertical active, the pipe vertical blank will start later than the transcoder vertical blank (modified).
Description				
The ISR is an active high level for the duration of the vertical blank of the transcoder attached to this pipe.				
This represents the vertical blank observed by units within the pipe and used for updating double-buffered registers in the pipe. The transcoder vertical blank always begins at the end of transcoder vertical active (unmodified). When the transcoder vertical blank start is programmed later than transcoder vertical active, the pipe vertical blank will start later than the transcoder vertical blank (modified).				

DE_POWER1

DE_POWER1										
Register Space:	MMIO: 0/2/0									
Access:	RO									
Size (in bits):	32									
Address:	42400h-42403h									
Name:	Display Engine Power 1									
ShortName:	DE_POWER1									
Reset:	global									
DWord	Bit	Description								
0	31	Power Well 2 State								
		Access:	RO							
		This field indicates the status of display power well 2.								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Off</td> </tr> <tr> <td>1b</td> <td>On</td> </tr> </tbody> </table>	Value	Name	0b	Off	1b	On		
	Value	Name								
	0b	Off								
	1b	On								
	30	Display Pipes Enabled								
		Access:	RO							
		This field indicates if any display pipes are enabled.								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> <td>All display pipes disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> <td>One or more display pipes enabled</td> </tr> </tbody> </table>	Value	Name	Description	0b	Disabled	All display pipes disabled	1b	Enabled
	Value	Name	Description							
	0b	Disabled	All display pipes disabled							
	1b	Enabled	One or more display pipes enabled							
	29	Reserved								
		Access:	RO							
Format:		MBZ								
28	Power Well 1 State									
	Access:	RO								
	This field indicates the status of display power well 1.									
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Off</td> </tr> <tr> <td>1b</td> <td>On</td> </tr> </tbody> </table>	Value	Name	0b	Off	1b	On			
Value	Name									
0b	Off									
1b	On									

DE_POWER1

27:26	<p>SRD Status</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>This field indicates the live status of the SRD link on transcoder A.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Full Off</td> <td>Link is fully off. DDI lanes are disabled and most memory reads are disabled.</td> </tr> <tr> <td>01b</td> <td>Full On</td> <td>Link is fully on. Normal operation.</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Access:	RO	Value	Name	Description	00b	Full Off	Link is fully off. DDI lanes are disabled and most memory reads are disabled.	01b	Full On	Link is fully on. Normal operation.	11b	Reserved	Reserved
Access:	RO														
Value	Name	Description													
00b	Full Off	Link is fully off. DDI lanes are disabled and most memory reads are disabled.													
01b	Full On	Link is fully on. Normal operation.													
11b	Reserved	Reserved													
25	<p>KVM Session Status</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>This field indicates the status of KVM session.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> <td>KVM session disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> <td>KVM session enabled</td> </tr> </tbody> </table>	Access:	RO	Value	Name	Description	0b	Disabled	KVM session disabled	1b	Enabled	KVM session enabled			
Access:	RO														
Value	Name	Description													
0b	Disabled	KVM session disabled													
1b	Enabled	KVM session enabled													
24:20	<p>Transmit Lanes Enabled</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>The total number of DDI lanes enabled.</p>	Access:	RO												
Access:	RO														
19:14	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO														
Format:	MBZ														
13:10	<p>Enabled Pipe Scalers</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>Indicates total usage of the Scaler EBBs.</p>	Access:	RO												
Access:	RO														
9:8	<p>Enabled DEPLLs</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>The total number of display CCU PLLs enabled.</p>	Access:	RO												
Access:	RO														
7	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO														
Format:	MBZ														
6:4	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO														
Format:	MBZ														
3	<p>Enabled CDPLLs</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>Indicates if CD PLL is enabled.</p>	Access:	RO												
Access:	RO														

DE_POWER1			
2:0	<p>Enabled MGPLLs</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>The total number of type-C PLLs enabled by display.</p>	Access:	RO
Access:	RO		



DE_POWER2

DE_POWER2		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	42404h-42407h	
Name:	Display Engine Power 2 Abox0	
ShortName:	DE_POWER2_ABOX0	
Reset:	global	
Address:	42408h-4240Bh	
Name:	Display Engine Power 2 Abox1	
ShortName:	DE_POWER2_ABOX1	
Reset:	global	
DWord	Bit	Description
0	31:0	DE bandwidth counter Access: RO This counter increments on every cache line put arriving at the DE. The bandwidth is estimated by taking the difference between two reads at a known interval. Access is actually a read/write variant. Writes to this register will load the write data into the counter.

DE_RR_DEST

DE_RR_DEST			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	44058h-4405Bh		
Name:	Render Response Destination		
ShortName:	DE_RR_DEST		
Reset:	soft		
<p>This register selects the destination of certain render responses that may go to CS, BCS, or both. In order for a response to be sent to a particular destination, the event must occur, the event must be unmasked, and that destination must be selected.</p>			
DWord	Bit	Description	
0	31:8	Reserved	
		Access:	RO
		Format:	MBZ
	7:6	Pipe D Vertical Blank Destination	
		Access:	R/W
		This field selects the destination for the render response sent on pipe D start of vertical blank.	
		Value	Name
		00b	CS
		01b	BCS
	10b,11b	Both CS and BCS	
5:4	Pipe C Vertical Blank Destination		
	Access:	R/W	
	This field selects the destination for the render response sent on pipe C start of vertical blank.		
	Value	Name	
	00b	CS	
	01b	BCS	
10b,11b	Both CS and BCS		

DE_RR_DEST												
	3:2	<p>Pipe B Vertical Blank Destination</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>This field selects the destination for the render response sent on pipe B start of vertical blank.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>CS</td> </tr> <tr> <td>01b</td> <td>BCS</td> </tr> <tr> <td>10b,11b</td> <td>Both CS and BCS</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	00b	CS	01b	BCS	10b,11b	Both CS and BCS
	Access:	R/W										
Value	Name											
00b	CS											
01b	BCS											
10b,11b	Both CS and BCS											
1:0	<p>Pipe A Vertical Blank Destination</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>This field selects the destination for the render response sent on pipe A start of vertical blank.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>CS</td> </tr> <tr> <td>01b</td> <td>BCS</td> </tr> <tr> <td>10b,11b</td> <td>Both CS and BCS</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	00b	CS	01b	BCS	10b,11b	Both CS and BCS	
Access:	R/W											
Value	Name											
00b	CS											
01b	BCS											
10b,11b	Both CS and BCS											

DE_RRMR

DE_RRMR		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	44050h-44053h	
Name:	Render Response Mask	
ShortName:	DE_RRMR	
Reset:	soft	
<p>This register contains a bit mask which selects which events cause and are reported in the render response message.</p> <p>See the render response message definition table to find the source event for each bit.</p> <p>The render response message is sent from the display engine to the render command streamer (CS) or blitter command streamer (BCS). The message is used to inform CS and BCS of certain display events.</p> <p>This register is used to control which render response message bits are masked or unmasked. Unmasked bits will cause a render response message to be sent and will be reported in that message. Masked bits will not be reported and will not cause a render response message to be sent.</p> <p>Vertical blank events occur periodically while the associated display pipe timing generator is running and will be reported in a render response to CS or BCS (depending on DE_RR_DEST destination selection) if un-masked here.</p> <p>Scanline events occur after they have been initiated through MMIO writes or LRI to the Display Load Scan Lines register. A scanline done event will be reported in a render response to CS if un-masked here and the Display Load Scanline source is CS. A scanline done event will be reported in a render response to BCS if un-masked here and the Display Load Scanline source is BCS.</p> <p>Flip done events occur after they have been initiated through MI_DISPLAY_FLIP or MMIO write to plane surface address registers. A flip event will be reported in a render response to CS if un-masked here and the flip source is CS. A flip event will be reported in a render response to BCS if un-masked here and the flip source is BCS.</p> <p>This register defines the DWord 0 of the the render response bit mask. DWord 1 and DWord 2 are defined in DE_RRMR_DW1 and DE_RRMR_DW2 registers.</p>		
Programming Notes		
<p>Programming this register can be done through MMIO or a command streamer LOAD_REGISTER_IMMEDIATE (LRI) command.</p> <p>When using LRI, care must be taken to follow all the programming rules for LRI targeting the display engine. Unmasked events will wake GT as they occur, so for improved power savings it is recommended to only unmask events while they are required.</p>		
Restriction		
<p>Events must be unmasked prior to waiting for them with a MI_WAIT_FOR_EVENT ring command, or in the case of flips or scanlines, prior to starting the flip or loading the scanline.</p>		
DWord	Bit	Description

DE_RRMR			
0	31	Mask 31	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	30	Mask 30	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	29	Mask 29	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	28	Mask 28	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	27	Mask 27	
		Access: R/W	
		Value	Name
		0b	Not Masked
1b		Masked [Default]	
26	Mask 26		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	

DE_RRMR			
	25	Mask 25	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	24	Mask 24	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	23	Mask 23	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	22	Mask 22	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	21	Mask 21	
Access: R/W			
Value		Name	
0b		Not Masked	
1b		Masked [Default]	
20	Mask 20		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	
19	Mask 19		
	Access: R/W		

DE_RRMR										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Masked</td> </tr> <tr> <td>1b</td> <td>Masked [Default]</td> </tr> </tbody> </table>	Value	Name	0b	Not Masked	1b	Masked [Default]		
Value	Name									
0b	Not Masked									
1b	Masked [Default]									
	18	<p>Mask 18</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Masked</td> </tr> <tr> <td>1b</td> <td>Masked [Default]</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Not Masked	1b	Masked [Default]
Access:	R/W									
Value	Name									
0b	Not Masked									
1b	Masked [Default]									
	17	<p>Mask 17</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Masked</td> </tr> <tr> <td>1b</td> <td>Masked [Default]</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Not Masked	1b	Masked [Default]
Access:	R/W									
Value	Name									
0b	Not Masked									
1b	Masked [Default]									
	16	<p>Mask 16</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Masked</td> </tr> <tr> <td>1b</td> <td>Masked [Default]</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Not Masked	1b	Masked [Default]
Access:	R/W									
Value	Name									
0b	Not Masked									
1b	Masked [Default]									
	15	<p>Mask 15</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Masked</td> </tr> <tr> <td>1b</td> <td>Masked [Default]</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Not Masked	1b	Masked [Default]
Access:	R/W									
Value	Name									
0b	Not Masked									
1b	Masked [Default]									
	14	<p>Mask 14</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Masked</td> </tr> <tr> <td>1b</td> <td>Masked [Default]</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Not Masked	1b	Masked [Default]
Access:	R/W									
Value	Name									
0b	Not Masked									
1b	Masked [Default]									

DE_RRMR			
	13	Mask 13	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	12	Mask 12	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	11	Mask 11	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	10	Mask 10	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	9	Mask 9	
		Access: R/W	
		Value	Name
		0b	Not Masked
1b		Masked [Default]	
8	Mask 8		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	

DE_RRMR			
	7	Mask 7	
		Access: R/W	
		Value	Name
		0b	Not Masked
	1b	Masked [Default]	
	6	Mask 6	
		Access: R/W	
		Value	Name
		0b	Not Masked
	1b	Masked [Default]	
	5	Mask 5	
		Access: R/W	
		Value	Name
		0b	Not Masked
	1b	Masked [Default]	
	4	Mask 4	
		Access: R/W	
		Value	Name
		0b	Not Masked
	1b	Masked [Default]	
	3	Mask 3	
		Access: R/W	
		Value	Name
		0b	Not Masked
1b	Masked [Default]		
2	Mask 2		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
1b	Masked [Default]		

DE_RRMR		
	1	Mask 1
		Access: R/W
		Value Name
		0b Not Masked
		1b Masked [Default]
	0	Mask 0
		Access: R/W
		Value Name
		0b Not Masked
		1b Masked [Default]



DE_RRMR_DW1

DE_RRMR_DW1			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	44048h-4404Bh		
Name:	Render Response Mask DW 1		
ShortName:	DE_RRMR_DW1		
Reset:	soft		
This register contains the Dword 1 of the CS/BCS render response bit mask. For more details refer to DE_RRMR.			
DWord	Bit	Description	
0	31	Mask 31	
		Access:	R/W
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	30	Mask 30	
		Access:	R/W
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	29	Mask 29	
		Access:	R/W
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	28	Mask 28	
Access:		R/W	
Value		Name	
0b		Not Masked	
1b		Masked [Default]	

DE_RRMR_DW1			
	27	Mask 27	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	26	Mask 26	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	25	Mask 25	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	24	Mask 24	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
23	Mask 23		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	
22	Mask 22		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	

DE_RRMR_DW1			
	21	Mask 21	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	20	Mask 20	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	19	Mask 19	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	18	Mask 18	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	17	Mask 17	
Access: R/W			
Value		Name	
0b		Not Masked	
1b		Masked [Default]	
16	Mask 16		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	

DE_RRMR_DW1			
	15	Mask 15	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	14	Mask 14	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	13	Mask 13	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	12	Mask 12	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
11	Mask 11		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	
10	Mask 10		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	

DE_RRMR_DW1			
	9	Mask 9	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	8	Mask 8	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	7	Mask 7	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	6	Mask 6	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
5	Mask 5		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	
4	Mask 4		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	

DE_RRMR_DW1			
	3	Mask 3	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	2	Mask 2	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	1	Mask 1	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	0	Mask 0	
Access: R/W			
Value		Name	
0b		Not Masked	
1b		Masked [Default]	



DE_RRMR_DW2

DE_RRMR_DW2			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	4404Ch-4404Fh		
Name:	Render Response Mask DW 2		
ShortName:	DE_RRMR_DW2		
Reset:	soft		
This register contains the DWord 2 of the CS/BCS render response bit mask. For more details refer to DE_RRMR.			
DWord	Bit	Description	
0	31	Mask 31	
		Access:	R/W
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	30	Mask 30	
		Access:	R/W
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	29	Mask 29	
		Access:	R/W
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	28	Mask 28	
Access:		R/W	
Value		Name	
0b		Not Masked	
1b		Masked [Default]	

DE_RRMR_DW2			
	27	Mask 27	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	26	Mask 26	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	25	Mask 25	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	24	Mask 24	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
23	Mask 23		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	
22	Mask 22		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	

DE_RRMR_DW2			
	21	Mask 21	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	20	Mask 20	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	19	Mask 19	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	18	Mask 18	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	17	Mask 17	
Access: R/W			
Value		Name	
0b		Not Masked	
1b		Masked [Default]	
16	Mask 16		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	

DE_RRMR_DW2			
	15	Mask 15	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	14	Mask 14	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	13	Mask 13	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	12	Mask 12	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
11	Mask 11		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	
10	Mask 10		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	

DE_RRMR_DW2			
	9	Mask 9	
		Access: R/W	
		Value	Name
		0b	Not Masked
	1b	Masked [Default]	
	8	Mask 8	
		Access: R/W	
		Value	Name
		0b	Not Masked
	1b	Masked [Default]	
	7	Mask 7	
		Access: R/W	
		Value	Name
		0b	Not Masked
	1b	Masked [Default]	
	6	Mask 6	
		Access: R/W	
		Value	Name
		0b	Not Masked
	1b	Masked [Default]	
5	Mask 5		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
1b	Masked [Default]		
4	Mask 4		
	Access: R/W		
	Value	Name	
	0b	Not Masked	
1b	Masked [Default]		

DE_RRMR_DW2			
	3	Mask 3	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	2	Mask 2	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	1	Mask 1	
		Access: R/W	
		Value	Name
		0b	Not Masked
		1b	Masked [Default]
	0	Mask 0	
Access: R/W			
Value		Name	
0b		Not Masked	
1b		Masked [Default]	



DE_RTADDR_LSB

DE_RTADDR_LSB - DE_RTADDR_LSB			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
SOC_Consumer:	BIOS		
Address:	134490h		
Register providing the base address of root-entry table.			
DWord	Bit	Description	
0	31:12	RTA	
		Default Value:	0000000h
		Access:	R/W
		_Custom_GTIRreset:	BUS
<p>This register points to base of page aligned, 4KB-sized root-entry table in system memory. Hardware ignores and not implements bits 63:HAW, where HAW is the host address width. Software specifies the base address of the root-entry table through this register, and programs it in hardware through the SRTP field in the Global Command register. Reads of this register returns value that was last programmed to it.</p>			
11		RTT	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIRreset:	BUS
<p>This field specifies the type of root-table referenced by the Root Table Address (RTA) field; 0: Root Table 1: Extended Root Table</p>			
10:0		Reserved	
		Access:	RO
		Format:	MBZ

DE_RTADDR_MSB

DE_RTADDR_MSB - DE_RTADDR_MSB				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
SOC_Consumer:	BIOS			
Address:	134494h			
Register providing the base address of root-entry table.				
DWord	Bit	Description		
0	31:7	Reserved		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
0	6:0	RTA		
		Default Value:	00h	
		Access:	R/W	
		_Custom_GTIReset:	BUS	
<p>This register points to base of page aligned, 4KB-sized root-entry table in system memory. Hardware ignores and not implements bits 63:HAW, where HAW is the host address width. Software specifies the base address of the root-entry table through this register, and programs it in hardware through the SRTP field in the Global Command register. Reads of this register returns value that was last programmed to it.</p>				



Dedicated Path Arbiter Credits

DEDICATED_PATH_ARB_CREDITS - Dedicated Path Arbiter Credits			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
SOC_Consumer:	BIOS		
Address:	134050h		
This register holds the credits for arbitrating between different ABOXs for streaming HP traffic to the dedicated memory path			
DWord	Bit	Description	
0	31:15	Spare_0	
		Default Value:	0000h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Spare bits	
	14:8	ABOX1 Credits	
		Default Value:	00h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Number of Credits for ABOX1	
7		Spare_1	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Spare bit	
6:0		ABOX0 Credits	
		Default Value:	00h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Number of Credits for ABOX0	

DEDSMBASE

DEDSMBASE - DEDSMBASE								
Register Space:	MMIO: 0/2/0							
Size (in bits):	64							
SOC_Consumer:	BIOS							
Address:	134410h							
<p>This register contains the base address of graphics data stolen DRAM memory. BIOS determines the base of graphics data stolen memory. BIOS is now able to allocate Gfx Stolen Memory above the 4GB.</p>								
DWord	Bit	Description						
0..1	63:20	BDSM <table border="1"> <tr> <td>Default Value:</td> <td>000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This BitField contains bits 63 to 20 of the base address of stolen DRAM memory.</p>	Default Value:	000h	Access:	R/W	_Custom_GTIReset:	BUS
		Default Value:	000h					
		Access:	R/W					
_Custom_GTIReset:	BUS							
19:1	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
	Access:	RO						
Format:	MBZ							
0	0	SPARE <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This was a lock bit prior.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS
		Default Value:	0b					
		Access:	R/W					
_Custom_GTIReset:	BUS							



DEFUSA_IOSF_PARITY_CNTRL

DEFUSA_IOSF_PARITY_CNTRL - DEFUSA_IOSF_PARITY_CNTRL		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
SOC_Consumer:	BIOS	
Address:	134010h	
This register controls the parity generation, checking, and error insertion logic in the DE IOSF endpoints : PSF 0 and PSF DIP		
DWord	Bit	Description
0	31:30	Reserved
		Access: RO
		Format: MBZ
	29	PSF DIP Cmd Parity Gen Dis
		Default Value: 0h
Access: R/W		
_Custom_GTIRreset: BUS		
When 1 command parity generation is disabled		
28:26	Reserved	
	Access: RO	
	Format: MBZ	
25	PSF DIP Cmd Parity Chk En	
	Default Value: 0h	
	Access: R/W	
	_Custom_GTIRreset: BUS	
When 1 checking of command parity is enabled		
24	PSF DIP Data Parity Chk En	
	Default Value: 0h	
	Access: R/W	
	_Custom_GTIRreset: BUS	
When 1 checking of data parity is enabled		
23	PSF1 DIP Cmd Parity Err Inj	
	Default Value: 0h	
	Access: R/W	
	_Custom_GTIRreset: BUS	
0: No error injection		

DEFUSA_IOSF_PARITY_CNTRL - DEFUSA_IOSF_PARITY_CNTRL

		<p>1: Invert mcparity Once set the next command mcparityis corrupted and then the bit is cleared by HW.</p>							
	22	<p>PSF0 DIP Cmd Parity Err Inj</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>0: No error injection 1: Invert mcparity Once set the next command mcparityis corrupted and then the bit is cleared by HW.</p>		Default Value:	0h	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0h								
Access:	R/W								
_Custom_GTIReset:	BUS								
	21:14	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>		Access:	RO	Format:	MBZ		
Access:	RO								
Format:	MBZ								
	13	<p>PSF 0 Cmd Parity Gen Dis</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>When 1 command parity generation is disabled</p>		Default Value:	0h	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0h								
Access:	R/W								
_Custom_GTIReset:	BUS								
	12	<p>PSF 0 Data Parity Gen Dis</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>When 1 data parity generation is disabled</p>		Default Value:	0h	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0h								
Access:	R/W								
_Custom_GTIReset:	BUS								
	11:10	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>		Access:	RO	Format:	MBZ		
Access:	RO								
Format:	MBZ								
	9	<p>PSF 0 Cmd Parity Chk En</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>When 1 checking of command parity is enabled</p>		Default Value:	0h	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0h								
Access:	R/W								
_Custom_GTIReset:	BUS								
	8	<p>PSF 0 Data Parity Chk En</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>When 1 checking of data parity is enabled</p>		Default Value:	0h	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0h								
Access:	R/W								
_Custom_GTIReset:	BUS								

DEFUSA_IOSF_PARITY_CNTRL - DEFUSA_IOSF_PARITY_CNTRL

7	Reserved		
	Access:		RO
	Format:		MBZ
6	PSF 0 Cmd Parity Err Inj		
	Default Value:		0h
	Access:		R/W
	_Custom_GTIRreset:		BUS
	0: No error injection 1: Invert mcparity Once set the next command mcparity is corrupted and then the bit is cleared by HW.		
5:4	PSF 0 Data Parity Error Inj		
	Default Value:		0h
	Access:		R/W
	_Custom_GTIRreset:		BUS
	00: No error injected 01: Invert mdparity[0] 10: Invert mdparity[1] 11: Invert mdparity[1:0] Once set the next command with data is corrupted and then the bit is cleared by HW. Note: mdparity[1] is only present for IOSF data widths of 512		
3:1	Reserved		
	Access:		RO
	Format:		MBZ
0	DEFUSA_IOSF_PARITY_CNTRL_LOCK		
	Default Value:		000b
	_Custom_GTIRreset:		BUS
	Writing 1 to this bit will lock the register from further updates		

DE Graphics Control

DE_GGC - DE Graphics Control								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
SOC_Consumer:	BIOS							
Address:	134400h							
DWord	Bit	Description						
0	31:16	Reserved						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
0	15:8	GMS						
		<table border="1"> <tr> <td>Default Value:</td> <td>05h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Default Value:	05h	Access:	R/W	_Custom_GTIReset:	BUS
		Default Value:	05h					
		Access:	R/W					
_Custom_GTIReset:	BUS							
<p>This field is used to select the amount of Main Memory that is pre-allocated to support the Internal Graphics device in VGA (non-linear) and Native (linear) modes. It corresponds to DSM (Data Stolen Memory region) region. The BIOS ensures that memory is pre-allocated only when Internal graphics is enabled.</p> <p>Hardware does not clear or set any of these bits automatically based on IGD being disabled/enabled.</p> <p>BIOS Requirement: BIOS must not set this field to 0h if IVD (bit 1 of this register) is 0.</p> <p>BIOS Requirement: Given new sizes allow down to 8MB allocation, BIOS has to ensure there is sufficient space for WOPCM and basic GFX Stolen functions.</p>								
<ul style="list-style-type: none"> 00h:0MB 01h:32MB 02h:64MB 03h:96MB 04h:128MB 05h:160MB 06h:192MB 07h:224MB 08h:256MB 09h:288MB 0Ah:320MB 0Bh:352MB 0Ch:384MB 0Dh:416MB 0Eh:448MB 0Fh:480MB 10h:512MB 11h - 1Fh: Reserved 20h:1024MB 21h - 2Fh: Reserved 								

DE_GGC - DE Graphics Control

		<p>30h:1536MB 31h - 3Fh: Reserved 40h: 2048MB 41h - EFh: Reserved F0h: 4MB F1h: 8MB F2h: 12MB F3h: 16MB F4h: 20MB F5h: 24MB F6h: 28MB F7h: 32MB F8h: 36MB F9h: 40MB FAh: 44MB FBh: 48MB FCh: 52MB FDh: 56MB FEh: 60MB FFh: Reserved Hardware functionality in case of programming this value to Reserved is not guaranteed.</p>							
	7:6	<p>GGMS</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This field is used to select the amount of Main Memory that is pre-allocated to support the Internal Graphics Translation Table. The BIOS ensures that memory is pre-allocated only when Internal graphics is enabled. Hardware functionality in case of programming this value to Reserved is not guaranteed. 0x3:8MB of Pre-allocated Memory</p>		Default Value:	11b	Access:	RO	_Custom_GTIRreset:	BUS
Default Value:	11b								
Access:	RO								
_Custom_GTIRreset:	BUS								
	5:1	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>		Access:	RO	Format:	MBZ		
Access:	RO								
Format:	MBZ								
	0	<p>SPARE</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Spare</p>		Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b								
Access:	R/W								
_Custom_GTIRreset:	BUS								

DEGSMBASE

DEGSMBASE - DEGSMBASE			
Register Space:	MMIO: 0/2/0		
Size (in bits):	64		
SOC_Consumer:	BIOS		
Address:	134420h		
<p>This register contains the base address of stolen DRAM memory for the GTT. BIOS determines the base of GTT stolen memory. BIOS is now able to allocateGfx Stolen Memory above the 4GB.</p>			
DWord	Bit	Description	
0..1	63:32	BGSM_MSB	
		Default Value:	00000000h
		Access:	R/W
		_Custom_GTIReset:	BUS
		This BitField contains bits 63 to 32 of the base address of stolen DRAM memory.	
	31:20	BGSM_LSB	
		Default Value:	001h
		Access:	R/W
		_Custom_GTIReset:	BUS
		This BitField contains bits 31 to 20 of the base address of stolen DRAM memory.	
19:1	Reserved	Access:	RO
		Format:	MBZ
0	SPARE	Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
		This was a lock bit prior.	



DE HPD Interrupt Definition

DE HPD Interrupt Definition		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	44470h-4447Fh	
Name:	Display Engine HPD Interrupts	
ShortName:	DE_HPDP_INTERRUPT	
Reset:	soft	
<p>This table indicates which events are mapped to each bit of the Display Engine HPD Interrupt registers.</p> <p>0x44470 = ISR 0x44474 = IMR 0x44478 = IIR 0x4447C = IER</p> <p>The HPD bits use a modified interrupt structure where the live value goes to the ISR and a processed event goes to the IMR and IIR path.</p>		
DWord	Bit	Description
0	31	Unused 31
	30	Unused 30
	29	Unused 29
	28	Unused 28
	27	Unused 27
	26	Unused 26
	25	Unused 25
	24	Unused 24
	23	TC8 Hotplug The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled.
	22	TC7 Hotplug The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled.
	21	TC6 Hotplug The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled.
20	TC5 Hotplug The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled.	
19	TC4 Hotplug The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled.	

DE HPD Interrupt Definition

18	TC3 Hotplug The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled.				
17	TC2 Hotplug The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled.				
16	TC1 Hotplug The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled.				
15	Unused 15				
14	Unused 14				
13	Unused 13				
12	Unused 12				
11	Unused 11				
10	Unused 10				
9	Unused 9				
8	Unused 8				
7:0	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">RO</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				



DE Misc Interrupt Definition

DE Misc Interrupt Definition			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	44460h-4446Fh		
Name:	Display Engine Miscellaneous Interrupts		
ShortName:	DE_MISC_INTERRUPT		
Reset:	soft		
<p>This table indicates which events are mapped to each bit of the Display Engine Miscellaneous Interrupt registers.</p> <p>0x44460 = ISR 0x44464 = IMR 0x44468 = IIR 0x4446C = IER</p>			
DWord	Bit	Description	
0	31	Poison The ISR is an active high pulse on receiving the poison response to a memory transaction.	
	30	ECC_Double_Error The ISR is an active high level while any of the ECC Double Error status bits are set.	
	29	Reserved	
		Access:	RO
		Format:	MBZ
	28	Isoch_msg_error The ISR is an active high pulse on the Isoch messages error.	
	27	Isoch_rsptimeout_error The ISR is an active high pulse on the Isoch response timeout error.	
	26	Reserved	
		Access:	RO
		Format:	MBZ
	25	Reserved	
	24	Reserved	
	23	WD0_Interrupts_Combined The ISR is an active high level while any of the WD0_IIR bits are set.	
	22:20	Reserved	
	Access:	RO	
	Format:	MBZ	
19	SRD_Interrupts_Combined The ISR is an active high level while any of the SRD_IIR bits are set.		
18	WD1_Interrupts_Combined The ISR is an active high level while any of the WD1_IIR bits are set.		

DE Misc Interrupt Definition		
17:16	Reserved	
	Access:	RO
	Format:	MBZ
15	GTC_Interrupts_Combined The ISR is an active high level while any of the GTC_IIR bits are set.	
14:8	Reserved	
	Access:	RO
	Format:	MBZ
7	Reserved	
6	Reserved	
5	Reserved	
4	Reserved	
3	NonPipe Isoch Ack The ISR is an active high pulse when the Non-Pipe IsocReq receives an Ack.	
2	Reserved	
	Access:	RO
	Format:	MBZ
1:0	Reserved	
	Access:	RO
	Format:	MBZ



DE_POISON_DATA_HANDLING_ENABLE

DE_POISON_DATA_HANDLING_ENABLE - DE_POISON_DATA_HANDLING_ENABLE			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
SOC_Consumer:	BIOS		
Address:	134000h		
This register holds the enable for Poison data detection and corking behavior for Gunit.			
DWord	Bit	Description	
0	31:1	Reserved	
		Access:	RO
		Format:	MBZ
	0	ERROR CONTROL	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Enable Poison Data detection and Corking behavior for Gunit	
		Value	Name
	0b	[Default]	
	1b		

DE_POISON_DATA_STATUS

DWord		Bit	Description	
Register Space:		MMIO: 0/2/0		
Size (in bits):		32		
SOC_Consumer:		BIOS		
Address:		134004h		
This register holds the sticky bit which when set will indicate a Poisoned data has been received on IOSF-Primary.				
0	31:10	Reserved		
		Access:	RO	
		Format:	MBZ	
	9:8	Reserved		
		Access:	RO	
		Format:	MBZ	
	7:1	Reserved		
		Access:	RO	
		Format:	MBZ	
	0	ERROR STATUS		
		Access:	R/W One Clear	
		_Custom_GTIReset:	DEV	
		Set to 1 when Poisoned data has been received from IOSF-Primary. This sticky bit must survive secondary bus reset/F		
		Value	Name	
	0b	[Default]		
	1b			



DE Port Interrupt Definition

DE Port Interrupt Definition		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	44440h-4444Fh	
Name:	Display Engine Port Interrupts	
ShortName:	DE_PORT_INTERRUPT	
Reset:	soft	
<p>This table indicates which events are mapped to each bit of the Display Engine Port Interrupt registers.</p> <p>0x44440 = ISR 0x44444 = IMR 0x44448 = IIR 0x4444C = IER</p>		
DWord	Bit	Description
0	31	DSI1 The ISR is an active high level indicating a non-TE interrupt is set in DSI_INTER_IDENT_REG_1.
	30	DSIO The ISR is an active high level indicating a non-TE interrupt is set in DSI_INTER_IDENT_REG_0.
	29:25	Reserved
		Access: RO
		Format: MBZ
	24	DSI1 TE The ISR is an active high level indicating a TE interrupt is set in DSI_INTER_IDENT_REG_1.
	23	DSIO TE The ISR is an active high level indicating a TE interrupt is set in DSI_INTER_IDENT_REG_0.
	22:21	Reserved
		Access: RO
		Format: MBZ
	20	TypeC Mailbox The ISR is an active high level while the typeC to display mailbox run/busy bit is set.
	19:14	Reserved
		Access: RO
		Format: MBZ
13	AUX DDIE The ISR is an active high pulse on the AUX done event. This event will not occur for HW triggered AUX transactions.	
12	AUX DDID The ISR is an active high pulse on the AUX done event. This event will not occur for HW triggered AUX transactions.	

DE Port Interrupt Definition					
11	<p>AUX USBC4 The ISR is an active high pulse on the AUX done event. This event will not occur for HW triggered AUX transactions.</p>				
10	<p>AUX USBC3 The ISR is an active high pulse on the AUX done event. This event will not occur for HW triggered AUX transactions.</p>				
9	<p>AUX USBC2 The ISR is an active high pulse on the AUX done event. This event will not occur for HW triggered AUX transactions.</p>				
8	<p>AUX USBC1 The ISR is an active high pulse on the AUX done event. This event will not occur for HW triggered AUX transactions.</p>				
7:3	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
2	<p>AUX DDIC The ISR is an active high pulse on the AUX done event. This event will not occur for HW triggered AUX transactions.</p>				
1	<p>AUX DDIB The ISR is an active high pulse on the AUX done event. This event will not occur for HW triggered AUX transactions.</p>				
0	<p>AUX DDIA The ISR is an active high pulse on the AUX done event. This event will not occur for HW triggered AUX transactions.</p>				



Device 2 Control

DEV2CTL_0_2_0_PCI - Device 2 Control			
Register Space:	PCI: 0/2/0		
Size (in bits):	8		
Address:	00058h		
Description			
This register implements a control bit to disable and hide the IOBAR register in systems that do not require legacy IOBAR access to Gfx MMIO registers.			
DWord	Bit	Description	
0	7:1	Reserved	
		Access:	RO
		Format:	MBZ
	0	Reserved	

Device Capabilities

DEVICECAP_0_2_0_PCI - Device Capabilities			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	00074h		
PCI Express Device Capabilities			
DWord	Bit	Description	
0	31:29	Reserved	
		Access:	RO
		Format:	MBZ
	28	Functional Level Reset Capability	
		Default Value:	1b
		Access:	RO
		_Custom_GTIReset:	BUS
	Hardwired to 1b to indicate the Function supports the optional Function Level Reset mechanism.		
	27:26	Captured Slot Power Limit Scale	
		Default Value:	00b
Access:		RO	
_Custom_GTIReset:		BUS	
Not applicable for a Root Complex Integrated Endpoint with no Link or Slot. Hardwired to 00b			
25:18	Captured Slot Power Limit Value		
	Default Value:	00000000h	
	Access:	RO	
	_Custom_GTIReset:	BUS	
Not applicable for a Root Complex Integrated Endpoint with no Link or Slot. Hardwired to 00h			
17:16		Reserved	
		Access:	RO
		Format:	MBZ
15	Role-Based Error Reporting		
	Default Value:	1b	
	Access:	RO	
	_Custom_GTIReset:	BUS	
When Set, this bit indicates that the Function implements the functionality originally defined in the Error Reporting ECN for PCI Express Base Specification, Revision 1.0a, and later incorporated into PCI Express Base Specification, Revision 1.1. Hardwired to 1b as this bit must be Set by all			

DEVICECAP_0_2_0_PCI - Device Capabilities

	Functions conforming to the ECN, PCI Express Base Specification, Revision 1.1, or subsequent PCI Express Base Specification revisions.	
14:12	Reserved	
	Access:	RO
	Format:	MBZ
11:9	Endpoint L1 Acceptable Latency	
	Default Value:	111b
	Access:	RO Variant
	_Custom_GTIRreset:	BUS
	This field indicates the acceptable total latency that an Endpoint can withstand due to the transition from the L1 state to the L0 state.	
8:6	Endpoint L0s Acceptable Latency	
	Default Value:	111b
	Access:	RO Variant
	_Custom_GTIRreset:	BUS
	This field indicates the acceptable total latency that an Endpoint can withstand due to the transition from the L0s state to the L0 state.	
5	Extended Tag Field Supported	
	Default Value:	1b
	Access:	RO
	_Custom_GTIRreset:	BUS
	This bit indicates the maximum supported size of the Tag field as a Requester. It is hardwired to 1b (8-bit Tag field supported).	
4:3	Phantom Functions Supported	
	Default Value:	00b
	Access:	RO
	_Custom_GTIRreset:	BUS
	This field indicates the support for use of unclaimed Function Numbers to extend the number of outstanding transactions for PCIe devices. This does not apply to the integrated graphics device, so it is hardwired to 00b to indicate no Function Number bits are used for Phantom Functions.	
2:0	Max Payload Size Supported	
	Default Value:	000b
	Access:	RO
	_Custom_GTIRreset:	BUS
	This field indicates the maximum payload size that the Function can support for TLPs. Hardwired to 000b to represent 128 bytes, the minimum allowed value.	

Device Capabilities 2

DEVCAP2_0_2_0_PCI - Device Capabilities 2		
Register Space:	PCI: 0/2/0	
Size (in bits):	32	
Address:	00094h	
This register provides information on the PCIe Device capabilities.		
DWord	Bit	Description
0	31	Reserved
		Access: RO
		Format: MBZ
	30:28	Reserved
		Access: RO
		Format: MBZ
	27:21	Reserved
		Access: RO
		Format: MBZ
	20	Extended Format Field
		Default Value: 1b
		Access: RO
_Custom_GTIReset: BUS		
If set, function supports 3 bit definition of FMT field. Functions are strongly recommended to supported 3-bit definition of FMT field.		
19:18	OBFF Supported	
	Default Value: 00b	
	Access: RO	
	_Custom_GTIReset: BUS	
00b OBFF not supported; 01b OBFF supported using message; 10b OBFF supported using WAKE# signaling; 11b OBFF supported using WAKE# and message signaling.		
17	10-Bit Tag Requester Supported	
	Default Value: 1b	
	Access: RO	
	_Custom_GTIReset: BUS	
10-Bit Tag Requester Supported		

DEVCAP2_0_2_0_PCI - Device Capabilities 2

16	10-bit Tag Completer supported		
	Default Value:	1b	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
	10-bit Tag Completer Supported		
	15:14	LN System CLS	
		Default Value:	00b
		Access:	RO
_Custom_GTIRreset:		BUS	
00b LN Completer not supported and not in effect			
13:12	TPH Completer Supported		
	Default Value:	00b	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
00b TPH and Extended TPH completer not supported.			
11	LTR Mechanism Supported		
	Default Value:	1b	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
1b indicates support for the options Latency Tolerance Reporting (LTR) mechanism.			
10	Reserved		
	Access:	RO	
9:7	AtomicOp Completer		
	Default Value:	000b	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
These bits apply if FetchAdd, Swap, and CAS AtomicOps are supported.			
6:5	Reserved		
	Access:	RO	
4	Completion Timeout Disable		
	Default Value:	1b	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
Completion Timeout Disable supported. 1b indicates support for the completion timeout disable mechanism. Completion timeout disable is required for endpoints that issue requests on their own behalf.			

DEVCAP2_0_2_0_PCI - Device Capabilities 2

	3:0	Completion Timeout Range	
		Default Value:	0010b
		Access:	RO
		_Custom_GTIReset:	BUS
Completion Timeout ranges supported. Range B : 10ms to 250ms (0010b)			



Device Control 2

DEVCTRL2_0_2_0_PCI - Device Control 2			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	00098h		
This register provides information on the PCIe Device control 2.			
DWord	Bit	Description	
0	31:16	Reserved	
		Access:	RO
		Format:	MBZ
	15	End-End TLP Prefix Related	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
	Reserved. TLB Prefix blocking not supported.		
	14:13	OBFF Enable	
		Default Value:	00b
Access:		RO	
_Custom_GTIReset:		BUS	
Reserved. OBFF is not supported			
12	10-bit Tag Requester Enable		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
This bit in combination with the Extended Tag Field enable bit in the Device control register determines how many tag field bits are permitted. Software should not change the value of this bit while the Function has outstanding NP requests			
11	Reserved		
	Access:	RO	
	Format:	MBZ	
10	LTR Mechanism Enable		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
1b enables upstream points to send LTR messages and downstream ports to process LTR messages.			

DEVCTRL2_0_2_0_PCI - Device Control 2

	9:8	IDO Related	
		Default Value:	00b
		Access:	RO
		_Custom_GTIRreset:	BUS
	ID-based ordering is not used.		
	7:6	AtomicOp Related	
		Default Value:	00b
		Access:	RO
		_Custom_GTIRreset:	BUS
	AtomicOps are not supported.		
	5	Reserved	
		Access:	RO
	Format:	MBZ	
4	Completion Timeout Disable		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
When set, disables Completion Timeout mechanism. Software is permitted to set or clear this bit at any time.			
3:0	Completion Timeout Value		
	Default Value:	0000b	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
Functions that support completion Timeout programmability must support the values given below. Values available for Range B (10ms to 250ms) are : 0101b (16ms to 55ms), 0110b (65ms to 210ms). Software is permitted to change the value at any time. For requests pending, hardware is permitted to use either the new or the old value. Default : 0000b (50us to 50ms) .. it is strongly recommended not expire in less than 10ms.			



Device Error Routing Control

DEV_ERR_ROUTING_CTRL - Device Error Routing Control			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	100170h		
This register controls whether an interrupt or PCIe Error is sent out for an error			
DWord	Bit	Description	
0	31:3	Reserved	
		Access:	RO
		Format:	MBZ
	2	Fatal Error Routing	
		Default Value:	0b
		Access:	R/W
		0: Route as PCIe Error. 1: Route to KMD	
	1	NonFatal Error Routing	
		Default Value:	1b
		Access:	R/W
		0: Route as PCIe Error. 1: Route to KMD	
	0	Correctable Error Routing	
Default Value:		1b	
Access:		R/W	
0: Route as PCIe Error. 1: Route to KMD			

Device Error Source Correctable

DEV_ERR_STAT_CORRECTABLE - Device Error Source Correctable			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	10017Ch		
This register logs correctable errors from various components within the graphics device. Components write to message offset 0x10014C to set a bit in this register.			
DWord	Bit	Description	
0	31:18	Reserved	
		Access:	RO
		Format:	MBZ
	17	Reserved	
		Access:	RO
		Format:	MBZ
	16	SoC Error	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIReset:	BUS
			SoC Error was detected
	15:13	Reserved	
		Access:	RO
		Format:	MBZ
	12	SG Unit Error	
		Default Value:	0b
Access:		R/W One Clear	
_Custom_GTIReset:		BUS	
		SG unit Error was detected	
11:9	Reserved		
	Access:	RO	
	Format:	MBZ	
8	GSC Error		
	Default Value:	0b	
	Access:	R/W One Clear	
	_Custom_GTIReset:	BUS	
		GSC Error was detected	

DEV_ERR_STAT_CORRECTABLE - Device Error Source Correctable

	7:5	Reserved	
		Access:	RO
		Format:	MBZ
	4	Display Error	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIRreset:	BUS
		Display Error was detected	
	3:1	Reserved	
		Access:	RO
		Format:	MBZ
	0	GT Error	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIRreset:	BUS
		GT Error was detected	

Device Error Source Fatal

DEV_ERR_STAT_FATAL - Device Error Source Fatal		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	100174h	
This register logs Fatal errors from various components within the graphics device. Components write to message offset 0x100144 to set a bit in this register		
DWord	Bit	Description
0	31:26	Reserved
		Access: RO
		Format: MBZ
	25	Reserved
		Access: RO
		Format: MBZ
	24:21	Reserved
		Access: RO
		Format: MBZ
	20	Reserved
		Access: RO
		Format: MBZ
19:18	Reserved	
	Access: RO	
	Format: MBZ	
17	Reserved	
	Access: RO	
	Format: MBZ	
16	SoC Error	
	Default Value: 0b	
	Access: R/W One Clear	
	_Custom_GTIReset: BUS	
	SoC Error was detected	
15:14	Reserved	
	Access: RO	
	Format: MBZ	

DEV_ERR_STAT_FATAL - Device Error Source Fatal

	13	Reserved	
		Access:	RO
		Format:	MBZ
	12	SG Unit Error	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIReset:	BUS
		SG unit Error was detected	
	11:10	Reserved	
		Access:	RO
		Format:	MBZ
	9	Reserved	
	Access:	RO	
	Format:	MBZ	
8	GSC Error		
	Default Value:	0b	
	Access:	R/W One Clear	
	_Custom_GTIReset:	BUS	
	GSC Error was detected		
7:6	Reserved		
	Access:	RO	
	Format:	MBZ	
5	Reserved		
	Access:	RO	
	Format:	MBZ	
4	Display Error		
	Default Value:	0b	
	Access:	R/W One Clear	
	_Custom_GTIReset:	BUS	
	Display Error was detected		
3:2	Reserved		
	Access:	RO	
	Format:	MBZ	
1	Reserved		
	Access:	RO	
	Format:	MBZ	

DEV_ERR_STAT_FATAL - Device Error Source Fatal

	0	GT Error	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIReset:	BUS
		GT Error was detected	



Device Error Source Non-Fatal

DEV_ERR_STAT_NONFATAL - Device Error Source Non-Fatal			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	100178h		
This register logs Non-Fatal errors from various components within the graphics device. Components write to message offset 0x100148 to set a bit in this register.			
DWord	Bit	Description	
0	31:26	Reserved	
		Access:	RO
		Format:	MBZ
	25	Reserved	
		Access:	RO
		Format:	MBZ
	24:21	Reserved	
		Access:	RO
		Format:	MBZ
	20	MERT Error	
		Default Value:	0b
		Access:	R/W One Clear
_Custom_GTIRreset:		BUS	
MERT error detected			
19:18	Reserved		
	Access:	RO	
	Format:	MBZ	
17	Reserved		
	Access:	RO	
	Format:	MBZ	
16	SoC Error		
	Default Value:	0b	
	Access:	R/W One Clear	
	_Custom_GTIRreset:	BUS	
	SoC Error was detected		

DEV_ERR_STAT_NONFATAL - Device Error Source Non-Fatal

	15:14	Reserved	
		Access:	RO
	Format:	MBZ	
	13	Reserved	
		Access:	RO
	Format:	MBZ	
	12	SG Unit Error	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIRreset:	BUS
	SG unit Error was detected		
	11:10	Reserved	
Access:		RO	
Format:	MBZ		
9	Reserved		
	Access:	RO	
Format:	MBZ		
8	GSC Error		
	Default Value:	0b	
	Access:	R/W One Clear	
	_Custom_GTIRreset:	BUS	
GSC Error was detected			
7:6	Reserved		
	Access:	RO	
Format:	MBZ		
5	Reserved		
	Access:	RO	
Format:	MBZ		
4	Display Error		
	Default Value:	0b	
	Access:	R/W One Clear	
	_Custom_GTIRreset:	BUS	
Display Error was detected			

DEV_ERR_STAT_NONFATAL - Device Error Source Non-Fatal

	3:2	Reserved	
		Access:	RO
		Format:	MBZ
	1	Reserved	
		Access:	RO
		Format:	MBZ
	0	GT Error	
		Default Value:	0b
		Access:	R/W One Clear
_Custom_GTIRreset:		BUS	
GT Error was detected			

Device Identification

DID2_0_2_0_PCI - Device Identification			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	00002h		
This register combined with the Vendor Identification register uniquely identifies any PCI device.			
DWord	Bit	Description	
0	15:7	Device Identification Number MSB	
		Access:	R/W Variant
		_Custom_GTIReset:	BUS
		All 16 bits of Device ID is acquired through fuse pull as per Chassis 2.1 updates.	
		Value	Name
	010011111b		[Default]
	6:0	Device Identification Number SKU	
		Access:	RO Variant
		_Custom_GTIReset:	BUS
		All 16 bits of Device ID is acquired through fuse pull as per Chassis 2.1 updates.	
Value		Name	
0000000b		[Default]	



Device PCIe Error Status

DEV_PCIEERR_STATUS - Device PCIe Error Status			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	100180h		
This register logs PCIe errors status from various tiles within the graphics device. Components write to message offset 0x100150 to set a bit in this register.			
DWord	Bit	Description	
0	31:15	Reserved	
		Access:	RO
		Format:	MBZ
	14	Tile 3 Fatal Error Routing	
		Default Value:	0b
		Access:	R/W One Clear
		1: Error occurred	
	13	Tile 3 NonFatal Error Routing	
		Default Value:	0b
		Access:	R/W One Clear
1: Error occurred			
12	Tile 3 Correctable Error Routing		
	Default Value:	0b	
	Access:	R/W One Clear	
	1: Error occurred		
11	Reserved		
	Access:	RO	
	Format:	MBZ	
10	Tile 2 Fatal Error Routing		
	Default Value:	0b	
	Access:	R/W One Clear	
	1: Error occurred		
9	Tile 2 NonFatal Error Routing		
	Default Value:	0b	
	Access:	R/W One Clear	
	1: Error occurred		

DEV_PCIEERR_STATUS - Device PCIe Error Status

	8	Tile 2 Correctable Error Routing	
		Default Value:	0b
		Access:	R/W One Clear
		1: Error occurred	
	7	Reserved	
		Access:	RO
		Format:	MBZ
	6	Tile 1 Fatal Error Routing	
		Default Value:	0b
		Access:	R/W One Clear
		1: Error occurred	
	5	Tile 1 NonFatal Error Routing	
	Default Value:	0b	
	Access:	R/W One Clear	
	1: Error occurred		
4	Tile 1 Correctable Error Routing		
	Default Value:	0b	
	Access:	R/W One Clear	
	1: Error occurred		
3	Reserved		
	Access:	RO	
	Format:	MBZ	
2	Tile 0 Fatal Error Routing		
	Default Value:	0b	
	Access:	R/W One Clear	
	1: Error occurred		
1	Tile 0 NonFatal Error Routing		
	Default Value:	0b	
	Access:	R/W One Clear	
	1: Error occurred		
0	Tile 0 Correctable Error Routing		
	Default Value:	0b	
	Access:	R/W One Clear	
	1: Error occurred		

DFSM

DFSM											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	51000h-51003h										
Name:	Display Fuse										
ShortName:	DFSM										
Reset:	global										
This register contains fuse and strap settings for display. This register is not reset by FLR.											
DWord	Bit	Description									
0	31	Reserved Access: R/W									
	30	Display PipeA Disable Access: R/W This bit indicates whether the display pipe A (first pipe) capability is disabled. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enable</td> <td>Pipe A Capability Enabled</td> </tr> <tr> <td>1b</td> <td>Disable</td> <td>Pipe A Capability Disabled</td> </tr> </tbody> </table>	Value	Name	Description	0b	Enable	Pipe A Capability Enabled	1b	Disable	Pipe A Capability Disabled
	Value	Name	Description								
	0b	Enable	Pipe A Capability Enabled								
	1b	Disable	Pipe A Capability Disabled								
	29	Reserved Access: R/W									
	28	Display PipeC Disable Access: R/W This bit indicates whether the display pipe C (third pipe) capability is disabled. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enable</td> <td>Pipe C Capability Enabled</td> </tr> <tr> <td>1b</td> <td>Disable</td> <td>Pipe C Capability Disabled</td> </tr> </tbody> </table>	Value	Name	Description	0b	Enable	Pipe C Capability Enabled	1b	Disable	Pipe C Capability Disabled
	Value	Name	Description								
	0b	Enable	Pipe C Capability Enabled								
	1b	Disable	Pipe C Capability Disabled								
	27	Display PM Disable Access: R/W This bit indicates whether the display power management FBC and DPST capabilities are disabled. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enable</td> <td>PM Capability Enabled</td> </tr> <tr> <td>1b</td> <td>Disable</td> <td>PM Capability Disabled</td> </tr> </tbody> </table>	Value	Name	Description	0b	Enable	PM Capability Enabled	1b	Disable	PM Capability Disabled
	Value	Name	Description								
0b	Enable	PM Capability Enabled									
1b	Disable	PM Capability Disabled									

DFSM			
26	Display eDP Disable		
	Access:	R/W	
	Description		
	This fuse indicates that <u>all</u> combo PHY ports are disabled by the SoC and cannot be used.		
	Value	Name	
	Description		
	0b	Enable	eDP Capability Enabled
	1b	Disable	eDP Capability Disabled
	25	Reserved	
		Access:	R/W
24	Reserved		
	Access:	R/W	
23	Reserved		
	Access:	R/W	
22	Display PipeD Disable		
	Access:	R/W	
	This bit indicates whether the display pipe D (fourth pipe) capability is disabled.		
	Value	Name	
	0b	Enable	
1b	Disable		
21	Display PipeB Disable		
	Access:	R/W	
	This bit indicates whether the display pipe B (second pipe) capability is disabled.		
	Value	Name	
	0b	Pipe B Capability Enabled	
1b	Pipe B Capability Disabled		
20	Display WD Disable		
	Access:	R/W	
	This bit indicates whether the display WD capability is disabled.		
	Value	Name	
	Description		
0b	Enable	WD Capability Enabled	
1b	Disable	WD Capability Disabled	
19	Reserved		
	Access:	R/W	
18	Reserved		
	Access:	R/W	

DFSM									
17	Reserved								
	Access:	R/W							
	16	Spare 16							
		Access:	R/W						
	15:8	Audio Codec ID							
		Access:	R/W						
		This field indicates the lower 8 bits of the audio codec device ID. See the root node F00 verb for the device IDs on each project.							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0Bh</td> <td>Audio Codec ID 280Bh [Default]</td> <td>Default value is N/A. Fuse download will override with correct value for this project.</td> </tr> </tbody> </table>	Value	Name	Description	0Bh	Audio Codec ID 280Bh [Default]	Default value is N/A. Fuse download will override with correct value for this project.	
	Value	Name	Description						
	0Bh	Audio Codec ID 280Bh [Default]	Default value is N/A. Fuse download will override with correct value for this project.						
	7	Display DSC Disable							
		Access:	R/W						
		This field indicates whether the DSC (port Display Stream Compression) feature is disabled.							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>DSC Capability Enabled</td> </tr> <tr> <td>1b</td> <td>DSC Capability Disabled</td> </tr> </tbody> </table>	Value	Name	0b	DSC Capability Enabled	1b	DSC Capability Disabled	
	Value	Name							
	0b	DSC Capability Enabled							
	1b	DSC Capability Disabled							
6	Display RSB Enable								
	Access:	R/W							
	This bit indicates whether the remote screen blanking feature is enabled in the display engine.								
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>RSB Capability Disabled</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>RSB Capability Enabled</td> </tr> </tbody> </table>	Value	Name	Description	0b	Disable	RSB Capability Disabled	1b	Enable
Value	Name	Description							
0b	Disable	RSB Capability Disabled							
1b	Enable	RSB Capability Enabled							
5	Reserved								
	Access:	R/W							
4	Reserved								
	Access:	R/W							
3	Reserved								
	Access:	R/W							
2	Reserved								
	Access:	R/W							
1	Reserved								
	Access:	R/W							

DFSM		
0	Display Audio Codec Disable	
	Access:	R/W
	This bit indicates whether the display audio codec capability is disabled.	
Value	Name	Description
0b	Enable	Audio Codec Capability Enabled
1b	Disable	Audio Codec Capability Disabled



DG_CNTL2

DG_CNTL2 - DG_CNTL2			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
SOC_Consumer:	BIOS		
Address:	134118h		
Spare register for control bit purposes.			
DWord	Bit	Description	
0	31:24	SPARE3	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		Spare	
	23:19	SPARE2	
		Default Value:	00000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		Spare	
	18:16	SPARE1	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		Spare	
	15:0	Reserved	
		Access:	RO
		Format:	MBZ

DG_FUSE_STATUS

DG_FUSE_STATUS - DG_FUSE_STATUS		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
SOC_Consumer:	BIOS	
Address:	134104h	
This register holds DG fuse information downloaded by fuse puller. This register doesn't reset on FLR.		
DWord	Bit	Description
0	31:20	Reserved
		Access: RO
		Format: MBZ
	19:16	FuSa Enable Fuse
		Default Value: 0000b
		Access: RO Variant
		_Custom_GTIRreset: BUS
		This bitfield captures the FuSa enable fuse pulled by fuse puller.
	15:8	Reserved_1
		Default Value: 00h
		Access: RO
		_Custom_GTIRreset: BUS
		Reserved
	7:0	DG Spare Fuse
		Default Value: 00h
		Access: RO Variant
_Custom_GTIRreset: BUS		
This bitfield captures the spare fuses for DG.		



DG Local Memory Directory Pointer

DG_LMTT_DIR_PTR - DG Local Memory Directory Pointer								
Register Space:	MMIO: 0/2/0							
Source:	BSpec							
Size (in bits):	32							
SOC_Consumer:	BIOS							
Address:	1344A0h							
This register is used to configure Local Memory functionality in Display Gunit.								
DWord	Bit	Description						
0	31:19	Reserved						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
0	18:0	LMTT Directory Pointer						
		<table border="1"> <tr> <td>Default Value:</td> <td>00000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Default Value:	00000h	Access:	R/W	_Custom_GTIReset:	BUS
		Default Value:	00000h					
		Access:	R/W					
_Custom_GTIReset:	BUS							
Bits[34:16] of LMTT directory pointer address								

DG Memory Controller Credits Port0

DG_MC_CRD_PORT0 - DG Memory Controller Credits Port0			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	64		
SOC_Consumer:	BIOS		
Address:	134060h		
This register holds the memory controller credits for Dedicated path IOSF Port 0.			
DWord	Bit	Description	
0..1	63:56	Memory Controller 7 Credits	
		Default Value:	60h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		This field provides credits for memory controller 7.	
	55:48	Memory Controller 6 Credits	
		Default Value:	60h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		This field provides credits for memory controller 6.	
	47:40	Memory Controller 5 Credits	
		Default Value:	60h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		This field provides credits for memory controller 5.	
	39:32	Memory Controller 4 Credits	
		Default Value:	60h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		This field provides credits for memory controller 4.	
31:24	Memory Controller 3 Credits		
	Default Value:	60h	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	This field provides credits for memory controller 3.		

DG_MC_CRD_PORT0 - DG Memory Controller Credits Port0

	23:16	Memory Controller 2 Credits		
		Default Value:	60h	
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
	This field provides credits for memory controller 2.			
	15:8	Memory Controller 1 Credits		
		Default Value:	60h	
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
	This field provides credits for memory controller 1.			
	7:0	Memory Controller 0 Credits		
		Access:	R/W	
_Custom_GTIRreset:		BUS		
This field provides credits for memory controller 0.				
Value		Name		
60h	[Default]			

DG Memory Controller Credits Port1

DG_MC_CRD_PORT1 - DG Memory Controller Credits Port1			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	64		
SOC_Consumer:	BIOS		
Address:	134070h		
This register holds the memory controller credits for Dedicated path IOSF Port 1.			
DWord	Bit	Description	
0..1	63:56	Memory Controller 7 Credits	
		Default Value:	60h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		This field provides credits for memory controller 7.	
55:48	55:48	Memory Controller 6 Credits	
		Default Value:	60h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		This field provides credits for memory controller 6.	
47:40	47:40	Memory Controller 5 Credits	
		Default Value:	60h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		This field provides credits for memory controller 5.	
39:32	39:32	Memory Controller 4 Credits	
		Default Value:	60h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		This field provides credits for memory controller 4.	
31:24	31:24	Memory Controller 3 Credits	
		Default Value:	60h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		This field provides credits for memory controller 3.	

DG_MC_CRD_PORT1 - DG Memory Controller Credits Port1

	23:16	Memory Controller 2 Credits	
		Default Value:	60h
		Access:	R/W
		_Custom_GTIRreset:	BUS
	This field provides credits for memory controller 2.		
	15:8	Memory Controller 1 Credits	
		Default Value:	60h
		Access:	R/W
		_Custom_GTIRreset:	BUS
	This field provides credits for memory controller 1.		
7:0	Memory Controller 0 Credits		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
This field provides credits for memory controller 0.			
	Value	Name	
	60h	[Default]	

DISMBASE_LSB

DISMBASE_LSB - DISMBASE_LSB			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
SOC_Consumer:	BIOS		
Address:	134440h		
32 bit register that defines LSB of Display Stolen Memory base.			
DWord	Bit	Description	
0	31:24	DISM_BASE_LSB	
		Default Value:	00000000b
		Access:	R/W
	_Custom_GTIReset:	BUS	
	23:0	Reserved	
		Access:	RO
Format:		MBZ	



DISMBASE_MSB

DISMBASE_MSB - DISMBASE_MSB		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
SOC_Consumer:	BIOS	
Address:	134444h	
32 bit register that defines MSB of Display Stolen memory base.		
DWord	Bit	Description
0	31:0	DISM_BASE_MSB
		Default Value: 0000000000000000000000000000000b
		Access: R/W
		_Custom_GTIRreset: BUS

DISMLIMIT_LSB

DISMLIMIT_LSB - DISMLIMIT_LSB			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
SOC_Consumer:	BIOS		
Address:	134448h		
32 bit register that defines LSB of Display Stolen Memory limit.			
DWord	Bit	Description	
0	31:24	DISM_LIMIT_LSB	
		Default Value:	00000000b
		Access:	R/W
	_Custom_GTIReset:	BUS	
	23:0	Reserved	
		Access:	RO
Format:		MBZ	



DISMLIMIT_MSB

DISMLIMIT_MSB - DISMLIMIT_MSB		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
SOC_Consumer:	BIOS	
Address:	13444Ch	
32 bit register that defines MSB of Display Stolen Memory limit.		
DWord	Bit	Description
0	31:0	DISM_LIMIT_MSB
		Default Value: 00000000000000000000000000000000b
		Access: R/W
		_Custom_GTIRreset: BUS

DISPLAY_INT_CTL

DWord		Bit	Description						
<p>DISPLAY_INT_CTL</p> <p>Register Space: MMIO: 0/2/0 Access: R/W Size (in bits): 32</p> <p>Address: 44200h-44203h Name: Display Interrupt Control ShortName: DISPLAY_INT_CTL Reset: soft</p> <p>This register has the primary enable for display interrupts and gives an overview of what interrupts are pending. An interrupt pending bit will read 1b while one or more interrupts of that category are set (IIR) and enabled (IER). All Pending Interrupts are ORed together to generate the combined interrupt. The combined interrupt is ANDed with the Display Interrupt enable to create the display enabled interrupt. The display enabled interrupt goes to graphics interrupt processing.</p>									
0	31	<p>Display Interrupt Enable</p> <p>Access: R/W</p> <p>This is the ultimate control for display interrupts. This must be enabled for any of these interrupts to propagate to graphics interrupt processing.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>		Value	Name	0b	Disable	1b	Enable
Value	Name								
0b	Disable								
1b	Enable								
	30:25	<p>Reserved</p> <p>Access: RO Format: MBZ</p>							
	24	<p>Audio Codec Interrupts Pending</p> <p>Access: RO</p> <p>This field indicates if audio codec interrupts are pending.</p>							
	23	<p>DE PCH Interrupts Pending</p> <p>Access: RO</p> <p>This field indicates if South (PCH) display interrupts are pending. The South Display interrupt is configured through the SDE interrupt registers.</p>							
	22	<p>DE Misc Interrupts Pending</p> <p>Access: RO</p> <p>This field indicates if DE Misc interrupts are pending.</p>							

DISPLAY_INT_CTL				
21	DE HPD Interrupts Pending <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>This field indicates if North DE HPD interrupts are pending.</p>	Access:	RO	
	Access:	RO		
	DE Port Interrupts Pending <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>This field indicates if Port interrupts are pending.</p>	Access:	RO	
	Access:	RO		
	DE Pipe D Interrupts Pending <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>This field indicates if Pipe D interrupts are pending.</p>	Access:	RO	
	Access:	RO		
	DE Pipe C Interrupts Pending <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>This field indicates if Pipe C interrupts are pending.</p>	Access:	RO	
Access:	RO			
DE Pipe B Interrupts Pending <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>This field indicates if Pipe B interrupts are pending.</p>	Access:	RO		
Access:	RO			
DE Pipe A Interrupts Pending <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>This field indicates if Pipe A interrupts are pending.</p>	Access:	RO		
Access:	RO			
Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO			
Format:	MBZ			

DKL_BIAS

DKL_BIAS		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	168B3Ch-168B3Fh	
Name:	DKL_BIAS_NULL	
ShortName:	DKL_BIAS_NULL	
Reset:	global	
<p>This register is not reset by the device 2 FLR. This register is associated with the display PLL instance (PLL1).</p>		
DWord	Bit	Description
0	31	i_tdc_fine_res
		Default Value: 1b
	Access: R/W	
	TDC fine resolution select	
	0: Coarse resolution / 8 1: Coarse resolution / 4	
30		i_fracnen_h
		Default Value: 1b
Access: R/W		
Enables fractional modulator. For SSC, this bit needs to be set to '1', even though it starts with integer division ratio.		
29:24		i_fbdiv_frac_21_16
		Default Value: 1Eh
Access: R/W		
Fractional modulator settings.		
23:16		i_fbdiv_frac_15_8
		Default Value: 00h
Access: R/W		
Fractional modulator settings.		
15:8		i_fbdiv_frac_7_0
		Default Value: 00h
Access: R/W		
Fractional modulator settings.		

DKL_BIAS		
	7:0	i_sscinj_stepsize_7_0 Default Value: 00h Access: R/W SSC injection step size.

DKL_CLKTOP2_CORECLKCTL1

DWord		Bit	Description
Register Space: MMIO: 0/2/0			
Access: R/W			
Size (in bits): 32			
Address: 168B34h-168B37h			
Name: DKL_CLKTOP2_CORECLKCTL1_NULL			
ShortName: DKL_CLKTOP2_CORECLKCTL1_NULL			
Reset: global			
This register is not reset by device 2 FLR.			
0	31:30	Reserved	
		Access:	RO
		Format:	MBZ
	29	od_clktop2_coreclkd_bypass	
		Access:	R/W
		bypass enable of coreclkd to take input refclk.	
	28	od_clktop2_coreclkd_divretimeren_h	
		Default Value:	1b
		Access:	R/W
		retimer enable: 0 for odd division ratio, 1 for even division ratio	
	27	Reserved	
		Access:	RO
		Format:	MBZ
	26	od_clktop2_coreclkc_bypass	
		Access:	R/W
		bypass enable of coreclkc to take input refclk	
	25	od_clktop2_coreclkc_divretimeren_h	
		Access:	R/W
		retimer enable: 0 for odd division ratio, 1 for even division ratio	
	24	Reserved	
		Access:	RO
		Format:	MBZ

DKL_CLKTOP2_CORECLKCTL1 - DKL_CLKTOP2_CORECLKCTL1

23:16	od_clktop2_coreclkb_divratio		
		Default Value:	8h
		Access:	R/W
		divider ratio for coreclkb divider 8'h00: div/256 8'h01: div/257 8'h02 - 8'hff: div/2 - div/255 8'h08: PCIe4/PCIE3	
15:8	od_clktop2_coreclka_divratio		
		Default Value:	5h
		Access:	R/W
		divider ratio for coreclka divider 8'h00: div/256 8'h01: div/257 8'h02 - 8'hff: div/2 - div/255 8'h05: HBR3/HBR2 8'h0A: HBR/RBR	
7:6	Reserved		
		Access:	RO
		Format:	MBZ
5	od_clktop2_coreclkb_bypass		
		Access:	R/W
		bypass enable of coreclkb to take input refclk	
4	od_clktop2_coreclkb_divretimeren_h		
		Default Value:	1b
		Access:	R/W
		retimer enable: 0 for odd division ratio, 1 for even division ratio	
3	Reserved		
		Access:	RO
		Format:	MBZ
2	od_clktop2_coreclka_bypass		
		Access:	R/W
		bypass enable of coreclka to take input refclk	
1	od_clktop2_coreclka_divretimeren_h		
		Access:	R/W
		retimer enable: 0 for odd division ratio, 1 for even division ratio	
0	Reserved		
		Access:	RO
		Format:	MBZ

DKL_CLKTOP2_HSCLKCTL

DKL_CLKTOP2_HSCLKCTL		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	168B30h-168B33h	
Name:	DKL_CLKTOP2_HSCLKCTL_NULL	
ShortName:	DKL_CLKTOP2_HSCLKCTL_NULL	
Reset:	global	
This register is not reset by the device 2 FLR.		
DWord	Bit	Description
0	31:27	Reserved
		Access: RO
		Format: MBZ
	26:25	od_clktop2_clkobs_inputssel
		Access: R/W
mux select for oc_dfx_ck_clk2obs[0] digobs output		
Value		Name
00b		hsdiv output clock
01b		iclk_bypass input from other clktop
24	od_clktop2_clk2obs_en_h	
	Access: R/W	
	enable of oc_dfx_ck_clk2obs[0] digobs output	
	Value	Name
0b	Disable	
1b	Enable	
23:22	Reserved	
	Access: RO	
	Format: MBZ	
21:20	Reserved	
	Access: R/W	
19	Reserved	
	Access: RO	
	Format: MBZ	

DKL_CLKTOP2_HSCLKCTL		
18	od_clktop2_outclk_bypassen_h	
	Access: R/W	
	enable of bypass clock output to the other clktop	
	Value	Name
	0b	Disable
1b	Enable	
17	Reserved	
	Access: RO	
	Format: MBZ	
16	od_clktop2_coreclk_inputsel	
	Access: R/W	
	mux select for input clock to coreclk divhub	
	Value	Name
	0b	hsdiv output
1b	dsdiv output	
15:14	od_clktop2_tlinedrv_clkse	
	Access: R/W	
	mux select for non-dedicated tlinedrv clock	
	Value	Name
	00b	hsclkdiv output
	01b	iclk_bypass input from other clktop
	10b	dsdiv output clock
11b	non-divided pll clock	
13:12	od_clktop2_hsdiv_divratio	
	Access: R/W	
	Divider ratio for high speed divider. Div1	
	Value	Name
	00b	Divide by 2
	01b	Divide by 3
	10b	Divide by 5
11b	Divide by 7	

DKL_CLKTOP2_HSCLKCTL

11:8	od_clktop2_dsdiv_divratio		R/W
		Access:	
Divider ratio settings for programmable divider. Div2			
		Value	Name
		0000b	No Division
		0001b	No Div [Default]
		0010b	Divide by 2
		0011b	Divide by 3
		0100b	Divide by 4
		0101b	Divide by 5
		0110b	Divide by 6
		0111b	Divide by 7
		1000b	Divide by 8
		1001b	Divide by 9
		1010b	Divide by 10
7	od_clktop2_tlinedrv_overrideen		R/W
		Access:	
override enable for following 4 tlinedrv enables			
		Value	Name
		0b	Disable
		1b	Enable
6	od_clktop2_tlinedrv_enleft_ded_h_ovrd		R/W
		Access:	
enable of left side dedicated tlinedrv to output full-rate clock to left lanes			
		Value	Name
		0b	Disable
		1b	Enable
5	od_clktop2_tlinedrv_enright_ded_h_ovrd		R/W
		Access:	
enable of right side dedicated tlinedrv to output full-rate clock to right lanes			
		Value	Name
		0b	Disable
		1b	Enable

DKL_CLKTOP2_HSCLKCTL								
	4	od_clktop2_tlinedrv_enleft_h_ovrd						
		Access: R/W						
		enable of left side tlinedrv to output divided clock to left lanes						
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable [Default]</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable [Default]
	Value	Name						
	0b	Disable						
	1b	Enable [Default]						
	3	od_clktop2_tlinedrv_enright_h_ovrd						
		Access: R/W						
		enable of right side tlinedrv to output divided clock to right lanes						
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable [Default]</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable [Default]
	Value	Name						
	0b	Disable						
	1b	Enable [Default]						
	2	od_clktop2_dsdiv_en_h						
	Access: R/W							
	Enable dsdiv clock divider. Div2.							
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable [Default]</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable [Default]	
Value	Name							
0b	Disable							
1b	Enable [Default]							
1	Reserved							
	Access: RO							
	Format: MBZ							
0	od_clktop2_hsddiv_en_h							
	Access: R/W							
	Enable high speed clock divider. Div1							
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable [Default]</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable [Default]	
Value	Name							
0b	Disable							
1b	Enable [Default]							

DKL_CMN_ANA_DWORD28

DKL_CMN_ANA_DWORD28			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	168B98h-168B9Bh		
Name:	DKL_CMN_ANA_DWORD28_NULL		
ShortName:	DKL_CMN_ANA_DWORD28_NULL		
Reset:	global		
This register is not reset by the device 2 FLR.			
DWord	Bit	Description	
0	31:29	Reserved	
		Access:	RO
		Format:	MBZ
	28	clktop2_id_vga_chpmp_div_en_h	
		Default Value:	1
	27:25	clktop2_id_vga_chpmp_ck_divratio	
		Default Value:	0100b
	24:21	Reserved	
		Access:	RO
	20	clktop1_id_vga_chpmp_div_en_h	
Default Value:		1	
19:16	clktop1_id_vga_chpmp_ck_divratio		
	Default Value:	0101b	
15	refclk2_refclk_dlane_en		
	Default Value:	1	
14	refclk2_refclk_sel		
	Access:	R/W	
13:12	refclk2_refclk_dlane_sel		
	Access:	R/W	

DKL_CMN_ANA_DWORD28		
	11	refclk11_refclk_dlane_en Default Value: 1 Access: R/W
	10	refclk11_refclk_sel Access: R/W
	9:8	refclk11_refclk_dlane_sel Access: R/W
	7	clktop2_vga_clk2dl_en Default Value: 1 Access: R/W
	6	clktop2_vga_clk_sel Access: R/W
	5	clktop2_divby2clk_bypass_en Access: R/W
	4	clktop2_plldivby2_2dmon_en_h Access: R/W
	3	clktop1_vga_clk2dl_en Default Value: 1 Access: R/W
	2	clktop1_vga_clk_sel Access: R/W
	1	clktop1_divby2clk_bypass_en Access: R/W
	0	clktop1_plldivby2_2dmon_en_h Access: R/W

DKL_CMN_DIG_PLL_MISC

DKL_CMN_DIG_PLL_MISC		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	168B94h-168B97h	
Name:	DKL_CMN_DIG_PLL_MISC_NULL	
ShortName:	DKL_CMN_DIG_PLL_MISC_NULL	
Reset:	global	
This register is not reset by the device 2 FLR.		
DWord	Bit	Description
0	31:18	Reserved Access: R/W
	17	od_cri_cascaded_pll2_enable Access: R/W
	16	od_cri_cascaded_pll1_enable Access: R/W
	15:1	Reserved Access: R/W
	0	od_cri_pll2_pcie_enable Access: R/W



DKL_CMN_UC_DW27

DKL_CMN_UC_DW27 - DKL_CMN_UC_DW27			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	168B50h		
Name:	DKL_CMN_UC_DW27		
ShortName:	DKL_CMN_UC_DW27		
This register is not reset by device 2 FLR.			
DWord	Bit	Description	
0	31:29	Reserved	
		Access:	RO
		Format:	MBZ
	28	Spare28	
		Default Value:	0b
		Access:	RO
	27	Spare27	
		Default Value:	0b
		Access:	RO
	26	Spare26	
		Default Value:	0b
		Access:	RO
	25	Spare25	
		Default Value:	0b
Access:		RO	
24	Spare24		
	Default Value:	0b	
	Access:	RO	
23	Spare23		
	Default Value:	0b	
	Access:	RO	
22	Spare22		
	Default Value:	0b	
	Access:	RO	
21	Spare21		
	Default Value:	0b	
	Access:	RO	

DKL_CMN_UC_DW27 - DKL_CMN_UC_DW27

20	Spare20	
	Default Value:	0b
	Access:	RO
19	Spare19	
	Default Value:	0b
	Access:	RO
18	Spare18	
	Default Value:	0b
	Access:	RO
17	Spare17	
	Default Value:	0b
	Access:	RO
16	Spare16	
	Default Value:	0b
	Access:	RO
15	uC health	
	Access:	R/W
	<ul style="list-style-type: none"> • PHY uC health bit default <ul style="list-style-type: none"> • FW not ready. • uC mode <ul style="list-style-type: none"> • PHY will set this bit to 1 after FW download is complete. Display polls this bit to '1'. • In uC mode, direct IOSF transactions are supported. 	
	Value	Name Description
	0b	[Default] uC mode: FW not ready. uC bypass mode: Display can force this bit to '1' to select uC bypass (direct IOSF) mode.
	1b	uC mode: FW ready. uC bypass mode: direct IOSF mode is set.
14:13	Reserved	
	Access:	RO
	Format:	MBZ
12	Spare12	
	Default Value:	0b
	Access:	R/W

DKL_CMN_UC_DW27 - DKL_CMN_UC_DW27

	11	Spare11	Default Value:	0b
			Access:	R/W
	10	Spare10	Default Value:	0b
			Access:	R/W
	9	Spare9	Default Value:	1b
			Access:	R/W
	8	Spare8	Default Value:	0b
			Access:	R/W
	7	Spare7	Default Value:	0b
			Access:	R/W
	6	Spare6	Default Value:	0b
			Access:	R/W
5	Spare5	Default Value:	1b	
		Access:	R/W	
4	Spare4	Default Value:	0b	
		Access:	R/W	
3	Spare3	Default Value:	0b	
		Access:	R/W	
2	Spare2	Default Value:	1b	
		Access:	R/W	
1	Spare1	Default Value:	0b	
		Access:	R/W	
0	Spare0	Default Value:	0b	
		Access:	R/W	

DKL_DP_MODE

DKL_DP_MODE - DKL_DP_MODE			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	168B0Ch-168B0Fh		
Name:	DKL_DP_MODE_LN0_ACU_NULL		
ShortName:	DKL_DP_MODE_LN0_ACU_NULL		
Reset:	global		
This register is not reset by device 2 FLR.			
DWord	Bit	Description	
0	31:24	ldo_powerup_timer	
		Default Value:	02h
		Access:	R/W
	Timer to decide when LDO would be up. In case pwr_gate is used instead of LDO, it's configured to wait 20us, i.e 9'd500 by default using 25 MHz susclk.		
	23		cfg_tr2_pwrgate_timer_bypass
		Access:	R/W
	22		cfg_tr_pwrgate_timer_bypass
		Access:	R/W
	21		cfg_cl_pwrgate_timer_bypass
		Access:	R/W
	20		cfg_dig_pwrgate_timer_bypass
		Access:	R/W
19		cfg_crireg_cold_boot_done	
	Access:	R/W	
18		cfg_vr_pulldwn2gnd_tr2	
	Access:	R/W	
17		cfg_vr_pulldwn2gnd_tr	
	Access:	R/W	
16		cfg_ldo_powerup_timer_8	
	Access:	R/W	
15		cfg_corepwr_ack_with_pcs_pwrreq	
	Access:	R/W	
14		cfg_cri_digpwr_req	
	Access:	R/W	

DKL_DP_MODE - DKL_DP_MODE

	13	cfg_laneclkreq_force <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When cfg_laneclkreq_gating_ctrl is low, this value will be used for the lane sus_clk request</p>	Default Value:	1b	Access:	R/W
	Default Value:	1b				
	Access:	R/W				
	12	cfg_laneclkreq_gating_ctrl <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>1'b1 - lanesusclk req gating enabled</p>	Access:	R/W		
	Access:	R/W				
	11	cfg_susclk_gating_ctrl <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>1'b1 - susclk gating enabled</p>	Access:	R/W		
	Access:	R/W				
	10	cfg_rawpwr_req_override <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Keep rawpwr on when this bit is 1</p>	Access:	R/W		
	Access:	R/W				
	9	cfg_digpwr_req_override <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Keep digpwr on when this bit is 1</p>	Access:	R/W		
Access:	R/W					
8	cfg_rawpwr_gating_ctrl <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Power gating enable reg for raw power</p>	Access:	R/W			
Access:	R/W					
7	cfg_dp_x2_mode <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Indicates x2 mode for DP</p>	Access:	R/W			
Access:	R/W					
6	cfg_dp_x1_mode <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Indicates x1 mode for DP</p>	Access:	R/W			
Access:	R/W					
5	cfg_tr2pwr_gating_ctrl <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Power gating enable reg for tr2</p>	Access:	R/W			
Access:	R/W					
4	cfg_trpwr_gating_ctrl <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Power gating enable reg for tr</p>	Access:	R/W			
Access:	R/W					

DKL_DP_MODE - DKL_DP_MODE			
3	cfg_clnpwr_gating_ctrl <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> Power gating enable reg for cln	Access:	R/W
Access:	R/W		
2	cfg_digpwr_gating_ctrl <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> Power gating enable reg for dig	Access:	R/W
Access:	R/W		
1	cfg_gaonpwr_gating_ctrl <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> Power gating enable reg for gaon	Access:	R/W
Access:	R/W		
0	cfg_suspwr_gating_ctrl <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> Power gating enable reg for sus	Access:	R/W
Access:	R/W		



DKL_PLL_DIV0

DKL_PLL_DIV0			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	168B00h-168B03h		
Name:	DKL_PLL1_DIV0_NULL		
ShortName:	DKL_PLL1_DIV0_NULL		
Reset:	global		
This register is not reset by the device 2 FLR.			
DWord	Bit	Description	
0	31:30	i_truelock_criteria_1_0	
		Default Value:	01b
		Access:	R/W
<p>True lock indicator criteria. After early lock generation, external PLL lock indicator asserted high when phase error is less than threshold value</p> <p>00: 16 consecutive cycles 01: 32 consecutive cycles 10: 48 consecutive cycles 11: 64 consecutive cycles</p>			
	29:28	i_earlylock_criteria_1_0	
		Default Value:	11b
		Access:	R/W
<p>Early lock indicator criteria. Early PLL lock indicator asserted high when phase error is less than threshold value.</p> <p>00: 16 consecutive cycles 01: 32 consecutive cycles 10: 48 consecutive cycles 11: 64 consecutive cycles</p>			
	27:25	i_afc_startup_2_0	
		Default Value:	000b
		Access:	R/W
<p>This is for AFC start point.</p> <p>000: fine = 511 001: fine = 639 (+128) 010: fine = 767 (+256) 011: fine = 895 (+384) 100: NA 101: fine = 127 (-384) 110: fine = 255 (-256) 111: fine = 383 (-128).</p>			

DKL_PLL_DIV0		
24	i_divretimeren	
	Access:	R/W
	Retiming of feedback clock	
23:21	i_gainctrl_2_0	
	Default Value:	001b
	Access:	R/W
	Adjustable gain for loop filter. Both coefficients shifted right by gainctrl before lock.	
20:16	i_int_coeff_4_0	
	Default Value:	07h
	Access:	R/W
	integral coeff. = $2^{(-int_coeff)}$, targeting up to 2^{-11} .	
15:12	i_prop_coeff_3_0	
	Default Value:	0010b
	Access:	R/W
	proportional coeff. = $2^{(-prop_coeff+1)}$.	
11:8	i_fbprediv_3_0	
	Default Value:	10b
	Access:	R/W
	predivider ratio 0000,0001 : reserved 0010: /2 0100: /4 0011: reserved Rest: reserved	
7:0	i_fbdiv_intgr	
	Default Value:	69h
	Access:	R/W
	Feedback divider post division (M2 integer)	



DKL_PLL_DIV1

DKL_PLL_DIV1			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	168B40h-168B43h		
Name:	DKL_PLL1_DIV1_NULL		
ShortName:	DKL_PLL1_DIV1_NULL		
Reset:	global		
This register is not reset by the device 2 FLR.			
DWord	Bit	Description	
0	31	i_bw_ampmeas_window	
		Default Value:	0b
		Access:	R/W
		0: 10 modulation cycles of averaging for mplitude measurement 1: 20 modulation cycles of averaging for mplitude measurement	
30:29		i_bias_calib_stepsize_1_0	
		Default Value:	00b
		Access:	R/W
		Bias Calibration Step Size during linear search 00: 1 01: 2 10: 3 11: 4	
28:24		i_ctrim_4_0	
		Default Value:	0Ch
		Access:	R/W
		Cap trimming for irefout. This also has refclock dependency. Current default is for 24MHz.	
23		i_fastlock_internal_reset	
		Default Value:	1b
		Access:	R/W
		Clears internal fastlock memory so that next cold start will do both TDC and AFC calibration instead of fast lock. NOTE: this does not clear the i_fastlock_en_h register bit, clears functional register and self-clears[br]Formerly, i_bbthresh[3] (no longer strap).	

DKL_PLL_DIV1

22:21	i_bias_r_programmability	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Bias Filter R programmability - note mapped to bias_bonus[1:0].</p>	Default Value:	10b	Access:	R/W				
Default Value:	10b									
Access:	R/W									
20:16	i_ireftrim_4_0	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">1Ch</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Output current trim . Mirror ratio is changed based on constant current requirement. Since it is refclock dependent, needs to be reconfigurable i_ireftrim[4:0] - 38.4/19.2 MHz= 5'h1C i_ireftrim[4:0] - 25.0/100.0 MHz = 5'h18 Step size: 20 uA.</p>	Default Value:	1Ch	Access:	R/W				
Default Value:	1Ch									
Access:	R/W									
15	i_biasfilter_en_delay	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0: Filter enabled even before pll enabled 1: Filter enable is delay until lock acquisition This bit is sensitive only when i_bias_filter_en is set (bit3)</p>	Default Value:	1b	Access:	R/W				
Default Value:	1b									
Access:	R/W									
14	i_bias_filter_en	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable [Default]</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Disable	1b	Enable [Default]
Access:	R/W									
Value	Name									
0b	Disable									
1b	Enable [Default]									
13	i_biascal_en_h	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Bias Calibration Signal. Bias cal should be disable when override DCO coarse code.</p>	Access:	R/W						
Access:	R/W									
12	i_dcodither_config	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Whenever we have binary weighted MFC cap, this should be set to 1'b0. Ex: i_dcofine_resolution = 1'b0. For this case, this should be set to 1'b0. 0: No floating dither 1: Floating dither (511+Nobinary - Floating dither).</p>	Access:	R/W						
Access:	R/W									

DKL_PLL_DIV1	
11:8	i_lockthresh_3_0 Default Value: 4h Access: R/W Digital lock detect threshold, the PLL will generate plllockout when the phase error detected by TDC is within lockthresh number of TDC counts for 64 consecutive cycles $5 * 16$ (TDC Code) = 80 (16 is internally hard coded scalar value) - This setting is in middle of coarse range.
	i_tdctargetcnt_7_0 Default Value: 22h Access: R/W TDC tristate buffer calibration counter value. Delay line loop oscillation is counted over two refclk cycles. This is used for TDC coarse code calibration.

DKL_PLL_FRAC_LOCK

DKL_PLL_FRAC_LOCK						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	168B08h-168B0Bh					
Name:	DKL_PLL1_FRAC_LOCK_NULL					
ShortName:	DKL_PLL1_FRAC_LOCK_NULL					
Reset:	global					
This register is not reset by the device 2 FLR.						
DWord	Bit	Description				
0	31:30	i_cml2cmosbonus_1_0				
		Default Value:	10b			
		Access:	R/W			
		NOTE: These bits are ported to anatop bit [0] mapped to cml2cmosbonus[1] port - o_pllck_dccmosclkp_ana disable '1' = o_pllck_dccmosclkp_ana is disabled (ie for MG B0) '0' = both phases of the cmos clock toggle at the interface bit[1] mapped to cml2cmosbonus[2] port - available.				
29:27		i_bb_gain2_2_0				
		Default Value:	000b			
		Access:	R/W			
BB gain for second BB range.						
26:24		i_bb_gain1_2_0				
		Default Value:	000b			
		Access:	R/W			
BB gain for first BB range.						
23		i_fastlock_en_h				
		Access:	R/W			
		Enable FLL based AFC; this replaces binary search based AFC. FLL based AFC faster than binary search.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable
Value	Name					
0b	Disable					
1b	Enable					
22:19		i_llaafc_gain_3_0				
		Default Value:	1000b			
		Access:	R/W			
Initial FLL gain that decrements down to 1 every refclk cycle in the beginning of FLL based AFC.						

DKL_PLL_FRAC_LOCK	
18:16	i_llaafc_lockcnt_2_0
	Default Value: 100b
	Access: R/W Number of refclk cycles for FLL lock after gain is reduced to 1.
15:8	i_max_cselafc_7_0
	Default Value: B5h
	Access: R/W Max. AFC code for a given DCO.
7:0	i_init_cselafc_7_0
	Default Value: 6Ah
	Access: R/W Initial AFC code for FLL AFC; apply approximate AFC, and starting at closer frequency helps fast/accurate calibration.

DKL_PLL_LF

DKL_PLL_LF						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	168B04h-168B07h					
Name:	DKL_PLL_LF_NULL					
ShortName:	DKL_PLL_LF_NULL					
Reset:	global					
This register is not reset by the device 2 FLR.						
DWord	Bit	Description				
0	31	i_afc_divratio <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> 0: DCO/4 (prediv: 2, Mdiv: 2) 1: DCO/8 (prediv: 4 Mdiv: 2)	Access:	R/W		
	Access:	R/W				
	30:29	i_plllock_sel_1_0 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> select between lockdetect-based plllock or counter based plllock 11: Sticky lock 10: Counter-based 01: Lock Detection + Counter 00: Lock Detection.	Default Value:	00b	Access:	R/W
	Default Value:	00b				
Access:	R/W					
28:24	i_bwphase_4_0 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Phase amplitude for bandwidth measurement	Default Value:	00h	Access:	R/W	
Default Value:	00h					
Access:	R/W					
23:21	i_ft_mode_sel_2_0 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>010b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> ftmodesel[2:0] : 9b vs 10b finetune selection, lsb0 tuning 3'b000 : 10b Nom -> Dither = LSB0, LSB0 = LSB0 3'b001 : 10b+ -> Dither = LSB+, LSB0 = LSB0+ 3'b010 : 10b- -> Dither = LSB-, LSB0 = LSB0- 3'b011 : 10b DNL -> Dither = LSB01, LSB0 = LSB0+ 3'h1xx: 9b -> Dither = LSB1, LSB0 = N/A	Default Value:	010b	Access:	R/W	
Default Value:	010b					
Access:	R/W					

DKL_PLL_LF

	20:19	i_bw_mode_1_0	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>00: No measurement 01: BW measurement 10: BW calibration up to +1 direction 11: BW calibration up to +2 direction</p>	Default Value:	00b	Access:	R/W
Default Value:	00b						
Access:	R/W						
	18:16	i_bw_upperbound_2_0	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Upper bound setting for BW 000: 0.1MHz 001: 1 MHz 010: 2 MHz 011: 5 MHz 100: 6 MHz 101: 8 MHz 110: 16 MHz 111: 25MHz</p>	Default Value:	000b	Access:	R/W
Default Value:	000b						
Access:	R/W						
	15:13	i_bw_lowerbound_2_0	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Lower bound setting for BW 000: 0.1MHz 001: 1 MHz 010: 2 MHz 011: 5 MHz 100: 6 MHz 101: 8 MHz 110: 16 MHz 111: 25MHz</p>	Default Value:	000b	Access:	R/W
Default Value:	000b						
Access:	R/W						
	12:9	i_dcoamp_3_0	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1001b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Amplitude override value for DCO, 0000 is min amplitude, 1111 is max amplitude, applied when i_dcoampovrden_h is high. 4bit is left shifted to generate 6bit code (x4).</p>	Default Value:	1001b	Access:	R/W
Default Value:	1001b						
Access:	R/W						

DKL_PLL_LF	
8	i_dcoampovrrden_h
	Default Value: 1b
	Access: R/W
	DCO amplitude override enable: 0 DCO amplitude set internally (default) 1 DCO amplitude is set by i_dcoamp[3:0]
7:5	i_bbthresh2_2_0
	Default Value: 0b
	Access: R/W
	threshold for second (inner) bang-bang (BB) range.
4:2	i_bbthresh1_2_0
	Default Value: 0b
	Access: R/W
	threshold for first (inner) bang-bang (BB) range.
1:0	i_tdc_offset_1_0
	Default Value: 0b
	Access: R/W
	TDC Offset during lock for integer mode.



DKL_PLL1_CNTR_XXXX_SETTINGS

DKL_PLL1_CNTR_XXXX_SETTINGS		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	168B9Ch-168B9Fh	
Name:	DKL_PLL1_CNTR_BIST_SETTINGS_NULL	
ShortName:	DKL_PLL1_CNTR_BIST_SETTINGS_NULL	
Reset:	global	
This register is not reset by the device 2 FLR.		
DWord	Bit	Description
0	31:28	RESERVED205 Access: RO
	27:24	RESERVED204 Access: RO
	23	RESERVED203 Access: RO
	22:21	I_DFX_DIV_CKLO_1_0 Access: R/W
	20	I_M1_LONGLOOP_SEL Access: R/W
	19:18	I_DITHER_DIV_1_0 Default Value: 01b Access: R/W
	17	I_PLLLC_REG_LONGLOOPCLK_SEL Access: R/W
	16	AI_PLLLC_REG_FBCLKEXT_SEL Access: R/W
	15	RESERVED197 Access: RO
	14:10	RESERVED196 Access: RO
	9:8	I_IREFGEN_SETTLING_TIME_RO_STANDBY_1_0 Access: R/W
	7:0	I_IREFGEN_SETTLING_TIME_CNTR_7_0 Default Value: 0x30

DKL_PLL1_CNTR_XXXX_SETTINGS	
------------------------------------	--

	Access:	R/W
--	---------	-----



DKL_PMD_FORCE_PCS_IF_TX1

DKL_PMD_FORCE_PCS_IF_TX1		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	168BA4h-168BA7h	
Name:	DKL_PMD_FORCE_PCS_IF_TX1_NULL	
ShortName:	DKL_PMD_FORCE_PCS_IF_TX1_NULL	
Reset:	global	
This register is not reset by the device 2 FLR.		
DWord	Bit	Description
0	31	reserved1 Access: R/W
	30	ecsr_force_val_pmd_pwdn_n_rx Access: R/W
	29	ecsr_force_en_pmd_pwdn_n_rx Access: R/W
	28	ecsr_force_val_pmd_pwdn_n_tx1 Access: R/W
	27	ecsr_force_en_pmd_pwdn_n_tx1 Access: R/W
	26	ecsr_idle_en_by_tx_pmd_pwdn_n_tx1 Default Value: 1b Access: R/W
	25:22	force_req_valid_pmd_rx_pwr_mode Default Value: 0001b Access: R/W
	21:18	force_val_pmd_rx_pwr_mode Access: R/W
	17	force_en_pmd_rx_pwr_mode Access: R/W
	16:13	force_req_valid_pmd_tx_pwr_mode_tx1 Default Value: 0001b Access: R/W
	12:9	force_val_pmd_tx_pwr_mode_tx1 Access: R/W

DKL_PMD_FORCE_PCS_IF_TX1		
	8	force_en_pmd_tx_pwr_mode_tx1 Access: R/W
	7	ecsr_force_val_pmd_hard_rst_b_tx1 Access: R/W
	6	ecsr_force_en_pmd_hard_rst_b_tx1 Access: R/W
	5	ecsr_force_val_pmd_hard_rst_b_rx Access: R/W
	4	ecsr_force_en_pmd_hard_rst_b_rx Access: R/W
	3	force_val_pmd_txeidle_tx1 Access: R/W
	2	force_en_pmd_txeidle_tx1 Access: R/W
	1	force_val_pmd_pwdn_n_tx1 Access: R/W
	0	force_en_pmd_pwdn_n_tx1 Access: R/W

DKL_REFCLKIN_CTL

DKL_REFCLKIN_CTL - DKL_REFCLKIN_CTL		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	168B2Ch-168B2Fh	
Name:	DKL_REFCLKIN_CTL_NULL	
ShortName:	DKL_REFCLKIN_CTL_NULL	
Reset:	global	
This register is not reset by device 2 FLR.		
DWord	Bit	Description
0	31:12	Reserved
		Access: RO Format: MBZ
	11	od_refclk2_refclkinjmux
		Access: R/W mux select of external injection refclk inputs: 0 to select amonrefclkinj 1 to select rcomprefclkinj
	10:8	od_refclk2_refclkmux
		Access: R/W mux select for refclk output 3'b000: external injection refclk 3'b001: xtalinrefclk 3'b010:mgrefclk 3'b011: socrefclk1 3'b100:socrefclk2 3'b101:socrefclk3 3'b110:socrefclk4 3'b111:socrefclk5
7:4	Reserved	
	Access: RO Format: MBZ	
3	od_refclk1_refclkinjmux	
	Access: R/W mux select of external injection refclk inputs: 0 to select amonrefclkinj 1 to select rcomprefclkinj	
2:0	od_refclk1_refclkmux	
	Access: R/W mux select for refclk output. 3'b000: external injection refclk3'b001: xtalinrefclk 3'b010: mgrefclk 3'b011: socrefclk13'b100: socrefclk2 3'b101: socrefclk33'b110: socrefclk4 3'b111: socrefclk5	

DKL_SSC

DKL_SSC			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	168B38h-168B3Bh		
Name:	DKL_SSC_NULL		
ShortName:	DKL_SSC_NULL		
Reset:	global		
This register is not reset by the device 2 FLR.			
DWord	Bit	Description	
0	31:29	i_iref_ndivratio_2_0	
		Default Value:	10b
		Access:	R/W
	SSC injection Adaptive Gain Change Enable		
	28:26	ssc_stepnum_offset_2_0	
Default Value:		000b	
Access:		R/W	
SSC spread step is calculated with two registers, i_sscstepnum and i_sscstepnum_offset. SSC steps = $2^{(i_sscstepnum + 1)} + 4 * i_sscstepnum_offset$.			
25	Access:	R/W	
		SSC injection Adaptive Gain Change Enable.	
	Value	Name	
	0b	Disable	
	1b	Enable	
24	Access:	R/W	
		SSC inject enable.	
	Value	Name	
	0b	Disable	
	1b	Enable	
23:16	i_sscsteplength_7_0		
	Default Value:	13h	
	Access:	R/W	
Number of ref clock cycles in one SSC step.			

DKL_SSC

15:14	i_sscfll_update_sel_1_0		
	Default Value:	0b	
	Access:	R/W	
	Select frequency update rate for FLL SSC.		
	13:11	i_sscstepnum_2_0	
		Default Value:	100b
		Access:	R/W
Number of SSC steps (=2 [^] sscstepnum).			
10	i_ssc_openloop_en_h		
	Default Value:	0b	
	Access:	R/W	
Open loop SSC enable.			
9	i_sscen_h		
	Default Value:	1b	
	Access:	R/W	
Dynamic control of SSC modulator.			
8	i_sscflen_h		
	Default Value:	0b	
	Access:	R/W	
Frequency adjustment for FLL SSC.			
7:6	i_bias_gb_sel_1_0		
	Default Value:	11b	
	Access:	R/W	
Select guardband after bias calibration.			
5:0	i_init_dcoamp_5_0		
	Default Value:	3Fh	
	Access:	R/W	
initial DCOAMP value.			

DKL_TDC_COLDST_BIAS

DKL_TDC_COLDST_BIAS		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	168B44h-168B47h	
Name:	DKL_TDC_COLDST_BIAS_NULL	
ShortName:	DKL_TDC_COLDST_BIAS_NULL	
Reset:	global	
This register is not reset by the device 2 FLR.		
DWord	Bit	Description
0	31:29	i_loadctrlex_4_2
		Default Value: 00h
	Access: R/W	
	load control override for H Vernier line. This is applied when i_tdcalexten_h = 1.	
	28:24	i_tribufctrlex_4_0
		Default Value: 00h
	Access: R/W	
	Tribufctrl control override. This is applied when i_tdcalexten_h = 1.	
	23:16	i_dcocoarse_7_0
		Default Value: 00h
	Access: R/W	
	DCO coarse tune frequency value, when dcocoarse_ovrd_h is '1', this input is used to override the value calculated from the Automatic Frequency Calibration (AFC) block.	
	15:8	i_sscstepsize_7_0
		Default Value: 0Fh
	Access: R/W	
	Fractional value for one SSC frequency step.	
	7:0	i_feedfwdgain_7_0
		Default Value: 23h
	Access: R/W	
	Feedforward gain for fractional mode/SSC mode PLL [br]This setting is needed whenever PLL is configured in fractional mode or configured for SSC clock generation.	



DKL_TX_DPCNTLO

DKL_TX_DPCNTLO - DKL_TX_DPCNTLO			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	168B14h-168B17h		
Name:	DKL_TX_DPCTRL0_TX1LN0_NULL		
ShortName:	DKL_TX_DPCTRL0_TX1LN0_NULL		
Reset:	global		
This register is not reset by device 2 FLR.			
DWord	Bit	Description	
0	31	Reserved	
		Access:	RO
		Format:	MBZ
	30	Trainingen_tx1	
		Access:	R/W
			Enable set for programming in compliance mode.
	29	Pipe_select_tx1	
		Access:	R/W
		Override this bit to 0 to take the BIOS programmed Values and not pipe	
28	Slow_trim_enable_tx1		
	Default Value:	1b	
	Access:	R/W	
		Enable or Disable the slow trim.	
27:23	shunt_cm_tx1		
	Access:	R/W	
		Back mode select for the Shunt CM	
22:18	shunt_cp_tx1		
	Access:	R/W	
		Preshoot Co-efficients	
17:13	Preshoot Control I0		
	Access:	R/W	
		Pre-shoot coefficients	

DKL_TX_DPCNTL0 - DKL_TX_DPCNTL0				
12:8	de_emphasis_control_I0_tx1 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> De-emphasis co-efficient	Access:	R/W	
	Access:	R/W		
	Cursor_Control_tx1 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> Backup mode for shunt on C0	Access:	R/W	
Access:	R/W			
Vswing_Control_tx1 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">111b</td> </tr> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> 3'b000 = 1V + 0dB (Full Swing) 3'b001 = 800 mV + 0dB 3'b100 = 600 mV + 0dB 3'b111 = 400 mV + 0dB	Default Value:	111b	Access:	R/W
Default Value:	111b			
Access:	R/W			



DKL_TX_DPCNTL1

DKL_TX_DPCNTL1 - DKL_TX_DPCNTL1			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	168B1Ch-168B1Fh		
Name:	DKL_TX_DPCNTL1_TX2LN0_NULL		
ShortName:	DKL_TX_DPCNTL1_TX2LN0_NULL		
Reset:	global		
This register is not reset by device 2 FLR.			
DWord	Bit	Description	
0	31	Reserved	
		Access:	RO
		Format:	MBZ
	30	Trainingen_tx2	
		Access:	R/W
			Enable set for programming in compliance mode.
	29	Pipe_select_tx2	
		Access:	R/W
		Override this bit to 0 to take the BIOS programmed Values and not pipe	
28	Slow_trim_enable_tx2		
	Default Value:	1b	
	Access:	R/W	
		Enable or Disable the slow trim.	
27:23	shunt_cm_tx2		
	Access:	R/W	
		Back mode select for the Shunt CM	
22:18	shunt_cp_tx2		
	Access:	R/W	
		Preshoot Co-efficients	
17:13	Preshoot Control I0		
	Access:	R/W	
		Pre-shoot coefficients	

DKL_TX_DPCNTL1 - DKL_TX_DPCNTL1				
12:8	de_emphasis_control_I0_tx2 <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> De-emphasis co-efficient	Access:	R/W	
	Access:	R/W		
	Cursor_Control_tx2 <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Backup mode for shunt on C0	Access:	R/W	
Access:	R/W			
Vswing Control_tx2 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>111b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> 3'b000 = 1V + 0dB (Full Swing) 3'b001 = 800 mV + 0dB 3'b100 = 600 mV + 0dB 3'b111 = 400 mV + 0dB	Default Value:	111b	Access:	R/W
Default Value:	111b			
Access:	R/W			



DKL_TX_DPCNTL2

DKL_TX_DPCNTL2 - DKL_TX_DPCNTL2			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	168B24h-168B27h		
Name:	DKL_TX_DPCNTL2_TX2LN0_NULL		
ShortName:	DKL_TX_DPCNTL2_TX2LN0_NULL		
Reset:	global		
This register is not reset by device 2 FLR.			
DWord	Bit	Description	
0	31:23	Reserved	
		Access:	RO
		Format:	MBZ
	22:10	reserved_dp3	
		Access:	R/W
	9	dp_fifo_depth_tx1	
		Access:	R/W
	8	dp_fifo_depth_tx2	
		Access:	R/W
	7	dp_2ui_4ui_mode_en	
Access:		R/W	
Value		Name	
0		4UI	
1	2UI		
6:5	loadgenselect_tx2		
	Access:	R/W	
		loadgen select for datapath2ui	
4:3	loadgenselect_tx1		
	Access:	R/W	
		loadgen select for datapath2ui	
2	dp20bitmode		
	Access:	R/W	
		20 bit mode support. This will need to be set to 1 if Pipe width does not reflect the 20bit mode.	

DKL_TX_DPCNTL2 - DKL_TX_DPCNTL2

1	<p>rate8boverrideen</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>8bit override enable. The pisorate_8b signal is normally decoded from PHYMODE and RATE. When 1, the pisorate_8b signal will take with pisorate8bit_ovrd value.</p>	Access:	R/W
Access:	R/W		
0	<p>rate8boverride</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>value used for pisorate_8b when pisorate8bit_overden = 1.</p>	Access:	R/W
Access:	R/W		



DKL_TX_DW17

DKL_TX_DW17 - DKL_TX_DW17		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	168B48h-168B4Bh	
Name:	DKL_TX_DW17_NULL	
ShortName:	DKL_TX_DW17_NULL	
Reset:	global	
This register is not reset by device 2 FLR.		
DWord	Bit	Description
0	31:30	Reserved
		Access: RO
		Format: MBZ
	29:24	cri_txdeemph_override11_6
		Access: R/W cursor deemph override value when enable bit is set, or cri_txdeemph_override[11:6]
	23	Reserved
Access: RO		
Format: MBZ		
22	cri_txdeemph_override_en	
	Access: R/W txdeemph override enable bit	
21:16	cri_txdeemph_override5_0	
	Access: R/W precursor deemph override value when enable bit is set, or cri_txdeemph_override[5:0]	
15:0	Reserved	
	Access: RO	
	Format: MBZ	

DKL_TX_DW18

DKL_TX_DW18 - DKL_TX_DW18		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	168B4Ch-168B4Fh	
Name:	DKL_TX_DW18_NULL	
ShortName:	DKL_TX_DW18_NULL	
Reset:	global	
This register is not reset by device 2 FLR.		
DWord	Bit	Description
0	31:6	Reserved
		Access: RO
	Format: MBZ	
	5:0	cri_txdeemph_override17_12
Access: R/W cursor deemph override value when enable bit is set, or cri_txdeemph_override[17:12]		



DKL_TX_FW_CALIB

DKL_TX_FW_CALIB			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	168B58h-168B5Bh		
Name:	DKL_TX_FW_CALIB_NULL		
ShortName:	DKL_TX_FW_CALIB_NULL		
Reset:	global		
This register is not reset by the device 2 FLR.			
DWord	Bit	Description	
0	31:8	Reserved	
		Access:	RO
		Format:	MBZ
	7	cfg_disable_wait_init_periodic	
	Access:	R/W	
	This bit has to be set every time TypeC connection switches from USB to DP ALT mode. Recommendation is to set this bit after PLL programming is completed.		
	6	tx1_dcc_cmp	
	Access:	R/W	
	5	cfg_fw_oneshotcal_req_ctrl_val	
	Access:	R/W	
4	cfg_tx_fw_oneshotcal_req_ctrl_en		
Access:	R/W		
3	cfg_tx_pwr_cal_en_ovrd_val		
Access:	R/W		
2	cfg_tx_pwr_cal_en_ovrd_en		
Access:	R/W		
1	cfg_rate_cal_en_ovrd_val		
Access:	R/W		
0	odkl_tx_rate_ana_cal_en		
Access:	R/W		

DKL_TX_PMD_LANE_SUS_LN0

DKL_TX_PMD_LANE_SUS_LN0				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	168B88h-168B8Bh			
Name:	DKL_TX_PMD_LANE_SUS_LN0_NULL			
ShortName:	DKL_TX_PMD_LANE_SUS_LN0_NULL			
Reset:	global			
This register is not reset by the device 2 FLR.				
DWord	Bit	Description		
0	31:0	dummy		
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
Access:	R/W			
		Flush all register bits to '0' at the time Display takes control of this PHY lane.		



DKL_TX_PMD_LANE_SUS_LN1

DKL_TX_PMD_LANE_SUS_LN1		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	168B8Ch-168B8Fh	
Name:	DKL_TX_PMD_LANE_SUS_LN1_NULL	
ShortName:	DKL_TX_PMD_LANE_SUS_LN1_NULL	
Reset:	global	
This register is not reset by the device 2 FLR.		
DWord	Bit	Description
0	31:0	dummy Access: R/W Flush all register bits to '0' at the time Display takes control of this PHY lane.

DKL_XXX_TDC_CRO

DKL_XXX_TDC_CRO	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	168BA0h-168BA3h
Name:	DKL_XXX_TDC_CRO_NULL
ShortName:	DKL_XXX_TDC_CRO_NULL
Reset:	global

This register is not reset by the device 2 FLR.

DWord	Bit	Description				
0	31	I_PLLLC_REG_FULLCALRESETB <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">1</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Default Value:	1	Access:	R/W
	Default Value:	1				
	Access:	R/W				
	30	I_DFX_POSTDIV_DISABLE <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W		
	Access:	R/W				
	29	I_DFX_MDFX_ENABLE <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W		
	Access:	R/W				
	28	I_DFX_MDITH_DISABLE <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W		
	Access:	R/W				
	27	I_DFX_TDC_DISABLE <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W		
	Access:	R/W				
	26:25	I_PLLLC_IREF_CLOCK_SEL_1_0 <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W		
	Access:	R/W				
24	I_PLLLC_IREF_CLOCK_OVRD <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					
23	I_PLLLC_REG_REFCLK_ACK_MODE_CTRL <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					
22	I_PLLLC_REG_REFCLK_ACK <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					
21	I_PLLLC_REG_ACTIVE_STANDBY_MODE_CTRL <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					
20	I_PLLLC_REG_ACTIVE_STANDBY <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					
19	I_PLLLC_REG_RESETB_ANA_MODE_CTRL <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					

DKL_XXX_TDC_CRO		
	18	I_PLLLC_RO_MODE_CTRL Access: R/W
	17	I_PLLLC_RO_REGDISABLE Access: R/W
	16	I_PLLLC_RO_REGEN_H Access: R/W
	15:14	I_PLLLC_EN_MODE_CTRL_1_0 Default Value: 10b Access: R/W
	13	I_PLLLC_REGEN_H Access: R/W
	12	I_IREF_REFCLK_INV_EN Access: R/W
	11	Reserved Access: R/W
	10	Reserved Access: R/W
	9	I_VGSBUFEN Access: R/W
	8	I_IREFINT_EN Default Value: 1b Access: R/W
	7	I_IREFBIAS_STARTUP_PULSE_BYPASS Access: R/W
	6:5	I_IREFBIAS_STARTUP_PULSE_WIDTH_1_0 Default Value: 01b Access: R/W
	4	I_COLDSTART Default Value: 1b Access: R/W
	3	I_BBINLOCK_H Access: R/W
	2:1	I_SWCAP_IREFGEN_CLKMODE_1_0 Access: R/W
0	I_TDCDC_EN_H Access: R/W	

DKLP_ACU_ACU_DWORD4

DKLP_ACU_ACU_DWORD4		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
RESERVED		
DWord	Bit	Description
0	31:29	cfg_reserved513
		Default Value: 000b cfg_reserved513_defaultreset
		Access: RO
	reserved	
	28:24	cfg_clkhub2_monana1selectb_4_0
		Default Value: 1Fh cfg_clkhub2_monana1selectb_4_0_defaultreset
		Access: R/W
DFX control of CLOCK_DIST		
23:21	cfg_reserved512	
	Default Value: 000b cfg_reserved512_defaultreset	
	Access: RO	
reserved		
20:16	cfg_clkhub2_monana1select_4_0	
	Default Value: 00h cfg_clkhub2_monana1select_4_0_defaultreset	
	Access: R/W	
DFX control of CLOCK_DIST		
15:13	cfg_reserved511	
	Default Value: 000b cfg_reserved511_defaultreset	
	Access: RO	
reserved		
12:8	cfg_clkhub2_monana0selectb_4_0	
	Default Value: 1Fh cfg_clkhub2_monana0selectb_4_0_defaultreset	
	Access: R/W	
DFX control of CLOCK_DIST		
7	cfg_reserved510	
	Default Value: 0b cfg_reserved510_defaultreset	
	Access: RO	
reserved		

DKLP_ACU_ACU_DWORD4		
	6	cfg_cfg_reset_phymode_change
		Default Value: 0b cfg_cfg_reset_phymode_change_defaultreset
		Access: R/W
		cfg bit to reset phymode change feature bit in acu suswell pwrctrl
	5	cfg_o_cri_cfg_phymode_switch
		Default Value: 0b cfg_o_cri_cfg_phymode_switch_defaultreset
		Access: R/W
		phymode_switch for pwr_ctrl
	4:0	cfg_clkhub2_monana0select_4_0
	Default Value: 00h cfg_clkhub2_monana0select_4_0_defaultreset	
	Access: R/W	
	DFX control of CLOCK_DIST	

DKLP_ACU_ACU_DWORD8

DKLP_ACU_ACU_DWORD8					
Register Space:	MMIO: 0/2/0				
Size (in bits):	32				
DP MODE					
DWord	Bit	Description			
0	31:24	cfg_ldo_powerup_timer			
		<table border="1"> <tr> <td>Default Value:</td> <td>02h cfg_ldo_powerup_timer_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>ip74pppxdkltypepcfamiyew_Timer to decide when LDO would be up, in case pwr_gate is used instead of LDO, it's configured to wait 20us, i.e 9'd500 by default using 25 MHz susclk</p>	Default Value:	02h cfg_ldo_powerup_timer_defaultreset	Access:
	Default Value:	02h cfg_ldo_powerup_timer_defaultreset			
	Access:	R/W			
	23	cfg_cfg_tr2_pwrgate_timer_bypass			
		<table border="1"> <tr> <td>Default Value:</td> <td>0b cfg_cfg_tr2_pwrgate_timer_bypass_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When this bit is 1, bypass the pwrgate ip74pppxdkltypepcfamiyew_timer, which is configurable with cfg_ldo_powerup_timer</p>	Default Value:	0b cfg_cfg_tr2_pwrgate_timer_bypass_defaultreset	Access:
Default Value:	0b cfg_cfg_tr2_pwrgate_timer_bypass_defaultreset				
Access:	R/W				
22	cfg_cfg_tr_pwrgate_timer_bypass				
	<table border="1"> <tr> <td>Default Value:</td> <td>0b cfg_cfg_tr_pwrgate_timer_bypass_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When this bit is 1, bypass the pwrgate ip74pppxdkltypepcfamiyew_timer, which is configurable with cfg_ldo_powerup_timer</p>	Default Value:	0b cfg_cfg_tr_pwrgate_timer_bypass_defaultreset	Access:	R/W
Default Value:	0b cfg_cfg_tr_pwrgate_timer_bypass_defaultreset				
Access:	R/W				
21	cfg_cfg_cl_pwrgate_timer_bypass				
	<table border="1"> <tr> <td>Default Value:</td> <td>0b cfg_cfg_cl_pwrgate_timer_bypass_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When this bit is 1, bypass the pwrgate ip74pppxdkltypepcfamiyew_timer, which is configurable with cfg_ldo_powerup_timer</p>	Default Value:	0b cfg_cfg_cl_pwrgate_timer_bypass_defaultreset	Access:	R/W
Default Value:	0b cfg_cfg_cl_pwrgate_timer_bypass_defaultreset				
Access:	R/W				
20	cfg_cfg_dig_pwrgate_timer_bypass				
	<table border="1"> <tr> <td>Default Value:</td> <td>0b cfg_cfg_dig_pwrgate_timer_bypass_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When this bit is 1, bypass the pwrgate ip74pppxdkltypepcfamiyew_timer, which is configurable with cfg_ldo_powerup_timer</p>	Default Value:	0b cfg_cfg_dig_pwrgate_timer_bypass_defaultreset	Access:	R/W
Default Value:	0b cfg_cfg_dig_pwrgate_timer_bypass_defaultreset				
Access:	R/W				
19	cfg_cfg_crireg_cold_boot_done				
	<table border="1"> <tr> <td>Default Value:</td> <td>0b cfg_cfg_crireg_cold_boot_done_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>set cold boot done</p>	Default Value:	0b cfg_cfg_crireg_cold_boot_done_defaultreset	Access:	R/W
Default Value:	0b cfg_cfg_crireg_cold_boot_done_defaultreset				
Access:	R/W				

DKLP_ACU_ACU_DWORD8

18	cfg_cfg_vr_pulldwn2gnd_tr2		
	Default Value:	0b cfg_cfg_vr_pulldwn2gnd_tr2_defaultreset	
	Access:	R/W	
	if there is a chance of high voltage from hotplug through diodes. Needed for tr/tr2 LDO		
	17	cfg_cfg_vr_pulldwn2gnd_tr	
		Default Value:	0b cfg_cfg_vr_pulldwn2gnd_tr_defaultreset
		Access:	R/W
	if there is a chance of high voltage from hotplug through diodes. Needed for tr/tr2 LDO		
16	cfg_cfg_ldo_powerup_timer_8		
	Default Value:	0b cfg_cfg_ldo_powerup_timer_8_defaultreset	
	Access:	R/W	
ip74pppxdkltypecfamilyew_Timer to decide when LDO would be up, in case pwr_gate is used instead of LDO, it's configured to wait 20us, i.e 9'd500 by default using 25 MHz susclk			
15	cfg_cfg_corepwr_ack_with_pcs_pwrreq		
	Default Value:	0b cfg_cfg_corepwr_ack_with_pcs_pwrreq_defaultreset	
	Access:	R/W	
if this bit is 1, send corepwr_ack to pcs only when pcs_pwrreq is 1			
14	cfg_cfg_cri_digpwr_req		
	Default Value:	0b cfg_cfg_cri_digpwr_req_defaultreset	
	Access:	R/W	
Keep dig up during burst CRI transactions, this also bypasses handshake with the susclk domain, greatly reducing the latency.			
13	cfg_cfg_laneclkreq_force		
	Default Value:	1b cfg_cfg_laneclkreq_force_defaultreset	
	Access:	R/W	
When cfg_laneclkreq_gating_ctrl is low, this value will be used for the lane sus_clk request			
12	cfg_cfg_laneclkreq_gating_ctrl		
	Default Value:	0b cfg_cfg_laneclkreq_gating_ctrl_defaultreset	
	Access:	R/W	
1'b1 - lanesusclk req gating enabled			
11	cfg_cfg_susclk_gating_ctrl		
	Default Value:	0b cfg_cfg_susclk_gating_ctrl_defaultreset	
	Access:	R/W	
1'b1 - susclk gating enabled			

DKLP_ACU_ACU_DWORDS8

10	cfg_cfg_rawpwr_req_override	
	Default Value:	0b cfg_cfg_rawpwr_req_override_defaultreset
	Access:	R/W
	Keep rawpwr on when this bit is 1	
	cfg_cfg_digpwr_req_override	
	Default Value:	0b cfg_cfg_digpwr_req_override_defaultreset
	Access:	R/W
Keep digpwr on when this bit is 1		
8	cfg_cfg_rawpwr_gating_ctrl	
	Default Value:	0b cfg_cfg_rawpwr_gating_ctrl_defaultreset
	Access:	R/W
Power gating enable reg for raw power		
7	cfg_cfg_dp_x2_mode	
	Default Value:	0b cfg_cfg_dp_x2_mode_defaultreset
	Access:	R/W
{cfg_dp_x2_mode,cfg_dp_x1_mode}: 00 -) Only main tx on {cfg_dp_x2_mode,cfg_dp_x1_mode}: 01 -) Only secondary tx on {cfg_dp_x2_mode,cfg_dp_x1_mode}: 1x -) Both tx on		
6	cfg_cfg_dp_x1_mode	
	Default Value:	0b cfg_cfg_dp_x1_mode_defaultreset
	Access:	R/W
{cfg_dp_x2_mode,cfg_dp_x1_mode}: 00 -) Only main tx on {cfg_dp_x2_mode,cfg_dp_x1_mode}: 01 -) Only secondary tx on {cfg_dp_x2_mode,cfg_dp_x1_mode}: 1x -) Both tx on		
5	cfg_cfg_tr2pwr_gating_ctrl	
	Default Value:	0b cfg_cfg_tr2pwr_gating_ctrl_defaultreset
	Access:	R/W
Power gating enable reg for tr2		
4	cfg_cfg_trpwr_gating_ctrl	
	Default Value:	0b cfg_cfg_trpwr_gating_ctrl_defaultreset
	Access:	R/W
Power gating enable reg for tr		
3	cfg_cfg_clnpwr_gating_ctrl	
	Default Value:	0b cfg_cfg_clnpwr_gating_ctrl_defaultreset
	Access:	R/W
Power gating enable reg for cln		

DKLP_ACU_ACU_DWORD8

	2	cfg_cfg_digpwr_gating_ctrl	
		Default Value:	0b cfg_cfg_digpwr_gating_ctrl_defaultreset
		Access:	R/W
	Power gating enable reg for dig		
	1	cfg_cfg_gaonpwr_gating_ctrl	
		Default Value:	0b cfg_cfg_gaonpwr_gating_ctrl_defaultreset
		Access:	R/W
	Power gating enable reg for gaon		
	0	cfg_cfg_suspwr_gating_ctrl	
Default Value:		0b cfg_cfg_suspwr_gating_ctrl_defaultreset	
Access:		R/W	
Power gating enable reg for sus			

DKLP_ACU_ACU_DWORD21

DKLP_ACU_ACU_DWORD21																						
Register Space:	MMIO: 0/2/0																					
Size (in bits):	32																					
Display Controller is using this register for compliance in DP Mode.																						
DWord	Bit	Description																				
0	31:26	Reserved Access: R/W																				
	25:18	Modifications Access: R/W																				
	17	Set Modifications Access: R/W																				
	16:13	Preset Access: R/W																				
	12:9	Pattern Access: R/W PRBS and Square wave pattern selection Note that only square wave patterns are to be selected from this field. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>PRBS31 [Default]</td> </tr> <tr> <td>0001b</td> <td>PRBS15</td> </tr> <tr> <td>0010b</td> <td>PRBS9</td> </tr> <tr> <td>0011b</td> <td>PRBS7</td> </tr> <tr> <td>0100b</td> <td>SQ2 pattern</td> </tr> <tr> <td>0101b</td> <td>SQ4 pattern</td> </tr> <tr> <td>0110b</td> <td>SQ32 pattern</td> </tr> <tr> <td>0111b</td> <td>SQ128 pattern</td> </tr> <tr> <td>1111b</td> <td>SLOS1</td> </tr> </tbody> </table>	Value	Name	0000b	PRBS31 [Default]	0001b	PRBS15	0010b	PRBS9	0011b	PRBS7	0100b	SQ2 pattern	0101b	SQ4 pattern	0110b	SQ32 pattern	0111b	SQ128 pattern	1111b	SLOS1
	Value	Name																				
	0000b	PRBS31 [Default]																				
	0001b	PRBS15																				
	0010b	PRBS9																				
	0011b	PRBS7																				
0100b	SQ2 pattern																					
0101b	SQ4 pattern																					
0110b	SQ32 pattern																					
0111b	SQ128 pattern																					
1111b	SLOS1																					
8:6	Adapter Access: R/W Lane selection <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>lane0 [Default]</td> </tr> <tr> <td>001b</td> <td>lane1</td> </tr> <tr> <td>111b</td> <td>All lanes</td> </tr> </tbody> </table>	Value	Name	000b	lane0 [Default]	001b	lane1	111b	All lanes													
Value	Name																					
000b	lane0 [Default]																					
001b	lane1																					
111b	All lanes																					



DKLP_ACU_ACU_DWORD21		
	5:0	Port
		Access: R/W
		Reserved

DKLP_ACU_ACU_DWORD22

DKLP_ACU_ACU_DWORD22		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
USB4 Port Ops cmd metadata		
DWord	Bit	Description
0	31:24	port_ops_cmd_metadata3
		Default Value: 00h port_ops_cmd_metadata3_defaultreset
		Access: R/W
		cmd metadata byte 3
	23:16	port_ops_cmd_metadata2
		Default Value: 00h port_ops_cmd_metadata2_defaultreset
		Access: R/W
		cmd metadata byte 2
	15:8	port_ops_cmd_metadata1
		Default Value: 00h port_ops_cmd_metadata1_defaultreset
		Access: R/W
		cmd metadata byte 1
	7:0	port_ops_cmd_metadata0
		Default Value: 00h port_ops_cmd_metadata0_defaultreset
		Access: R/W
		cmd metadata byte 0



DKLP_ACU_ICL_INDEXED_ACU_INDEXED_DWORD46

DKLP_ACU_ICL_INDEXED_ACU_INDEXED_DWORD46		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Reserved		
DWord	Bit	Description
0	31:16	Reserved
		Access: RO
		Format: MBZ
	15:8	cfg_reserved580
		Default Value: 00h cfg_reserved580_defaultreset
		Access: RO reserved
	7:0	cfg_reserved579
		Default Value: 00h cfg_reserved579_defaultreset
		Access: RO reserved

DKLP_CMN_ANA_CMN_ANA_DWORD0

DKLP_CMN_ANA_CMN_ANA_DWORD0			
Register Space:		MMIO: 0/2/0	
Size (in bits):		32	
CLKTOP1_HSCLKCTL			
DWord	Bit	Description	
0	31:27	cfg_reserved504	
		Default Value:	00h cfg_reserved504_defaultreset
		Access:	RO
			Power well:DIG
	26:25	cfg_od_clktop1_clkobs_muxsel_1_0	
		Default Value:	00b cfg_od_clktop1_clkobs_muxsel_1_0_defaultreset
		Access:	R/W
			mux select for oc_dfx_ck_clk2obs[0] digobs output 2'b00: hsddiv output clock 2'b01: iclk_bypass input from the other clktop 2'b10: dsdiv output clock 2'b11: non-divided pll clock (test mode)
24	cfg_od_clktop1_clk2obs_en_h		
	Default Value:	0b cfg_od_clktop1_clk2obs_en_h_defaultreset	
	Access:	R/W	
		enable of oc_dfx_ck_clk2obs[0] digobs output	
23:22	cfg_reserved501		
	Default Value:	00b cfg_reserved501_defaultreset	
	Access:	RO	
		Power well:DIG	
21:20	cfg_od_clktop1_clktop1_vhfclk_testen_h_1_0		
	Default Value:	00b cfg_od_clktop1_clktop1_vhfclk_testen_h_1_0_defaultreset	
	Access:	R/W	
		test mode enable of pll clock bit[0]: enable of pll clock to non-dedicated tlinedrv bit[1]: enable of pll clock to dfx output	
19	cfg_reserved502		
	Default Value:	0b cfg_reserved502_defaultreset	
	Access:	RO	
		Power well:DIG	
18	cfg_od_clktop1_outclk_bypassen_h		
	Default Value:	0b cfg_od_clktop1_outclk_bypassen_h_defaultreset	
	Access:	R/W	
		enable of bypass clock output to the other clktop	

DKLP_CMN_ANA_CMN_ANA_DWORD0

17	cfg_reserved503	Default Value:	0b cfg_reserved503_defaultreset
		Access:	RO
Power well: DIG			
16	cfg_od_clktop1_coreclk_inputsel	Default Value:	0b cfg_od_clktop1_coreclk_inputsel_defaultreset
		Access:	R/W
mux select for input clock to coreclk divhub 1'b0: select hsddiv output; 1'b1: select dsdiv output			
15:14	cfg_od_clktop1_tlinedrv_clktsel_1_0	Default Value:	00b cfg_od_clktop1_tlinedrv_clktsel_1_0_defaultreset
		Access:	R/W
mux select for non-dedicated tlinedrv clocks 2'b00: hsddiv output 2'b01: dsdiv output clktop 2'b10: iqdiv2 clock 2'b11: iqdiv2 clock			
13:12	cfg_od_clktop1_hsddiv_divratio_1_0	Default Value:	00b cfg_od_clktop1_hsddiv_divratio_1_0_defaultreset
		Access:	R/W
divider ratio for high speed divider. 2'b00: div/2 2'b01: div/3 2'b10: div/5 2'b11: div/7			
11:8	cfg_od_clktop1_dsdiv_divratio_3_0	Default Value:	Ah cfg_od_clktop1_dsdiv_divratio_3_0_defaultreset
		Access:	R/W
divider ratio settings for programmable divider: 4'b0000: no division 4'b0001: no division 4'b0010 - 4'b1010: div/2 - div/10 4'b1011 - 4'b1111: not used (div/10)			
7	cfg_od_clktop1_tlinedrv_overrideen	Default Value:	0b cfg_od_clktop1_tlinedrv_overrideen_defaultreset
		Access:	R/W
override enable for following 4 tlinedrv enables			
6	cfg_od_clktop1_tlinedrv_enleft_ded_h_ovrd	Default Value:	1b cfg_od_clktop1_tlinedrv_enleft_ded_h_ovrd_defaultreset
		Access:	R/W
enable of left side dedicated tlinedrv to output full-rate clock to left lanes			
5	cfg_od_clktop1_tlinedrv_enright_ded_h_ovrd	Default Value:	1b cfg_od_clktop1_tlinedrv_enright_ded_h_ovrd_defaultreset
		Access:	R/W
enable of right side dedicated tlinedrv to output full-rate clock to right lanes			

DKLP_CMN_ANA_CMN_ANA_DWORD0

4	cfg_od_clktop1_tlinedrv_enleft_h_ovrd	
	Default Value:	0b cfg_od_clktop1_tlinedrv_enleft_h_ovrd_defaultreset
	Access:	R/W
	enable of left side tlinedrv to output divided clock to left lanes	
	cfg_od_clktop1_tlinedrv_enright_h_ovrd	
3	cfg_od_clktop1_tlinedrv_enright_h_ovrd	
	Default Value:	0b cfg_od_clktop1_tlinedrv_enright_h_ovrd_defaultreset
	Access:	R/W
enable of right side tlinedrv to output divided clock to right lanes		
2	cfg_od_clktop1_dsdiv_en_h	
	Default Value:	1b cfg_od_clktop1_dsdiv_en_h_defaultreset
	Access:	R/W
enable of dsdiv clock divider		
1	cfg_reserved500	
	Default Value:	0b cfg_reserved500_defaultreset
	Access:	RO
	Power well: DIG	
0	cfg_od_clktop1_hsdiv_en_h	
	Default Value:	1b cfg_od_clktop1_hsdiv_en_h_defaultreset
	Access:	R/W
	enable of high speed clock divider	



DKLP_CMN_ANA_CMN_ANA_DWORD1

DKLP_CMN_ANA_CMN_ANA_DWORD1		
Register Space:		MMIO: 0/2/0
Size (in bits):		32
CLKTOP1_CORECLKCTL1		
DWord	Bit	Description
0	31:30	cfg_reserved508
		Default Value: 00b cfg_reserved508_defaultreset
	Access: RO	
	Power well:DIG	
	29	cfg_od_clktop1_coreclkd_bypass
		Default Value: 0b cfg_od_clktop1_coreclkd_bypass_defaultreset
	Access: R/W	
	bypass enable of coreclkd to take input refclk	
28	cfg_od_clktop1_coreclkd_divretimeren_h	
	Default Value: 1b cfg_od_clktop1_coreclkd_divretimeren_h_defaultreset	
Access: R/W		
retimer enable: 0 for odd division ratio, 1 for even division ratio		
27	cfg_reserved509	
	Default Value: 0b cfg_reserved509_defaultreset	
Access: RO		
Power well:DIG		
26	cfg_od_clktop1_coreclkc_bypass	
	Default Value: 0b cfg_od_clktop1_coreclkc_bypass_defaultreset	
Access: R/W		
bypass enable of coreclkc to take input refclk		
25	cfg_od_clktop1_coreclkc_divretimeren_h	
	Default Value: 1b cfg_od_clktop1_coreclkc_divretimeren_h_defaultreset	
Access: R/W		
retimer enable: 0 for odd division ratio, 1 for even division ratio		
24	cfg_reserved510	
	Default Value: 0b cfg_reserved510_defaultreset	
Access: RO		
Power well:DIG		

DKLP_CMN_ANA_CMN_ANA_DWORD1

23:16	cfg_od_clktop1_coreclkb_divratio_7_0		
	Default Value:	08h cfg_od_clktop1_coreclkb_divratio_7_0_defaultreset	
	Access:	R/W	
	divider ratio for coreclkb divider 8'h00: div/256 8'h01: div/257 8'h02 - 8'hff: div/2 - div/255 8'h10: USB3.1 gen2 312.5MHz		
	15:8	cfg_od_clktop1_coreclka_divratio_7_0	
		Default Value:	14h cfg_od_clktop1_coreclka_divratio_7_0_defaultreset
		Access:	R/W
		divider ratio for coreclka divider 8'h00: div/256 8'h01: div/257 8'h02 - 8'hff: div/2 - div/255 8'h28: USB3.1 gen1 125MHz	
7	cfg_on_pll12coreclkd_select		
	Default Value:	0b cfg_on_pll12coreclkd_select_defaultreset	
	Access:	R/W	
this bit is used to select from pll1_coreclkd and pll2_coreclkd for pll12coreclkd.			
6	cfg_on_pll12coreclka_select		
	Default Value:	0b cfg_on_pll12coreclka_select_defaultreset	
	Access:	R/W	
this bit is used to select from pll1_coreclkc and pll2_coreclka for pll12coreclka.			
5	cfg_od_clktop1_coreclkb_bypass		
	Default Value:	0b cfg_od_clktop1_coreclkb_bypass_defaultreset	
	Access:	R/W	
bypass enable of coreclkb to take input refclk			
4	cfg_od_clktop1_coreclkb_divretimeren_h		
	Default Value:	1b cfg_od_clktop1_coreclkb_divretimeren_h_defaultreset	
	Access:	R/W	
retimer enable: 0 for odd division ratio, 1 for even division ratio			
3	cfg_reserved506		
	Default Value:	0b cfg_reserved506_defaultreset	
	Access:	RO	
Power well:DIG			
2	cfg_od_clktop1_coreclka_bypass		
	Default Value:	0b cfg_od_clktop1_coreclka_bypass_defaultreset	
	Access:	R/W	
bypass enable of coreclka to take input refclk			

DKLP_CMN_ANA_CMN_ANA_DWORD1

1	cfg_od_clktop1_coreclka_divretimeren_h	
	Default Value:	1b cfg_od_clktop1_coreclka_divretimeren_h_defaultreset
	Access:	R/W
retimer enable: 0 for odd division ratio, 1 for even division ratio		
0	cfg_reserved507	
	Default Value:	0b cfg_reserved507_defaultreset
	Access:	RO
Power well: DIG		

DKLP_CMN_ANA_CMN_ANA_DWORDS5

DKLP_CMN_ANA_CMN_ANA_DWORDS5			
Register Space:		MMIO: 0/2/0	
Size (in bits):		32	
CLKTOP2_HSCLKCTL			
DWord	Bit	Description	
0	31:27	cfg_reserved524	
		Default Value:	00h cfg_reserved524_defaultreset
		Access:	RO
			Power well:DIG
	26:25	cfg_od_clktop2_clkobs_inputsel_1_0	
		Default Value:	00b cfg_od_clktop2_clkobs_inputsel_1_0_defaultreset
		Access:	R/W
			mux select for oc_dfx_ck_clk2obs[0] digobs output 2'b00: hsddiv output clock 2'b01: iclk_bypass input from the other clktop 2'b10: dsddiv output clock 2'b11: non-divided pll clock
	24	cfg_od_clktop2_clk2obs_en_h	
		Default Value:	0b cfg_od_clktop2_clk2obs_en_h_defaultreset
Access:		R/W	
		enable of oc_dfx_ck_clk2obs[0] digobs output	
23:22	cfg_reserved521		
	Default Value:	00b cfg_reserved521_defaultreset	
	Access:	RO	
		Power well:DIG	
21:20		Reserved	
19	cfg_reserved522		
	Default Value:	0b cfg_reserved522_defaultreset	
	Access:	RO	
		Power well:DIG	
18	cfg_od_clktop2_outclk_bypassen_h		
	Default Value:	0b cfg_od_clktop2_outclk_bypassen_h_defaultreset	
	Access:	R/W	
		enable of div/2 bypass clock output to the other clktop	

DKLP_CMN_ANA_CMN_ANA_DWORDS

17	cfg_reserved523		
	Default Value:	0b cfg_reserved523_defaultreset	
	Access:	RO	
	Power well: DIG		
	16	cfg_od_clktop2_coreclk_inputsel	
		Default Value:	0b cfg_od_clktop2_coreclk_inputsel_defaultreset
		Access:	R/W
	mux select for input clock to coreclk divhub. 1'b0: select hsdiv output; 1'b1: select dsdiv output		
	15:14	cfg_od_clktop2_tlinedrv_clktsel_1_0	
		Default Value:	00b cfg_od_clktop2_tlinedrv_clktsel_1_0_defaultreset
Access:		R/W	
mux select for non-dedicated tlinedrv clocks 2'b00: hsclockdiv output 2'b01: dsdiv output clktop 2'b10: iqdiv2 clock 2'b11: iqdiv2clock			
13:12	cfg_od_clktop2_hsdiv_divratio_1_0		
	Default Value:	00b cfg_od_clktop2_hsdiv_divratio_1_0_defaultreset	
	Access:	R/W	
divider ratio for high speed divider. 2'b00: div/2 HBR3 2'b01: div/3 HBR2/HBR 2'b10: div/5 RBR 2'b11: div/7			
11:8	cfg_od_clktop2_dsdiv_divratio_3_0		
	Default Value:	1h cfg_od_clktop2_dsdiv_divratio_3_0_defaultreset	
	Access:	R/W	
divider ratio settings for programmable divider: 4'b0000: no division 4'b0001: no division 4'b0010 - 4'b1010: div/2 - div/10 4'b1011 - 4'b1111: not used (div/10)			
7	cfg_od_clktop2_tlinedrv_overrideen		
	Default Value:	0b cfg_od_clktop2_tlinedrv_overrideen_defaultreset	
	Access:	R/W	
override enable for following 4 tlinedrv enables			
6	cfg_od_clktop2_tlinedrv_enleft_ded_h_ovrd		
	Default Value:	0b cfg_od_clktop2_tlinedrv_enleft_ded_h_ovrd_defaultreset	
	Access:	R/W	
enable of left side dedicated tlinedrv to output full-rate clock to left lanes			
5	cfg_od_clktop2_tlinedrv_enright_ded_h_ovrd		
	Default Value:	0b cfg_od_clktop2_tlinedrv_enright_ded_h_ovrd_defaultreset	
	Access:	R/W	
enable of right side dedicated tlinedrv to output full-rate clock to right lanes			

DKLP_CMN_ANA_CMN_ANA_DWORDS5

4	cfg_od_clktop2_tlinedrv_enleft_h_ovrd	
	Default Value:	1b cfg_od_clktop2_tlinedrv_enleft_h_ovrd_defaultreset
	Access:	R/W
	enable of left side tlinedrv to output divided clock to left lanes	
3	cfg_od_clktop2_tlinedrv_enright_h_ovrd	
	Default Value:	1b cfg_od_clktop2_tlinedrv_enright_h_ovrd_defaultreset
	Access:	R/W
enable of right side tlinedrv to output divided clock to right lanes		
2	cfg_od_clktop2_dsdiv_en_h	
	Default Value:	1b cfg_od_clktop2_dsdiv_en_h_defaultreset
	Access:	R/W
enable of programmable divider to generate up to div/40 clock working with two iqdivs		
1	cfg_reserved520	
	Default Value:	0b cfg_reserved520_defaultreset
	Access:	RO
	Power well: DIG	
0	cfg_od_clktop2_hsdiv_en_h	
	Default Value:	1b cfg_od_clktop2_hsdiv_en_h_defaultreset
	Access:	R/W
enable of high speed clock divider		



DKLP_CMN_ANA_CMN_ANA_DWORD6

DKLP_CMN_ANA_CMN_ANA_DWORD6			
Register Space:		MMIO: 0/2/0	
Size (in bits):		32	
CLKTOP2_CORECLKCTL1			
DWord	Bit	Description	
0	31:30	cfg_reserved528	
		Default Value:	00b cfg_reserved528_defaultreset
		Access:	RO
	Power well: DIG		
	29	cfg_od_clktop2_coreclkd_bypass	
		Default Value:	0b cfg_od_clktop2_coreclkd_bypass_defaultreset
Access:		R/W	
bypass enable of coreclkd mux to take input as refclk instead of respective coreclk. When bypass_enable is high, refclk becomes the coreclk.			
28	cfg_od_clktop2_coreclkd_divretimeren_h		
	Default Value:	1b cfg_od_clktop2_coreclkd_divretimeren_h_defaultreset	
	Access:	R/W	
used to enable or bypass the retimer path for coreclk. 1: enable the retimer path 0: bypass the retimer path (POR)			
27	cfg_reserved529		
	Default Value:	0b cfg_reserved529_defaultreset	
	Access:	RO	
Power well: DIG			
26	cfg_od_clktop2_coreclkc_bypass		
	Default Value:	0b cfg_od_clktop2_coreclkc_bypass_defaultreset	
	Access:	R/W	
bypass enable of coreclkc mux to take input as refclk instead of respective coreclk. When bypass_enable is high, refclk becomes the coreclk.			
25	cfg_od_clktop2_coreclkc_divretimeren_h		
	Default Value:	0b cfg_od_clktop2_coreclkc_divretimeren_h_defaultreset	
	Access:	R/W	
used to enable or bypass the retimer path for coreclk. 1: enable the retimer path 0: bypass the retimer path (POR)			

DKLP_CMN_ANA_CMN_ANA_DWORD6

24	cfg_reserved530	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_reserved530_defaultreset</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	0b cfg_reserved530_defaultreset	Access:	RO	Power well: DIG
Default Value:	0b cfg_reserved530_defaultreset						
Access:	RO						
23:16	cfg_od_clktop2_coreclkb_divratio_7_0	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>08h cfg_od_clktop2_coreclkb_divratio_7_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	08h cfg_od_clktop2_coreclkb_divratio_7_0_defaultreset	Access:	R/W	<p>used to set the divider ratio for coreclkb divider . divider ratio is the decimal equivalent of hex number.</p> <p>8'h00, 8'h01: div by 1; 8'h02: div by 2; 8'h03: div by 3; and so on...</p>
Default Value:	08h cfg_od_clktop2_coreclkb_divratio_7_0_defaultreset						
Access:	R/W						
15:8	cfg_od_clktop2_coreclka_divratio_7_0	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>05h cfg_od_clktop2_coreclka_divratio_7_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	05h cfg_od_clktop2_coreclka_divratio_7_0_defaultreset	Access:	R/W	<p>used to set the divider ratio for coreclka divider . divider ratio is the decimal equivalent of hex number.</p> <p>8'h00, 8'h01: div by 1; 8'h02: div by 2; 8'h03: div by 3; and so on...</p>
Default Value:	05h cfg_od_clktop2_coreclka_divratio_7_0_defaultreset						
Access:	R/W						
7:6	cfg_reserved525	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>00b cfg_reserved525_defaultreset</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	00b cfg_reserved525_defaultreset	Access:	RO	Power well: DIG
Default Value:	00b cfg_reserved525_defaultreset						
Access:	RO						
5	cfg_od_clktop2_coreclkb_bypass	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W	<p>bypass enable of coreclkb mux to take input as refclk instead of respective coreclk. When bypass_enable is high, refclk becomes the coreclk.</p>		
Access:	R/W						
4	cfg_od_clktop2_coreclkb_divretimeren_h	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b bypass the retimer path</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b bypass the retimer path	Access:	R/W	<p>used to enable or bypass the retimer path for coreclk. 1: enable the retimer path 0: bypass the retimer path (POR)</p>
Default Value:	0b bypass the retimer path						
Access:	R/W						

DKLP_CMN_ANA_CMN_ANA_DWORD6

3	cfg_reserved526	Default Value:	0b cfg_reserved526_defaultreset
		Access:	RO
		Power well: DIG	
2	cfg_od_clktop2_coreclka_bypass	Access:	R/W
	bypass enable of coreclka mux to take input as refclk instead of respective coreclk. When bypass_enable is high, refclk becomes the coreclk.		
1	cfg_od_clktop2_coreclka_divretimeren_h	Access:	R/W
	used to enable or bypass the retimer path for coreclk. 1: enable the retimer path 0: bypass the retimer path (POR)		
	Value	Name	Description
	0b	bypass the retimer path [Default]	This is POR.
	1b	enable the retimer path	
0	cfg_reserved527	Default Value:	0b cfg_reserved527_defaultreset
		Access:	RO
		Power well: DIG	

DKLP_CMN_ANA_CMN_ANA_DWORD7

DKLP_CMN_ANA_CMN_ANA_DWORD7		
Register Space:		MMIO: 0/2/0
Size (in bits):		32
CLKTOP2_CORECLKCTL2		
DWord	Bit	Description
0	31:24	cfg_od_clktop2_coreclke_divratio_7_0
		Default Value: 32h cfg_od_clktop2_coreclke_divratio_7_0_defaultreset
	Access: R/W	
	divider ratio for coreclke divider 8'h00: div/256 8'h01: div/257 8'h02 - 8'hff: div/2 - div/255	
	23:22	cfg_reserved531
		Default Value: 00b cfg_reserved531_defaultreset
	Access: RO	
Power well: DIG		
21	cfg_od_clktop2_coreclkf_bypass	
	Default Value: 0b cfg_od_clktop2_coreclkf_bypass_defaultreset	
Access: R/W		
bypass enable of coreclkf to take input refclk		
20	cfg_od_clktop2_coreclkf_divretimeren_h	
	Default Value: 1b cfg_od_clktop2_coreclkf_divretimeren_h_defaultreset	
Access: R/W		
retimer enable: 0 for odd division ratio, 1 for even division ratio		
19	cfg_reserved532	
	Default Value: 0b cfg_reserved532_defaultreset	
Access: RO		
Power well: DIG		
18	cfg_od_clktop2_coreclke_bypass	
	Default Value: 0b cfg_od_clktop2_coreclke_bypass_defaultreset	
Access: R/W		
bypass enable of coreclke to take input refclk		
17	cfg_od_clktop2_coreclke_divretimeren_h	
	Default Value: 1b cfg_od_clktop2_coreclke_divretimeren_h_defaultreset	
Access: R/W		
retimer enable: 0 for odd division ratio, 1 for even division ratio		

DKLP_CMN_ANA_CMN_ANA_DWORD7

16	cfg_reserved533	
	Default Value:	0b cfg_reserved533_defaultreset
	Access:	RO
	Power well: DIG	
15:8	cfg_od_clktop2_coreclkdivratio_7_0	
	Default Value:	32h cfg_od_clktop2_coreclkdivratio_7_0_defaultreset
	Access:	R/W
	divider ratio for coreclkdiv divider 8'h00: div/256 8'h01: div/257 8'h02 - 8'hff: div/2 - div/255	
7:0	cfg_od_clktop2_coreclkcdivratio_7_0	
	Default Value:	05h cfg_od_clktop2_coreclkcdivratio_7_0_defaultreset
	Access:	R/W
	divider ratio for coreclkc divider 8'h00: div/256 8'h01: div/257 8'h02 - 8'hff: div/2 - div/255 8'h05: HD port	

DKLP_CMN_ANA_CMN_ANA_DWORD27

DKLP_CMN_ANA_CMN_ANA_DWORD27			
Register Space:		MMIO: 0/2/0	
Size (in bits):		32	
REFCLKIN_CTL			
DWord	Bit	Description	
0	31:24	cfg_reserved589	
		Default Value:	00h cfg_reserved589_defaultreset
		Access:	RO
			Power well:DIG
	23:16	cfg_reserved588	
		Default Value:	00h cfg_reserved588_defaultreset
		Access:	RO
		Power well:DIG	
15:12	cfg_reserved587		
	Default Value:	0h cfg_reserved587_defaultreset	
	Access:	RO	
		Power well:DIG	
11	cfg_od_refclk2_refclkjmux		
	Default Value:	0b cfg_od_refclk2_refclkjmux_defaultreset	
	Access:	R/W	
		mux select of external injection refclk inputs: 0 to select amonrefclkj, 1 to select rcomprefclkj	
10:8	cfg_od_refclk2_refclkmux_2_0		
	Default Value:	011b cfg_od_refclk2_refclkmux_2_0_defaultreset	
	Access:	R/W	
		mux select for refclk output. 3'b000: external injection refclk; 3'b001: xtalrefclk; 3'b010:mgrefclk; 3'b011: socrefclk1; 3'100:socrefclk2; 3'b101:socrefclk3; 3'b110:socrefclk4; 3'b111:socrefclk5	
7:6	cfg_reserved586		
	Default Value:	00b cfg_reserved586_defaultreset	
	Access:	RO	
		Power well:DIG	
5	cfg_od_pll10p3g_refclk_genlock_refcksel		
	Default Value:	0b cfg_od_pll10p3g_refclk_genlock_refcksel_defaultreset	
	Access:	R/W	
		pll10p3g select for refclk for genlock feature.	

DKLP_CMN_ANA_CMN_ANA_DWORD27

	4	cfg_od_pll10g_refclkin_genlock_refclksel		
		Default Value:	0b cfg_od_pll10g_refclkin_genlock_refclksel_defaultreset	
		Access:	R/W	
				pll10g select for refclk for genlock feature.
	3	cfg_od_refclkin1_refclkinjmux		
		Default Value:	0b cfg_od_refclkin1_refclkinjmux_defaultreset	
		Access:	R/W	
				mux select of external injection refclk inputs: 0 to select amonrefclkinj, 1 to select rcomprefclkinj
	2:0	cfg_od_refclkin1_refclkmux_2_0		
Default Value:		001b cfg_od_refclkin1_refclkmux_2_0_defaultreset		
Access:		R/W		
			mux select for refclk output. 3'b000: external injection refclk; 3'b001: xtalinrefclk; 3'b010:mgregclkin; 3'b011: socrefclk1; 3'100:socrefclk2; 3'b101:socrefclk3; 3'b110:socrefclk4; 3'b111:socrefclk5	

DKLP_CMN_DIG_CMN_DIG_DWORD6

DKLP_CMN_DIG_CMN_DIG_DWORD6			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
MISC_SUS0			
DWord	Bit	Description	
0	31:29	cfg_reserved	
		Default Value:	000b cfg_reserved_defaultreset
		Access:	R/W
	Power well:SUS		
	28:26	cfg_os_cfg_imb750select	
		Default Value:	010b cfg_os_cfg_imb750select_defaultreset
Access:		R/W	
Power well:SUS			
25:24	cfg_os_cfg_imbcompse1_2		
	Default Value:	00b cfg_os_cfg_imbcompse1_2_defaultreset	
	Access:	R/W	
CMN_DIG::cmn_dig_dword6::os_cfg_imbcompse1_2			
23	cfg_os_cfg_imbcompse1		
	Default Value:	1b cfg_os_cfg_imbcompse1_defaultreset	
	Access:	R/W	
Power well:SUS			
22	cfg_os_cfg_ircomp_ovrd_value		
	Default Value:	0b cfg_os_cfg_ircomp_ovrd_value_defaultreset	
	Access:	R/W	
Power well:SUS			
21	cfg_os_cfg_ircomp_ovrd_en		
	Default Value:	0b cfg_os_cfg_ircomp_ovrd_en_defaultreset	
	Access:	R/W	
Power well:SUS			
20	cfg_os_cfg_invert_ptrim_ircomp_h		
	Default Value:	0b cfg_os_cfg_invert_ptrim_ircomp_h_defaultreset	
	Access:	R/W	
Power well:SUS			

DKLP_CMN_DIG_CMN_DIG_DWORD6

19	cfg_os_cfg_invert_ntrim_ircomp_h	
	Default Value:	0b cfg_os_cfg_invert_ntrim_ircomp_h_defaultreset
	Access:	R/W
	Power well:SUS	
18	cfg_os_cfg_invert_ptrim_h	
	Default Value:	0b cfg_os_cfg_invert_ptrim_h_defaultreset
	Access:	R/W
Power Well:SUS		
17	cfg_os_cfg_invert_ntrim_h	
	Default Value:	0b cfg_os_cfg_invert_ntrim_h_defaultreset
	Access:	R/W
Power well:SUS		
16	cfg_os_cfg_invert_ircomp_h	
	Default Value:	0b cfg_os_cfg_invert_ircomp_h_defaultreset
	Access:	R/W
Power well:SUS		
15:14	cfg_os_susclk_dynclkgate_mode_1_0	
	Default Value:	00b cfg_os_susclk_dynclkgate_mode_1_0_defaultreset
	Access:	R/W
<p>Dynamic Susclk Gating Model Select 00: Susclk gating and CLKREQ Forced High. In this mode the susclk will not be gated under any circumstances and the CLKREQ sent to the ip74pppxdkltypepcfamilyew_SOC will be statically forced high. (default) 01: Susclk gating disabled, CLKREQ enabled. In this mode the susclk will not be gated under any circumstances. The CLKREQ sent to the ip74pppxdkltypepcfamilyew_SOC will ip74pppxdkltypepcfamilyew_toggle based on whether the susclk is needed by the MPHY 10: Susclk gating enabled, CLKREQ disabled (Forced High). In this mode the susclk will be gated during PS3-PS7 when no functions are requesting the susclk. The CLRKEQ sent to the ip74pppxdkltypepcfamilyew_SOC will be statically forced high. 11: Susclk gating and CLKREQ enabled (POR Mode). In this mode the susclk will be gated during PS3-PS7 when no functions are requesting the susclk. The CLKREQ sent to the ip74pppxdkltypepcfamilyew_SOC will ip74pppxdkltypepcfamilyew_toggle based on whether the susclk is needed by the MPHY</p>		
13	cfg_cfg_calclk_srcsel	
	Default Value:	0b cfg_cfg_calclk_srcsel_defaultreset
	Access:	R/W
oa_ck_rxcalk (Hardcoded to zero always)		

DKLP_CMN_DIG_CMN_DIG_DWORD6

12	<p>cfg_os_cfg_tr2pwr_gating_ctrl</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_os_cfg_tr2pwr_gating_ctrl_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Dynamic TR2 Power Gating Control Enable When asserted the dynamic power gating is enabled in the common logic. Default it is disable dynamic power gating.</p>	Default Value:	0b cfg_os_cfg_tr2pwr_gating_ctrl_defaultreset	Access:	R/W
Default Value:	0b cfg_os_cfg_tr2pwr_gating_ctrl_defaultreset				
Access:	R/W				
11	<p>cfg_os_cfg_cl2pwr_gating_ctrl</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_os_cfg_cl2pwr_gating_ctrl_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Dynamic CL2 Power Gating Control Enable When asserted the dynamic power gating is enabled in the common logic. Default it is disable dynamic power gating.</p>	Default Value:	0b cfg_os_cfg_cl2pwr_gating_ctrl_defaultreset	Access:	R/W
Default Value:	0b cfg_os_cfg_cl2pwr_gating_ctrl_defaultreset				
Access:	R/W				
10	<p>cfg_os_cfg_gaonpwr_gating_ctrl</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_os_cfg_gaonpwr_gating_ctrl_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Dynamic gatedAON Power Gating Control Enable When asserted the dynamic power gating is enabled in the common logic. Default it is disable dynamic power gating.</p>	Default Value:	0b cfg_os_cfg_gaonpwr_gating_ctrl_defaultreset	Access:	R/W
Default Value:	0b cfg_os_cfg_gaonpwr_gating_ctrl_defaultreset				
Access:	R/W				
9	<p>cfg_os_cfg_cl2pwr_pll1en_gating_ctrl</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>1b cfg_os_cfg_cl2pwr_pll1en_gating_ctrl_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When enabled CL2 pwr will not turn off if pll1 is enabled. When disabled CL2 will ignore pll1 enable.</p>	Default Value:	1b cfg_os_cfg_cl2pwr_pll1en_gating_ctrl_defaultreset	Access:	R/W
Default Value:	1b cfg_os_cfg_cl2pwr_pll1en_gating_ctrl_defaultreset				
Access:	R/W				
8	<p>cfg_cfg_calclkgate_dis</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_cfg_calclkgate_dis_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 - enable cal clock gating 1 - disable cal clock gating</p>	Default Value:	0b cfg_cfg_calclkgate_dis_defaultreset	Access:	R/W
Default Value:	0b cfg_cfg_calclkgate_dis_defaultreset				
Access:	R/W				
7	<p>cfg_os_cfg_trpwr_gating_ctrl</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_os_cfg_trpwr_gating_ctrl_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Dynamic TR Power Gating Control Enable When asserted the dynamic power gating is enabled in the common logic. Default it is disable dynamic power gating.</p>	Default Value:	0b cfg_os_cfg_trpwr_gating_ctrl_defaultreset	Access:	R/W
Default Value:	0b cfg_os_cfg_trpwr_gating_ctrl_defaultreset				
Access:	R/W				
6	<p>cfg_os_cfg_cl1pwr_gating_ctrl</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_os_cfg_cl1pwr_gating_ctrl_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Dynamic CL1 Power Gating Control Enable When asserted the dynamic power gating is enabled in the common logic. Default it is disable dynamic power gating.</p>	Default Value:	0b cfg_os_cfg_cl1pwr_gating_ctrl_defaultreset	Access:	R/W
Default Value:	0b cfg_os_cfg_cl1pwr_gating_ctrl_defaultreset				
Access:	R/W				

DKLP_CMN_DIG_CMN_DIG_DWORD6

5	<p>cfg_os_cfg_dgpwr_gating_ctrl</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_os_cfg_dgpwr_gating_ctrl_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Dynamic DG Power Gating Control Enable When asserted the dynamic power gating is enabled in the common logic. Default it is disable dynamic power gating.</p>	Default Value:	0b cfg_os_cfg_dgpwr_gating_ctrl_defaultreset	Access:	R/W
Default Value:	0b cfg_os_cfg_dgpwr_gating_ctrl_defaultreset				
Access:	R/W				
4:0	<p>cfg_os_cfg_susclk_delay_5_1</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>10h cfg_os_cfg_susclk_delay_5_1_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Susclk Gating Cycle Delay ip74pppxdkltypecfamilyew_Timer When dynamic susclk gating is enabled. When all susclk requests are deasserted, this is the number of susclk cycles that the susclk will remain active before gating.</p>	Default Value:	10h cfg_os_cfg_susclk_delay_5_1_defaultreset	Access:	R/W
Default Value:	10h cfg_os_cfg_susclk_delay_5_1_defaultreset				
Access:	R/W				

DKLP_CMN_DIG_CMN_DIG_DWORD29

DKLP_CMN_DIG_CMN_DIG_DWORD29			
Register Space:		MMIO: 0/2/0	
Size (in bits):		32	
LDO_VREF_ANA			
DWord	Bit	Description	
0	31:24	cfg_reserved551	
		Default Value:	00h cfg_reserved551_defaultreset
		Access:	RO
	Power well:SUS		
	23:16	cfg_os_cri_vref_rsrv_7_0	
		Default Value:	00h cfg_os_cri_vref_rsrv_7_0_defaultreset
Access:		R/W	
VREF CBB bonus bits			
15:13	cfg_os_cri_vref_ref_sel_2_0		
	Default Value:	000b cfg_os_cri_vref_ref_sel_2_0_defaultreset	
	Access:	R/W	
Select between bg and resistor divider reference voltage			
12	cfg_reserved549		
	Default Value:	0b cfg_reserved549_defaultreset	
	Access:	RO	
Power well:SUS			
11:10	cfg_os_cri_vref_amon_sel_1_0		
	Default Value:	00b cfg_os_cri_vref_amon_sel_1_0_defaultreset	
	Access:	R/W	
Select voltage for monitor			
9	cfg_reserved550		
	Default Value:	0b cfg_reserved550_defaultreset	
	Access:	RO	
Power well:SUS			
8	cfg_os_cfg_uc_handshake_enabled		
	Default Value:	0b cfg_os_cfg_uc_handshake_enabled_defaultreset	
	Access:	R/W	
Enables the handshake for the uC to disable the common lane DIG well (see bit0) 0: CMN DIG will power gate without intervention from uC 1: CMN DIG will wait for uC before power gating			

DKLP_CMN_DIG_CMN_DIG_DWORD29

	7:4	cfg_os_cri_vref_nsel_3_0	
		Default Value:	0h cfg_os_cri_vref_nsel_3_0_defaultreset
		Access:	R/W
	N select for current turning		
	3:1	cfg_os_cri_vref_rsel_2_0	
		Default Value:	000b cfg_os_cri_vref_rsel_2_0_defaultreset
		Access:	R/W
	R select for current turning		
	0	cfg_os_cfg_uc_cmndig_pg_ok	
Default Value:		0b cfg_os_cfg_uc_cmndig_pg_ok_defaultreset	
Access:		R/W	
Indication from the uC that is acceptable to power gate the Common Lane DIG well.			

DKLP_CMN_DIG_CMN_DIG_DWORD33

DKLP_CMN_DIG_CMN_DIG_DWORD33			
Register Space:		MMIO: 0/2/0	
Size (in bits):		32	
CFG_PWRGATE_LDO_MODE			
DWord	Bit	Description	
0	31:24	cfg_reserved558	
		Default Value:	00h cfg_reserved558_defaultreset
		Access:	RO
		Power well:DIG	
	23:16	cfg_reserved557	
		Default Value:	00h cfg_reserved557_defaultreset
		Access:	RO
Power well:DIG			
15:13	cfg_reserved556		
	Default Value:	000b cfg_reserved556_defaultreset	
	Access:	RO	
Power well:SUS			
12	cfg_os_cfg_tr_powergate_ldo_mode		
	Default Value:	0b cfg_os_cfg_tr_powergate_ldo_mode_defaultreset	
	Access:	R/W	
cfg powergate ldo mode for tr			
11	cfg_os_cfg_tr2_powergate_ldo_mode		
	Default Value:	0b cfg_os_cfg_tr2_powergate_ldo_mode_defaultreset	
	Access:	R/W	
cfg powergate ldo mode for tr2			
10	cfg_os_cfg_cl1_powergate_ldo_mode		
	Default Value:	0b cfg_os_cfg_cl1_powergate_ldo_mode_defaultreset	
	Access:	R/W	
cfg powergate ldo mode for cl1			
9	cfg_os_cfg_cl2_powergate_ldo_mode		
	Default Value:	0b cfg_os_cfg_cl2_powergate_ldo_mode_defaultreset	
	Access:	R/W	
cfg powergate ldo mode for cl2			

DKLP_CMN_DIG_CMN_DIG_DWORD33					
8	cfg_os_cfg_dig_powergate_ldo_mode <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_os_cfg_dig_powergate_ldo_mode_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>cfg powergate ldo mode for dig</p>	Default Value:	0b cfg_os_cfg_dig_powergate_ldo_mode_defaultreset	Access:	R/W
	Default Value:	0b cfg_os_cfg_dig_powergate_ldo_mode_defaultreset			
Access:	R/W				
7:0	cfg_os_cfg_ldo_powerup_timer_7_0 <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>7Dh cfg_os_cfg_ldo_powerup_timer_7_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>cfg ldo powerup ip74pppxdkltypepcfamiyew_timer</p>	Default Value:	7Dh cfg_os_cfg_ldo_powerup_timer_7_0_defaultreset	Access:	R/W
	Default Value:	7Dh cfg_os_cfg_ldo_powerup_timer_7_0_defaultreset			
Access:	R/W				

DKLP_CMN_UC_CMN_UC_DWORD27

DKLP_CMN_UC_CMN_UC_DWORD27		
Register Space: MMIO: 0/2/0		
Size (in bits): 32		
CMN_UC::cmn_uc_dword27		
DWord	Bit	Description
0	31:29	cfg_reserved_dw27_2
		Default Value: 000b cfg_reserved_dw27_2_defaultreset
		Access: RO
	CMN_UC::cmn_uc_dword27::reserved_dw27_2	
	28	cfg_forcepwrpok_req
		Default Value: 0b cfg_forcepwrpok_req_defaultreset
Access: RO		
CMN_UC::cmn_uc_dword27::forcepwrpok_req		
27	cfg_phy_xtensa_ana_restore_done	
	Default Value: 0b cfg_phy_xtensa_ana_restore_done_defaultreset	
	Access: RO	
CMN_UC::cmn_uc_dword27::phy_xtensa_ana_restore_done		
26	cfg_phy_xtensa_unblock_ack	
	Default Value: 0b cfg_phy_xtensa_unblock_ack_defaultreset	
	Access: RO	
Reserved		
25	cfg_phy_xtensa_unblock_req	
	Default Value: 0b cfg_phy_xtensa_unblock_req_defaultreset	
	Access: RO	
phy_xtensa_unblock_ack from firmware downloader block.		
24	cfg_uc_xclkgatedstat	
	Default Value: 0b cfg_uc_xclkgatedstat_defaultreset	
	Access: RO	
Phy_xtensa_unblock_request from firmware_downloader block. Can be used by firmware to determine the abort scenario. Cleared on reading this register.		

DKLP_CMN_UC_CMN_UC_DWORD27

23	<p>cfg_phy_xtensa_ana_save_done</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_phy_xtensa_ana_save_done_defaultreset</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Status register for xclk gated state. Cleared when xclk_gatedstat_clr bit is set.</p>	Default Value:	0b cfg_phy_xtensa_ana_save_done_defaultreset	Access:	RO
Default Value:	0b cfg_phy_xtensa_ana_save_done_defaultreset				
Access:	RO				
22:21	<p>cfg_phy_xtensa_pllclk_change_req</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>00b cfg_phy_xtensa_pllclk_change_req_defaultreset</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Consolidated version of all DLs ana save done status. CL should also have all the ana save done bits in RO status.</p>	Default Value:	00b cfg_phy_xtensa_pllclk_change_req_defaultreset	Access:	RO
Default Value:	00b cfg_phy_xtensa_pllclk_change_req_defaultreset				
Access:	RO				
20	<p>cfg_phy_xtensa_block_req</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_phy_xtensa_block_req_defaultreset</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>PHY to set this register bit based on internal conditions and Xtensa to poll thru TIE. 0: PLL1 1: PLL2 ConfigID value MSB indicate original or shadow register write. Cleared when pllclk_change_ack is high.</p>	Default Value:	0b cfg_phy_xtensa_block_req_defaultreset	Access:	RO
Default Value:	0b cfg_phy_xtensa_block_req_defaultreset				
Access:	RO				
19	<p>cfg_phy_xtensa_cl_corewell_wake</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_phy_xtensa_cl_corewell_wake_defaultreset</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Set: When PM_block message is decoded. Reset: When xtensa_phy_block_ack is 1</p>	Default Value:	0b cfg_phy_xtensa_cl_corewell_wake_defaultreset	Access:	RO
Default Value:	0b cfg_phy_xtensa_cl_corewell_wake_defaultreset				
Access:	RO				
18	<p>cfg_phy_xtensa_sb_trigger_ack</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_phy_xtensa_sb_trigger_ack_defaultreset</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This is set by CL-corewell wake logic (if it was dynamically power gated before). Cleared when Xtensa read this register.</p>	Default Value:	0b cfg_phy_xtensa_sb_trigger_ack_defaultreset	Access:	RO
Default Value:	0b cfg_phy_xtensa_sb_trigger_ack_defaultreset				
Access:	RO				
17	<p>cfg_phy_xtensa_clk_switch_req</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_phy_xtensa_clk_switch_req_defaultreset</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>PHY to set this register If the request from Xtensa is read, then completion will be loaded in to 32-bit CRI-RO register and this bit is set. If request from Xtensa is write, then as soon as CL-hw sends the request to iosf-sb this bit is set. This bit is cleared when trigger_req is 1 -> 0.</p>	Default Value:	0b cfg_phy_xtensa_clk_switch_req_defaultreset	Access:	RO
Default Value:	0b cfg_phy_xtensa_clk_switch_req_defaultreset				
Access:	RO				
16	<p>cfg_trigger_xtensa_to_start_restore</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>1b cfg_trigger_xtensa_to_start_restore_defaultreset</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>PHY has a need to switch clock source to Xtensa due to external conditions. 1: Indication to uC about its own clock switch. uC to move to idle and respond with ack. Cleared when the clk switching is complete.</p>	Default Value:	1b cfg_trigger_xtensa_to_start_restore_defaultreset	Access:	RO
Default Value:	1b cfg_trigger_xtensa_to_start_restore_defaultreset				
Access:	RO				

DKLP_CMN_UC_CMN_UC_DWORD27

15	<p>cfg_uc_health</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_uc_health_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Set by CL hw after IP_READY is done and restore_b == 0 and internal restore is needed. This acts as trigger for uC to start internal restore process. Set during restore phase. Cleared on PM unblock ack msg.</p>	Default Value:	0b cfg_uc_health_defaultreset	Access:	R/W
Default Value:	0b cfg_uc_health_defaultreset				
Access:	R/W				
14:13	<p>cfg_reseverd_dw27_1</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>00b cfg_reseverd_dw27_1_defaultreset</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>uc_health bit, indicating the firmware is up</p>	Default Value:	00b cfg_reseverd_dw27_1_defaultreset	Access:	RO
Default Value:	00b cfg_reseverd_dw27_1_defaultreset				
Access:	RO				
12	<p>cfg_forcepwrpok_ack</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_forcepwrpok_ack_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reserved</p>	Default Value:	0b cfg_forcepwrpok_ack_defaultreset	Access:	R/W
Default Value:	0b cfg_forcepwrpok_ack_defaultreset				
Access:	R/W				
11	<p>cfg_xclk gatedstat_clr</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_xclk gatedstat_clr_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>xclk gated status bit, used after coming back from clock gating. cleared on falling edge of xclk_gatedstat.</p>	Default Value:	0b cfg_xclk gatedstat_clr_defaultreset	Access:	R/W
Default Value:	0b cfg_xclk gatedstat_clr_defaultreset				
Access:	R/W				
10	<p>cfg_xtensa_phy_send_block_nak</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_xtensa_phy_send_block_nak_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0: No action 1: CL fsm can send NAK response to PM-REQ block message without delay. This bit can be set by Xtensa in ip74pppxdkltypefamilyew_SOC where block message requires either ACK or NAK response without delay. This can be set by Xtensa if PM-REQ response delay is not tolerated by Punit. Cleared on falling edge of phy_block_req.</p>	Default Value:	0b cfg_xtensa_phy_send_block_nak_defaultreset	Access:	R/W
Default Value:	0b cfg_xtensa_phy_send_block_nak_defaultreset				
Access:	R/W				
9	<p>cfg_xtensa_phy_block_ack</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>1b cfg_xtensa_phy_block_ack_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Once Xtensa takes control, it can SET the bit to ensure all housekeeping is done before PM-REQ is allowed to be responded 1: CL fsm can send block ack based on other internal conditions (like firmware download in progress) 0: CL fsm should look for Xtensa_phy_send_block_NAK to take further action for PM-REQ message in processing. This is cleared by Xtensa after internal housekeeping is done. Cleared on falling edge of phy_block_req.</p>	Default Value:	1b cfg_xtensa_phy_block_ack_defaultreset	Access:	R/W
Default Value:	1b cfg_xtensa_phy_block_ack_defaultreset				
Access:	R/W				

DKLP_CMN_UC_CMN_UC_DWORD27

8	<p>cfg_xtensa_phy_sb_trigger_req</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_xtensa_phy_sb_trigger_req_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b cfg_xtensa_phy_sb_trigger_req_defaultreset	Access:	R/W
Default Value:	0b cfg_xtensa_phy_sb_trigger_req_defaultreset				
Access:	R/W				
7:6	<p>cfg_xtensa_phy_pllclk_change_ack</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>00b cfg_xtensa_phy_pllclk_change_ack_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Xtensa has done PLL configuration writes in to main bank or shadow bank (depending on configID value). This bit is cleared after Phy_xtensa_pllclk_change_req is 0. 0: PLL1 1: PLL2</p>	Default Value:	00b cfg_xtensa_phy_pllclk_change_ack_defaultreset	Access:	R/W
Default Value:	00b cfg_xtensa_phy_pllclk_change_ack_defaultreset				
Access:	R/W				
5	<p>cfg_xtensa_phy_cl_corewell_pg_ok</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>1b cfg_xtensa_phy_cl_corewell_pg_ok_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Xtensa allows CL-sus-fsm to power gate CL-corewell. Other PG-entry conditions are decided by CL-logic. Default is CL-corewell power gating allowed. This bit gets cleared if any interrupt comes. Firmware needs to set it when it is ok to power gate. This bit is regular CRI domain flop and not saved.</p>	Default Value:	1b cfg_xtensa_phy_cl_corewell_pg_ok_defaultreset	Access:	R/W
Default Value:	1b cfg_xtensa_phy_cl_corewell_pg_ok_defaultreset				
Access:	R/W				
4	<p>cfg_xtensa_phy_clk_switch_ack</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_xtensa_phy_clk_switch_ack_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Xtensa has reduced pending external dependencies and ok for clock source switch. Cleared on falling edge of clk_switch_req.</p>	Default Value:	0b cfg_xtensa_phy_clk_switch_ack_defaultreset	Access:	R/W
Default Value:	0b cfg_xtensa_phy_clk_switch_ack_defaultreset				
Access:	R/W				
3	<p>cfg_xtensa_int_restore_done</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_xtensa_int_restore_done_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is used in CL-fsm to notify ACU/DL to start internal ANA-restore if needed. Internal restore done for both CL/DL 0: Internal restore not done. This bit is cleared after unblock PM-ACK is sent out to PMC.</p>	Default Value:	0b cfg_xtensa_int_restore_done_defaultreset	Access:	R/W
Default Value:	0b cfg_xtensa_int_restore_done_defaultreset				
Access:	R/W				
2	<p>cfg_anasave_at_pm_req</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>1b cfg_anasave_at_pm_req_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Abutted to all DLs. Used along with PM_REQ block message. Once Xtensa takes control, it can clear/set this bit to either bypass ANA snapshot trigger or allow. Default is bypass as power gating of DL by ip74pppxdkltypecfamilyew_soc would erase the ANA register contents. 1: DL ACU fsm will trigger ANA-snap shot during save op. 0: DL ACU fsm should bypass ANA-snap shot during external or internal save. Set/Cleared by firmware</p>	Default Value:	1b cfg_anasave_at_pm_req_defaultreset	Access:	R/W
Default Value:	1b cfg_anasave_at_pm_req_defaultreset				
Access:	R/W				

DKLP_CMN_UC_CMN_UC_DWORD27

1	<p>cfg_xtensa_ok4_pll_disable</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_xtensa_ok4_pll_disable_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Set by Xtensa: If PLL is enabled forcefully and ok to be disabled to save power. cleared when the clock is gated.</p>	Default Value:	0b cfg_xtensa_ok4_pll_disable_defaultreset	Access:	R/W
Default Value:	0b cfg_xtensa_ok4_pll_disable_defaultreset				
Access:	R/W				
0	<p>cfg_xtensa_ok4_cg</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_xtensa_ok4_cg_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>If xtensa is idle for X clocks and ok to gate its clock. RUNSTALL is applied prior to clock gate properly followed by explicit clock gating at source. cleared when the clock is gated.</p>	Default Value:	0b cfg_xtensa_ok4_cg_defaultreset	Access:	R/W
Default Value:	0b cfg_xtensa_ok4_cg_defaultreset				
Access:	R/W				



DKLP_CMN_UC_CMN_UC_DWORD30

DKLP_CMN_UC_CMN_UC_DWORD30						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
CMN_UC::cmn_uc_dword30						
DWord	Bit	Description				
0	31:0	cfg_scratch_reg <table border="1"><tr><td>Default Value:</td><td>00000080h cfg_scratch_reg_defaultreset</td></tr><tr><td>Access:</td><td>R/W</td></tr></table> Used by firmware as a scratch register	Default Value:	00000080h cfg_scratch_reg_defaultreset	Access:	R/W
Default Value:	00000080h cfg_scratch_reg_defaultreset					
Access:	R/W					

DKLP_CMN2_DIG_CMN_DIG_DWORD0

DKLP_CMN2_DIG_CMN_DIG_DWORD0		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
UC_INTR		
DWord	Bit	Description
0	31:18	cfg_reserved
		Default Value: 0000h cfg_reserved_defaultreset
	Access: RO	
	CMN2_DIG::cmn_dig_dword0::reserved	
	17:16	cfg_i_csr_cmn_pll_mux_select_ovrd_val
		Default Value: 00b cfg_i_csr_cmn_pll_mux_select_ovrd_val_defaultreset
	Access: R/W	
	Power Well:SUS	
15	cfg_i_csr_cmn_dl_corepwr_ack_mask	
	Default Value: 1b cfg_i_csr_cmn_dl_corepwr_ack_mask_defaultreset	
Access: R/W		
Power Well:SUS		
14	cfg_i_csr_cmn_pll_mux_select_ovrd_en	
	Default Value: 0b cfg_i_csr_cmn_pll_mux_select_ovrd_en_defaultreset	
Access: R/W		
Power Well:SUS		
13	cfg_i_csr_cmn_clk_policy_ovrd_en	
	Default Value: 0b cfg_i_csr_cmn_clk_policy_ovrd_en_defaultreset	
Access: R/W		
Power well:SUS		
12:9	cfg_i_csr_cmn_clk_policy_mask	
	Default Value: 0h cfg_i_csr_cmn_clk_policy_mask_defaultreset	
Access: R/W		
Power well:SUS		
8	cfg_id_csr_cmn_uc_sideclk_div_select	
	Default Value: 0b cfg_id_csr_cmn_uc_sideclk_div_select_defaultreset	
Access: R/W		
Power well:SUS		

DKLP_CMN2_DIG_CMN_DIG_DWORD0

7	cfg_os_cmn_cri_intr_trigger		
	Default Value:	0b cfg_os_cmn_cri_intr_trigger_defaultreset	
	Access:	R/W	
	trigger interrupt status		
	6	cfg_os_cmn_cri_intr_rcomp_done	
		Default Value:	0b cfg_os_cmn_cri_intr_rcomp_done_defaultreset
		Access:	R/W
	uc interrupt. 1: clear rcomp done. 0: update rcomp done		
5	cfg_os_cmn_cri_intr_cmn_rst_l		
	Default Value:	0b cfg_os_cmn_cri_intr_cmn_rst_l_defaultreset	
	Access:	R/W	
uc interrupt. 1: clear cmnrst. 0: update cmnrst			
4	cfg_os_cmn_cri_intr_procmon_done		
	Default Value:	0b cfg_os_cmn_cri_intr_procmon_done_defaultreset	
	Access:	R/W	
uc interrupt. 1: clear procmon. 0: update procmon			
3	cfg_os_cmn_cri_intr_pll1_en		
	Default Value:	0b cfg_os_cmn_cri_intr_pll1_en_defaultreset	
	Access:	R/W	
uc interrupt, 1: clear pll1 enable. 0: update pll1 enable			
2	cfg_os_cmn_cri_intr_pll2_en		
	Default Value:	0b cfg_os_cmn_cri_intr_pll2_en_defaultreset	
	Access:	R/W	
uc interrupt. 1: clear pll2 enable. 0: update pll2 enable			
1	cfg_os_cmn_cri_intr_pll1_lock		
	Default Value:	0b cfg_os_cmn_cri_intr_pll1_lock_defaultreset	
	Access:	R/W	
uc interrupt. 1. clear pll1 lock. 0: update pll1 lock			
0	cfg_os_cmn_cri_intr_pll2_lock		
	Default Value:	0b cfg_os_cmn_cri_intr_pll2_lock_defaultreset	
	Access:	R/W	
uc interrupt. 1: clear pll2 lock. 0: update pll2 lock			

DKLP_PCS_GLUE_PMD_IRQ_VEC_EN

DKLP_PCS_GLUE_PMD_IRQ_VEC_EN		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Enable irq functions within lane		
DWord	Bit	Description
0	31:0	cfg_cfg_ecsr_irq_en
		Default Value: 00080000h cfg_cfg_ecsr_irq_en_defaultreset
		Access: R/W
		PCS_Glue::PMD_IRQ_VEC_EN::cfg_ecsr_irq_en



DKLP_PCS_GLUE_RTT_CR_SPARE

DKLP_PCS_GLUE_RTT_CR_SPARE						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Spare registers for RTTLane						
DWord	Bit	Description				
0	31:0	cfg_rtt_cr_spare <table border="1"><tr><td>Default Value:</td><td>8048000h cfg_rtt_cr_spare_defaultreset</td></tr><tr><td>Access:</td><td>R/W</td></tr></table> PCS_Glue::RTT_CR_SPARE::rtt_cr_spare	Default Value:	8048000h cfg_rtt_cr_spare_defaultreset	Access:	R/W
Default Value:	8048000h cfg_rtt_cr_spare_defaultreset					
Access:	R/W					

DKLP_PCS_GLUE_TX_DPCNTLO

DKLP_PCS_GLUE_TX_DPCNTLO			
Register Space: MMIO: 0/2/0			
Size (in bits): 32			
Dp control 0 register			
DWord	Bit	Description	
0	31	cfg_reserved_tx1	
		Default Value:	0b cfg_reserved_tx1_defaultreset
		Access:	RO
			reserved fields
	30	cfg_trainingen_tx1	
		Default Value:	0b cfg_trainingen_tx1_defaultreset
		Access:	R/W
			Enable set for programming in Compliance mode
	29	cfg_pipe_select_tx1	
		Default Value:	0b cfg_pipe_select_tx1_defaultreset
Access:		R/W	
		Override this bit to 0 to take the BIOS programmed Values and not pipe	
28	cfg_slow_trim_enable_tx1		
	Default Value:	1b cfg_slow_trim_enable_tx1_defaultreset	
	Access:	R/W	
		Enable or Disable the slow trim	
27:23	cfg_shunt_cm_tx1		
	Default Value:	00h cfg_shunt_cm_tx1_defaultreset	
	Access:	R/W	
		Back mode select for the Shunt CM	
22:18	cfg_shunt_cp_tx1		
	Default Value:	00h cfg_shunt_cp_tx1_defaultreset	
	Access:	R/W	
		Back mode select for the Shunt CP	
17:13	cfg_preshoot_control_I0_tx1		
	Default Value:	00h cfg_preshoot_control_I0_tx1_defaultreset	
	Access:	R/W	
		Preshoot Co-efficients	

DKLP_PCS_GLUE_TX_DPCNTLO

	12:8	cfg_de_emphasis_control_I0_tx1	
		Default Value:	00h cfg_de_emphasis_control_I0_tx1_defaultreset
		Access:	R/W
	De-emphasis co-efficient		
	7:3	cfg_cursor_control_tx1	
		Default Value:	00h cfg_cursor_control_tx1_defaultreset
		Access:	R/W
	Back Up mode for Shunt on C0		
	2:0	cfg_vswing_control_tx1	
Default Value:		111b cfg_vswing_control_tx1_defaultreset	
Access:		R/W	
1. 1V + 0dB (Full Swing) - 3b000 2. 800 mV + 0dB - 3b001 3. 600 mV + 0 dB - 3b100 4. 400 mV + 0dB -3b111			

DKLP_PCS_GLUE_TX_DPCNTL1

DKLP_PCS_GLUE_TX_DPCNTL1			
Register Space: MMIO: 0/2/0			
Size (in bits): 32			
Dp control 1 register			
DWord	Bit	Description	
0	31	cfg_reserved_tx2	
		Default Value:	0b cfg_reserved_tx2_defaultreset
		Access:	RO
			reserved fields
	30	cfg_trainingen_tx2	
		Default Value:	0b cfg_trainingen_tx2_defaultreset
		Access:	R/W
		Enable set for programming in Compliance mode	
29	cfg_pipe_select_tx2		
	Default Value:	0b cfg_pipe_select_tx2_defaultreset	
	Access:	R/W	
		Override this bit to 0 to take the BIOS programmed Values and not pipe	
28	cfg_slow_trim_enable_tx2		
	Default Value:	1b cfg_slow_trim_enable_tx2_defaultreset	
	Access:	R/W	
		Enable or Disable the slow trim	
27:23	cfg_shunt_cm_tx2		
	Default Value:	00h cfg_shunt_cm_tx2_defaultreset	
	Access:	R/W	
		Back mode select for the Shunt CM	
22:18	cfg_shunt_cp_tx2		
	Default Value:	00h cfg_shunt_cp_tx2_defaultreset	
	Access:	R/W	
		Back mode select for the Shunt CP	
17:13	cfg_preshoot_control_I0_tx2		
	Default Value:	00h cfg_preshoot_control_I0_tx2_defaultreset	
	Access:	R/W	
		Preshoot Co-efficients	

DKLP_PCS_GLUE_TX_DPCNTL1

	12:8	cfg_de_emphasis_control_I0_tx2	
		Default Value:	00h cfg_de_emphasis_control_I0_tx2_defaultreset
		Access:	R/W
	De-emphasis co-efficient		
	7:3	cfg_cursor_control_tx2	
		Default Value:	00h cfg_cursor_control_tx2_defaultreset
		Access:	R/W
	Back Up mode for Shunt on C0		
	2:0	cfg_vswing_control_tx2	
Default Value:		111b cfg_vswing_control_tx2_defaultreset	
Access:		R/W	
1. 1V + 0dB (Full Swing) - 3b000 2. 800 mV + 0dB - 3b001 3. 600 mV + 0 dB - 3b100 4. 400 mV + 0dB -3b111			

DKLP_PCS_GLUE_TX_DPCNTL2

DKLP_PCS_GLUE_TX_DPCNTL2		
Register Space: MMIO: 0/2/0		
Size (in bits): 32		
Dp control 2 register		
DWord	Bit	Description
0	31:13	cfg_reserved_dp3
		Default Value: 000000h cfg_reserved_dp3_defaultreset
	Access: RO	
	PCS_Glue::TX_DPCNTL2::reserved_dp3	
	12	loadgen_sharing_pmd_disable
Access:		R/W
For DP1p62, HDMI5p94: This bit is used if we want to fall-back to older logic where no loadgen sharing will be there inside PMD logic by setting this bit to 1. For other modes: This bit can be set to 1 for enabling loadgen sharing feature if needed. Internally its used as inversion for these modes.		
Value		Name
0b		Disable [Default]
1b	Enable	
11	cfg_dp_mode_cg_enable	
	Access:	R/W
	This bit enables the feature of power saving in non-dp modes by clock gating few clocks in Tx2. To disable this feature we need to program this bit to 0.	
	Value	Name
	1b	Enable [Default]
0b	Disable	
10	usb3_gen1_2ui_mode_en	
	Access:	R/W
	This bit is to enable 2UI path to counter the lane2lane skew in USB3.2 Gen1 mode.	
	Value	Name
	1b	Enable [Default]
0b	Disable	
9	cfg_dp_fifo_depth_tx1	
	Default Value:	0b cfg_dp_fifo_depth_tx1_defaultreset
	Access:	R/W
	PCS_Glue::TX_DPCNTL2::dp_fifo_depth_tx1	

DKLP_PCS_GLUE_TX_DPCNTL2

8	<p>cfg_dp_fifo_depth_tx2</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_dp_fifo_depth_tx2_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>PCS_Glue::TX_DPCNTL2::dp_fifo_depth_tx2</p>	Default Value:	0b cfg_dp_fifo_depth_tx2_defaultreset	Access:	R/W
Default Value:	0b cfg_dp_fifo_depth_tx2_defaultreset				
Access:	R/W				
7	<p>cfg_dp_2ui_4ui_mode_en</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_dp_2ui_4ui_mode_en_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>1 - 2ui 0- 4ui</p>	Default Value:	0b cfg_dp_2ui_4ui_mode_en_defaultreset	Access:	R/W
Default Value:	0b cfg_dp_2ui_4ui_mode_en_defaultreset				
Access:	R/W				
6:5	<p>cfg_loadgenselect_tx2</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>00b cfg_loadgenselect_tx2_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>loadgen select for datapath2ui - Look at the sheet for CFG per Tx</p>	Default Value:	00b cfg_loadgenselect_tx2_defaultreset	Access:	R/W
Default Value:	00b cfg_loadgenselect_tx2_defaultreset				
Access:	R/W				
4:3	<p>cfg_loadgenselect_tx1</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>00b cfg_loadgenselect_tx1_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>loadgen select for datapath2ui - Look at the sheet for CFG per Tx</p>	Default Value:	00b cfg_loadgenselect_tx1_defaultreset	Access:	R/W
Default Value:	00b cfg_loadgenselect_tx1_defaultreset				
Access:	R/W				
2	<p>cfg_dp20bitmode</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_dp20bitmode_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>20 bit mode support. This will need to be set to 1 if Pipe width does not reflect the 20bit mode</p>	Default Value:	0b cfg_dp20bitmode_defaultreset	Access:	R/W
Default Value:	0b cfg_dp20bitmode_defaultreset				
Access:	R/W				
1	<p>cfg_rate8boverride_enable</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_rate8boverride_enable_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>8bit override enable. The pisorate_8b signal is normally decoded from PHYMODE and RATE. When 1, the pisorate_8b signal will take with pisorate8bit_ovrd value.</p>	Default Value:	0b cfg_rate8boverride_enable_defaultreset	Access:	R/W
Default Value:	0b cfg_rate8boverride_enable_defaultreset				
Access:	R/W				
0	<p>cfg_rate8boverride</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_rate8boverride_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>value used for pisorate_8b when pisorate8bit_overden = 1</p>	Default Value:	0b cfg_rate8boverride_defaultreset	Access:	R/W
Default Value:	0b cfg_rate8boverride_defaultreset				
Access:	R/W				

DKLP_PCS_GLUE_TX1_FW_CALIB

DKLP_PCS_GLUE_TX1_FW_CALIB				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Tx2 Fw calib support				
DWord	Bit	Description		
0	31:8	cfg_reserved_tx1		
		Default Value:	000000h cfg_reserved_tx1_defaultreset	
		Access:	R/W	
		PCS_Glue::TX1_FW_CALIB::reserved_tx1		
		7	cfg_cfg_disable_wait_init_periodic	
			Default Value:	0b cfg_cfg_disable_wait_init_periodic_defaultreset
			Access:	R/W
		PCS_Glue::TX1_FW_CALIB::cfg_disable_wait_init_periodic		
6	cfg_tx1_dcc_cmp			
	Default Value:	0b cfg_tx1_dcc_cmp_defaultreset		
	Access:	RO		
PCS_Glue::TX1_FW_CALIB::tx1_dcc_cmp				
5	cfg_cfg_fw_oneshotcal_req_ctrl_val			
	Default Value:	0b cfg_cfg_fw_oneshotcal_req_ctrl_val_defaultreset		
	Access:	R/W		
PCS_Glue::TX1_FW_CALIB::cfg_fw_oneshotcal_req_ctrl_val				
4	cfg_cfg_tx_fw_oneshotcal_req_ctrl_en			
	Default Value:	0b cfg_cfg_tx_fw_oneshotcal_req_ctrl_en_defaultreset		
	Access:	R/W		
PCS_Glue::TX1_FW_CALIB::cfg_tx_fw_oneshotcal_req_ctrl_en				
3	cfg_cfg_tx_pwr_cal_en_ovrd_val			
	Default Value:	0b cfg_cfg_tx_pwr_cal_en_ovrd_val_defaultreset		
	Access:	R/W		
PCS_Glue::TX1_FW_CALIB::cfg_tx_pwr_cal_en_ovrd_val				
2	cfg_cfg_tx_pwr_cal_en_ovrd_en			
	Default Value:	0b cfg_cfg_tx_pwr_cal_en_ovrd_en_defaultreset		
	Access:	R/W		
PCS_Glue::TX1_FW_CALIB::cfg_tx_pwr_cal_en_ovrd_en				

DKLP_PCS_GLUE_TX1_FW_CALIB	
1	cfg_cfg_rate_cal_en_ovrd_val Default Value: 0b cfg_cfg_rate_cal_en_ovrd_val_defaultreset Access: R/W PCS_Glue::TX1_FW_CALIB::cfg_rate_cal_en_ovrd_val
	cfg_odkl_tx_rate_ana_cal_en Default Value: 0b cfg_odkl_tx_rate_ana_cal_en_defaultreset Access: R/W PCS_Glue::TX1_FW_CALIB::odkl_tx_rate_ana_cal_en

DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD0

DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD0			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	168BF0h-168BF3h		
Name:	DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD0		
ShortName:	DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD0		
Reset:	global		
DFXMISC 7E			
DWord	Bit	Description	
0	31:16	Reserved	
		Access:	RO
		Format:	MBZ
	15	cri_dfx_marginmode	
		Default Value:	0b cri_dfx_marginmode_defaultreset
		Access:	R/W
	Margin mode. Overrides standard setup configurations for use with Eye Width Margining. 0 : Standard Mode (default) 1 : Margin Mode enabled		
	14:13	cri_dfx_evenodd_mask	
		Default Value:	00b cri_dfx_evenodd_mask_defaultreset
		Access:	R/W
	Even/odd bit select for comparison. 00 : no masking; 01: select odd path and mask the even path; 10: select even path and mask the odd path; 11: reserved;		
	12	dfx_chk_sel	
Default Value:		0b dfx_chk_sel_defaultreset	
Access:		R/W	
This is to select where the rx data is compared. 0 If compared after Kalgin, and rx data is in 10b domain and running on rxsymblk; 1 if compared after 10b-8b, the rx data is 8b domain and running on txsymblk;			

DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD0

11	cri_dfx_synchr_ignore_err	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_dfx_synchr_ignore_err_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b cri_dfx_synchr_ignore_err_defaultreset	Access:	R/W	<p>Ignore Corrected Synchdr Errors. When enabled, the BoB LCE will ignore corrected single-bit synchdr errors in USB3 Gen2.</p> <p>0: include corrected synchdr errors in errcnt 1: ignore corrected synchdr errors, do not add to errcnt.</p> <p>Applies only to BOB LCE.</p>
Default Value:	0b cri_dfx_synchr_ignore_err_defaultreset						
Access:	R/W						
10:8	cri_dfx_maxerrcnt_2_0	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>000b cri_dfx_maxerrcnt_2_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	000b cri_dfx_maxerrcnt_2_0_defaultreset	Access:	R/W	<p>Selectable maximum value that the DFXERRCNT can reach before the Local Compare Engine is automatically stopped.</p> <p>// 000 : Free running (default) // 001 : 2¹⁶ // 010 : 2¹⁰ // 011 : 2⁸ // 100 : 2⁴ // 101 : 2² // 110 : First Error // 111 : 2³²</p>
Default Value:	000b cri_dfx_maxerrcnt_2_0_defaultreset						
Access:	R/W						
7	dfx_lcerx_dp_mode	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b dfx_lcerx_dp_mode_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b dfx_lcerx_dp_mode_defaultreset	Access:	R/W	<p>1= enable lcerx dp mode rxdata from upar sent to pipe as rxdata.</p>
Default Value:	0b dfx_lcerx_dp_mode_defaultreset						
Access:	R/W						
6	cri_dfx_typec_dp_en	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_dfx_typec_dp_en_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b cri_dfx_typec_dp_en_defaultreset	Access:	R/W	<p>Enable to support Type-C TX1/TX2 data path in Base LCE.</p> <p>0: ip74pppxdkltypecfamilyew_Normal LCE operating mode 1: LCE would replicate the lower 20/16b of it's output data on its upper 20/16b data. (16b/20b depends on whether encoder/decoder is bypassed or not)</p>
Default Value:	0b cri_dfx_typec_dp_en_defaultreset						
Access:	R/W						
5	cri_dfx_eieos_sync_en	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_dfx_eieos_sync_en_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b cri_dfx_eieos_sync_en_defaultreset	Access:	R/W	<p>BoB LCE Training Pattern control.</p> <p>0: use EIEOS/SYNC + ISI pattern blocks 1: use only EIEOS/SYNC blocks</p>
Default Value:	0b cri_dfx_eieos_sync_en_defaultreset						
Access:	R/W						

DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD0

4	<p>cri_dfx_patbuftrainovr</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_dfx_patbuftrainovr_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Pattern Buffer Training Override. Enables manual training of the Pattern Buffer instead of the automated coordination between the Pattern Checker and Patter Generator. When asserted, the DFXPATBUFTRAIN bit will be used to force when training is active and when it is complete. 0 : Automatic Training (default) 1 : Enable Manual Training</p>	Default Value:	0b cri_dfx_patbuftrainovr_defaultreset	Access:	R/W
Default Value:	0b cri_dfx_patbuftrainovr_defaultreset				
Access:	R/W				
3	<p>cri_dfx_dword_align_en</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_dfx_dword_align_en_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Dword align enable. 1: EnableDword 0: No Dword alignment (default)</p>	Default Value:	0b cri_dfx_dword_align_en_defaultreset	Access:	R/W
Default Value:	0b cri_dfx_dword_align_en_defaultreset				
Access:	R/W				
2	<p>cri_dfx_patchken</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_dfx_patchken_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Pattern Checker Enable. 0 : Disable Pattern Checker (default) 1 : Enable Pattern Checker</p>	Default Value:	0b cri_dfx_patchken_defaultreset	Access:	R/W
Default Value:	0b cri_dfx_patchken_defaultreset				
Access:	R/W				
1	<p>cri_dfx_patgenen</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_dfx_patgenen_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Pattern Generator Enable. This will activate the DFx bypass muxes in the PCS Tx path. 0 : Disable Pattern Generator (default) 1: Enable Pattern Generator</p>	Default Value:	0b cri_dfx_patgenen_defaultreset	Access:	R/W
Default Value:	0b cri_dfx_patgenen_defaultreset				
Access:	R/W				
0	<p>lce_en</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b lce_en_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable lce clock gating, must be set to 1'b1 first before lce is used</p>	Default Value:	0b lce_en_defaultreset	Access:	R/W
Default Value:	0b lce_en_defaultreset				
Access:	R/W				



DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD1

DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD1			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	168BF4h-168BF7h		
Name:	DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD1		
ShortName:	DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD1		
Reset:	global		
DFXPATBUFSIZE			
DWord	Bit	Description	
0	31:16	Reserved	
		Access:	RO
		Format:	MBZ
15		dfx_cri_lcerxtrain	
		Default Value:	0b dfx_cri_lcerxtrain_defaultreset
		Access:	RO
Indicates that the LCE RX has received at least 1 training pattern for BASE in non-raw PRBS and PATBUF modes.			
14:12		cri_dfx_prbspoly_2_0	
		Default Value:	000b cri_dfx_prbspoly_2_0_defaultreset
		Access:	R/W
PRBS Polynomial. Selects the polynomial to be used by the PRBS in the Pattern Generator and Pattern Checker. For Base: 000 $x^{16} + x^5 + x^4 + x^3 + 1$ (USB3/PCIe Scrambler) (8b/16b/32b) 001 $x^{16} + x^{15} + x^{13} + x^4 + 1$ (SATA scrambler) (8b/16b/32b) 010 $x^{31} + x^{28} + 1$ (8b/16b/32b) 011 $x^7 + x^6 + 1$ (8b/16b/32b) 100 $x^7 + x^6 + 1$ (10b/20b/40b) 101 Reserved 110 Reserved 111 Reserved For BOB: (Only 2 bits 5:4 are used. bit 6 is a don't care): 00 $x^{23} + x^{21} + x^{16} + x^8 + x^5 + x^2 + 1$ 01 $x^{31} + x^{28} + 1$ 10 $x^7 + x^6 + 1$ 11 Reserved			

DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD1

11	<p>cri_dfx_patbuftrain</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_dfx_patbuftrain_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Pattern Buffer Manual Training. When DFXPATBUFTRAINOVR and DFXLCESTART are asserted, this manually controls whether the Pattern Buffers are in training or have completed training. 0 : Send training patterns (default) 1 : Send contents of DFXPATBUF</p>	Default Value:	0b cri_dfx_patbuftrain_defaultreset	Access:	R/W
Default Value:	0b cri_dfx_patbuftrain_defaultreset				
Access:	R/W				
10	<p>cri_dfx_clrerrcnt</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_dfx_clrerrcnt_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Clear Error ip74pppxdkltypepecfamilyew_Counter. Resets the Pattern Checker's error ip74pppxdkltypepecfamilyew_counter. 0 : Error ip74pppxdkltypepecfamilyew_Counter allowed to run (default) 1 : Error ip74pppxdkltypepecfamilyew_Counter held in reset</p>	Default Value:	0b cri_dfx_clrerrcnt_defaultreset	Access:	R/W
Default Value:	0b cri_dfx_clrerrcnt_defaultreset				
Access:	R/W				
9	<p>cri_dfx_lcereset</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_dfx_lcereset_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Local Compare Engine Reset. Resets all components of the Local Compare Engine in both the Pattern Generator and the Pattern Checker. 0 : LCE not in reset (default) 1 : LCE in reset</p>	Default Value:	0b cri_dfx_lcereset_defaultreset	Access:	R/W
Default Value:	0b cri_dfx_lcereset_defaultreset				
Access:	R/W				
8	<p>cri_dfx_lcestart</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_dfx_lcestart_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Local Compare Engine Start. Controls the starting and stopping of the LCE. Allows for simultaneous or independent start across lanes. Once stopped, a DFXLCERESET is usually required. 0 : LCE stopped (default) 1 : LCE running</p>	Default Value:	0b cri_dfx_lcestart_defaultreset	Access:	R/W
Default Value:	0b cri_dfx_lcestart_defaultreset				
Access:	R/W				
7	<p>cri_dfx_xor_data_en</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_dfx_xor_data_en_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Patbuf data scrambling enable. Setting this bit will XOR the patbuf data with the PRBS pattern selected by cri_dfx_prbspoly. Applies to both Base and BoB pattern buffers. 0: Patbuf data is not scrambled by LFSR 1: Patbuf data is scrambled by selected LFSR pattern</p>	Default Value:	0b cri_dfx_xor_data_en_defaultreset	Access:	R/W
Default Value:	0b cri_dfx_xor_data_en_defaultreset				
Access:	R/W				

DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD1

6	cri_dfx_last_sym_en	Default Value:	0b cri_dfx_last_sym_en_defaultreset	<p>Access: R/W</p> <p>Base Pattern Buffer Repeat Last Symbol. Enabling this mode will cause the Base patbuf to repeat bits [9:0] an extra 4 times at the end of each patbuf loop.</p> <p>0: Do not repeat last symbol 1: Repeat last symbol 4 times</p>
		Access:	R/W	
5:4	cri_dfx_patbufsize_1_0	Default Value:	00b cri_dfx_patbufsize_1_0_defaultreset	<p>Access: R/W</p> <p>Pattern Buffer Size. Selects how much of the Pattern Buffer to use, which allows for shorter pattern sequences.</p> <p>Base pattern gen: no effect, Base LCE is always 120 bits, 12 symbols. BoB pattern generator: The MSB will always be bit 127. The LSB will depend on this select.</p> <p>00 : full 4x32b or 8x16b buffer (default) 01 : 3x32b (while in 32b mode), 7x16b (while in 16b mode) 10 : 2x32b (while in 32b mode), 5x16b (while in 16b mode) 11 : 1x32b (while in 32b mode), 3x16b (while in 16b mode)</p>
		Access:	R/W	
3	cri_dfx_patbufloop	Default Value:	1b cri_dfx_patbufloop_defaultreset	<p>Access: R/W</p> <p>Pattern Buffer Looping enable. Enables looping of the Patter Buffer.</p> <p>By default, the contents of Pattern Buffer will be used once and stop.</p> <p>Alternatively, the Pattern Buffer will continue to loop until the DFXLCESTART is de-asserted.</p> <p>0 : Run Pattern Buffer only once (default) 1 : Loop Pattern Buffer until stopped</p>
		Access:	R/W	
2	cri_dfx_patbufdwidth	Default Value:	0b cri_dfx_patbufdwidth_defaultreset	<p>Access: R/W</p> <p>Pattern Buffer Data Width.</p> <p>For Base: Selects between 10/20/40 bit (8b/10b encoder on TX bypassed) or 8/16/32 bit data width for the Pattern Buffer.</p> <p>On the RX path, data is checked before K-align Block only for PRBS, when 10/20/40b mode is selected.</p> <p>0 : 10/20/40b (default) 1 : 8/16/32b</p> <p>For BOB</p> <p>0 : TX Block Encoder is bypassed/Data is Checked before RX Block Align, which is supported only in PRBS 1 : TX Block Encoder is used/Data is Checked after RX Block Align</p>
		Access:	R/W	

DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD1

	1:0	cri_dfx_lcepatsrc	
		Default Value:	00b cri_dfx_lcepatsrc_defaultreset
		Access:	R/W
<p>Local Compare Engine Pattern Source. Selects between using Pattern Buffer or PRBS as source of LCE patterns.</p> <p>00 : Pattern Buffer; use LCE default training pattern;</p> <p>01: Pattern Buffer; use the first 40b of pattern buffer for training.</p> <p>10: PRBS; use LCE default training pattern;</p> <p>11: PRBS; use the first 40b of pattern buffer for training.</p>			



DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD7

DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD7			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	168BF8h-168BFBh		
Name:	DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD7		
ShortName:	DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD7		
Reset:	global		
DFXPRBSSEED1			
DWord	Bit	Description	
0	31:16	Reserved	
		Access:	RO
		Format:	MBZ
	15:12	cri_dfx_maxbitcnt_3_0	
		Default Value:	0h cri_dfx_maxbitcnt_3_0_defaultreset
		Access:	R/W
Selectable maximum value that the DFXBITCNT can reach before the Local Compare Engine is automatically stopped. // 000 : Feature is disabled // 1 : 2 ¹³ (4096 words) // 2 : 2 ¹⁴ (8192 words) // 3 : 2 ¹⁵ (16384 words) // ... // 13: 2 ²⁵ (1.67E7 words) // 14: 2 ²⁹ (5.38E8 words) // 15: 2 ³² (4.29E9 words)			
	11	cri_dfx_raw_high_16b_sel	
		Default Value:	0b cri_dfx_raw_high_16b_sel_defaultreset
		Access:	R/W
Chooses between upper 16 bits and lower 16bits of the actual and expected data logged to be read out in BOB 32b RX mode. (TBT3) 0: Selects lower 16bits of the expected/actual data in the error logging register 1: Selects upper 16bits of the expected/actual data in the error logging register			

DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD7

10	<p>cri_dfx_errlog_freeze</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_dfx_errlog_freeze_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Error Log register Freeze. This bit will freeze the error logging when in free-running mode so the actual and expected data can be read by software. This bit must be 0 in first-fail mode. This bit must be cleared to capture subsequent errors. This bit has no effect on the error ip74pppxdkltypecfamilyew_counter and only freezes the log registers. This bit applies to both Base and BoB LCE engines. 0: ip74pppxdkltypecfamilyew_Normal operation, log errors 1: Hold error log register values</p>	Default Value:	0b cri_dfx_errlog_freeze_defaultreset	Access:	R/W
Default Value:	0b cri_dfx_errlog_freeze_defaultreset				
Access:	R/W				
9	<p>cri_dfx_errlog_index</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_dfx_errlog_index_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Error Log register bank Index. This bit is used to select which error log register bank is read from the Error Log registers. This bit applies to both Base and BoB LCE engines. 0: select bank 0 1: select bank 1</p>	Default Value:	0b cri_dfx_errlog_index_defaultreset	Access:	R/W
Default Value:	0b cri_dfx_errlog_index_defaultreset				
Access:	R/W				
8	<p>cri_dfx_errlog_mode</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_dfx_errlog_mode_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Error Log storage mode. This bit applies to both Base and BoB LCE engines. 0: Capture first two failing cycles, then stop 1: Capture latest two failing cycles, free-running</p>	Default Value:	0b cri_dfx_errlog_mode_defaultreset	Access:	R/W
Default Value:	0b cri_dfx_errlog_mode_defaultreset				
Access:	R/W				
7:0	<p>cri_dfx_prbsseed_39_32</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>00h cfg_cri_dfx_prbsseed_39_32_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>PRBS seed.</p>	Default Value:	00h cfg_cri_dfx_prbsseed_39_32_defaultreset	Access:	R/W
Default Value:	00h cfg_cri_dfx_prbsseed_39_32_defaultreset				
Access:	R/W				



DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD8

DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD8			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	168BFCh-168BFFh		
Name:	DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD8		
ShortName:	DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD8		
Reset:	global		
DFXPRBSSEED3			
DWord	Bit	Description	
0	31:16	Reserved	
		Access:	RO
		Format:	MBZ
	15:8	cri_dfx_prbsseed_23_16	
		Default Value:	FFh cri_dfx_prbsseed_23_16_defaultreset
		Access:	R/W
		reserved	
	7:0	cri_dfx_prbsseed_31_24	
		Default Value:	FFh cri_dfx_prbsseed_31_24_defaultreset
Access:		R/W	
PRBS seed. Can be used for HVM determinism. The use of all zeroes can result in lockup.			

DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD9

DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD9			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	168C00h-168C03h		
Name:	DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD9		
ShortName:	DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD9		
Reset:	global		
DFXPRBSSEED1			
DWord	Bit	Description	
0	31:16	Reserved	
		Access:	RO
		Format:	MBZ
	15:8	cri_dfx_prbsseed_7_0	
		Default Value:	FFh cri_dfx_prbsseed_7_0_defaultreset
		Access:	R/W
		reserved	
	7:0	cri_dfx_prbsseed_15_8	
		Default Value:	FFh cri_dfx_prbsseed_15_8_defaultreset
Access:		R/W	
reserved			



DKLP_PCS_PCS_DWORD3

DKLP_PCS_PCS_DWORD3			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	168BE8h-168BEBh		
Name:	DKLP_PCS_PCS_DWORD3		
ShortName:	DKLP_PCS_PCS_DWORD3		
Reset:	global		
PRBS			
DWord	Bit	Description	
0	31:24	cri_kalign_timer_value_gen1	
		Default Value: 00h cri_kalign_timer_value_gen1_defaultreset	
		Access: R/W	
			When K-Align timer mode is enabled, this value represents the timer value for Gen1 rates.[3:0] = PS1 timer value. Multiply this value by 32ns[7:4] = Non-PS1 timer value. Multiply this value by 64ns
	23:6	Reserved	
		Default Value: 00h	
		Access: RO	
			Reserved
	5	Reserved	
	4	o_cfg_pcs_dp_calbypass_disable	
Access: R/W			
To disable the DP calbypass.			
Value		Name	
0b		enable [Default]	
1b	disable		
3	o_cri_tx_raw_mode_enable		
	Access: R/W		
	To enable the PRBS raw mode for TX data.		
	Value	Name	
	0b	disable [Default]	
1b	enable		
2	Reserved		
1	Reserved		
0	Reserved		

DKLP_PCS_PCS_DWORD5

DKLP_PCS_PCS_DWORD5					
Register Space:	MMIO: 0/2/0				
Size (in bits):	32				
Address:	168C04h-168C07h				
Name:	DKLP_PCS_PCS_DWORD5				
ShortName:	DKLP_PCS_PCS_DWORD5				
Reset:	global				
DWord	Bit	Description			
0	31:28	cri_rxpwrfsm_rxsqshunt_timer			
		<table border="1"> <tr> <td>Default Value:</td> <td>1h cri_rxpwrfsm_rxsqshunt_timer_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Number of sus clocks for rx shunt pulse width. Default is 1 sus clock (40 ns)</p>	Default Value:	1h cri_rxpwrfsm_rxsqshunt_timer_defaultreset	Access:
	Default Value:	1h cri_rxpwrfsm_rxsqshunt_timer_defaultreset			
	Access:	R/W			
	27:24	cri_rxpwrfsm_timer_rx_sqen_lo			
<table border="1"> <tr> <td>Default Value:</td> <td>1h cri_rxpwrfsm_timer_rx_sqen_lo_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Number of sus clocks for squelch turn-on when already in PS0, PS1, or PS6. Goal is to have at least 100ns of delay</p>		Default Value:	1h cri_rxpwrfsm_timer_rx_sqen_lo_defaultreset	Access:	R/W
Default Value:	1h cri_rxpwrfsm_timer_rx_sqen_lo_defaultreset				
Access:	R/W				
23:16	cri_rxpwrfsm_timer_rx_sqen_hi				
	<table border="1"> <tr> <td>Default Value:</td> <td>00h cri_rxpwrfsm_timer_rx_sqen_hi_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Number of sus clocks for powering up squelch fsm when coming from reset or PS3 - PS5 power state. Goal is to have at least 650ns of delay</p>	Default Value:	00h cri_rxpwrfsm_timer_rx_sqen_hi_defaultreset	Access:	R/W
Default Value:	00h cri_rxpwrfsm_timer_rx_sqen_hi_defaultreset				
Access:	R/W				
15	cri_disable_ps1_sus_hndshk				
	<table border="1"> <tr> <td>Default Value:</td> <td>0b cri_disable_ps1_sus_hndshk_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When set, disables the susclk handshake for Power Down transitions into and out of PS1.</p>	Default Value:	0b cri_disable_ps1_sus_hndshk_defaultreset	Access:	R/W
Default Value:	0b cri_disable_ps1_sus_hndshk_defaultreset				
Access:	R/W				
14	cri_disable_tx_ps1_fastmode				
	<table border="1"> <tr> <td>Default Value:</td> <td>0b cri_disable_tx_ps1_fastmode_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When this register is 0, the PCS will allow TxPower State transitions to flow on AMI without waiting for the Rx as long as the RxPower State is already at the same value. This would result in a latency speedup if the Rx is in PS1 (RxStandby) and a Power Down request is made for PS1.</p>	Default Value:	0b cri_disable_tx_ps1_fastmode_defaultreset	Access:	R/W
Default Value:	0b cri_disable_tx_ps1_fastmode_defaultreset				
Access:	R/W				

DKLP_PCS_PCS_DWORD5

13	<p>cri_disable_ps3_ps0_usb3_tx_only_init</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_disable_ps3_ps0_usb3_tx_only_init_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Setting this register will require both Tx and Rx subsystems to be ready prior to the PhyStatus return. The default behavior is that PhyStatus will be returned based only on Tx. This register is only applicable for USB3. For all other PhyModes, both Tx and Rx responses are needed to acknowledge this state transition.</p> <p>0: PS3->PS0 INIT_DONE PhyStatus acknowledgement based on TX_READY 1: PS3->PS0 INIT_DONE PhyStatus acknowledgement based on TX_READY and RX_READY</p>	Default Value:	0b cri_disable_ps3_ps0_usb3_tx_only_init_defaultreset	Access:	R/W
Default Value:	0b cri_disable_ps3_ps0_usb3_tx_only_init_defaultreset				
Access:	R/W				
12	<p>cri_disable_ps0_ps1_usb3_fastmode</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_disable_ps0_ps1_usb3_fastmode_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Setting this register disables the shortened handshake time between PCLK and SUSCLK for USB3 PS1 entries.</p> <p>0: Use shortened handshake 1: Use full handshake</p>	Default Value:	0b cri_disable_ps0_ps1_usb3_fastmode_defaultreset	Access:	R/W
Default Value:	0b cri_disable_ps0_ps1_usb3_fastmode_defaultreset				
Access:	R/W				
11	<p>reg_core_softreset_en</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b reg_core_softreset_en_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable soft reset for PCLK domain</p>	Default Value:	0b reg_core_softreset_en_defaultreset	Access:	R/W
Default Value:	0b reg_core_softreset_en_defaultreset				
Access:	R/W				
10	<p>reg_core_softreset</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>1b reg_core_softreset_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Set low to reset PCLK domain, set high to leave reset</p>	Default Value:	1b reg_core_softreset_defaultreset	Access:	R/W
Default Value:	1b reg_core_softreset_defaultreset				
Access:	R/W				
9	<p>cri_disable_ps1_ps0_usb3_tx_only</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_disable_ps1_ps0_usb3_tx_only_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Setting this register will require both Tx and Rx sub systems to be ready prior to the PhyStatus return. The default behavior is that PhyStatus will be returned based only on Tx. This register is only applicable for USB3. For all other PhyModes, both Tx and Rx responses are needed to acknowledge this state transition.</p> <p>0: PS1->PS0 PhyStatus acknowledgement based on TX_READY 1: PS1->PS0 PhyStatus acknowledgement based on TX_READY and RX_READY</p>	Default Value:	0b cri_disable_ps1_ps0_usb3_tx_only_defaultreset	Access:	R/W
Default Value:	0b cri_disable_ps1_ps0_usb3_tx_only_defaultreset				
Access:	R/W				

DKLP_PCS_PCS_DWORD5

8	<p>cri_disable_ps2_ps0_usb3_tx_only</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>1b cri_disable_ps2_ps0_usb3_tx_only_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Setting this register will require both Tx and Rx sub systems to be ready prior to the PhyStatus return. The default behavior is that PhyStatus will be returned based only on Tx. This register is only applicable for USB3. For all other PhyModes, both Tx and Rx responses are needed to acknowledge this state transition.</p> <p>0: PS2->PS0 PhyStatus acknowledgement used on TX_READY 1: PS2->PS0 PhyStatus acknowledgement used on TX_READY and RX_READY</p>	Default Value:	1b cri_disable_ps2_ps0_usb3_tx_only_defaultreset	Access:	R/W
Default Value:	1b cri_disable_ps2_ps0_usb3_tx_only_defaultreset				
Access:	R/W				
7	<p>cri_disable_pcie3_int_eqtrain</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_disable_pcie3_int_eqtrain_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Setting this register will prevent the PHY from autonomously generating an RxEqTrain operation when entering PCIe Gen3.</p>	Default Value:	0b cri_disable_pcie3_int_eqtrain_defaultreset	Access:	R/W
Default Value:	0b cri_disable_pcie3_int_eqtrain_defaultreset				
Access:	R/W				
6	<p>cri_disable_ps3_ps0_usb3_tx_only</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_disable_ps3_ps0_usb3_tx_only_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Setting this register will require both a TX_READY and a RX_READY before setting PhyStatus for a PS3->PS0 transition in USB3 mode.</p>	Default Value:	0b cri_disable_ps3_ps0_usb3_tx_only_defaultreset	Access:	R/W
Default Value:	0b cri_disable_ps3_ps0_usb3_tx_only_defaultreset				
Access:	R/W				
5	<p>cri_rxeb_eiosenable</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_rxeb_eiosenable_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When 1 enables EIOS based Rx power down (Set to 0 to disable Auto RX off feature)</p>	Default Value:	0b cri_rxeb_eiosenable_defaultreset	Access:	R/W
Default Value:	0b cri_rxeb_eiosenable_defaultreset				
Access:	R/W				
4	<p>cri_rxdigfiltsq_enable</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>1b cri_rxdigfiltsq_enable_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When 1 enables unsquelch based Rx power up in P0 or P0s</p>	Default Value:	1b cri_rxdigfiltsq_enable_defaultreset	Access:	R/W
Default Value:	1b cri_rxdigfiltsq_enable_defaultreset				
Access:	R/W				
3	<p>cri_disable_sq_eqtrain</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_disable_sq_eqtrain_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Disables waiting for unsquelch from the Rx before starting an internal RxEqTrain for a PCIe Gen3 speed change. Only applicable if cri_disable_pcie3_int_eqtrain is 1'b0.</p> <p>0: Wait for unsquelch before starting an RxEqTrain 1: Do not wait for unsquelch before starting RxEqTrain</p>	Default Value:	0b cri_disable_sq_eqtrain_defaultreset	Access:	R/W
Default Value:	0b cri_disable_sq_eqtrain_defaultreset				
Access:	R/W				

DKLP_PCS_PCS_DWORD5					
2	<p>cri_always_do_int_rxeqtrain</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cri_always_do_int_rxeqtrain_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When set, always performs an internal RxEqTrain on speed change to PCIe3, regardless of the PIPE RxEqTrain input. If an external request is active, this will always result in back-to-back RxEqTrain operations.</p> <p>0: Cancel internal request if an external request is outstanding 1: Always do internal EqTrain, even if an external request is active</p>	Default Value:	0b cri_always_do_int_rxeqtrain_defaultreset	Access:	R/W
Default Value:	0b cri_always_do_int_rxeqtrain_defaultreset				
Access:	R/W				
1:0	<p>cri_sqdig_int_time</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>01b cri_sqdig_int_time_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Sets the value of on/off times for sqreset going to the digital squelch.</p> <p>00=1.0susclk on 0.5 off, 01=1.5on 0.5off 10=2.0on 0.5off, 11=2.5on 0.5off</p>	Default Value:	01b cri_sqdig_int_time_defaultreset	Access:	R/W
Default Value:	01b cri_sqdig_int_time_defaultreset				
Access:	R/W				

DKLP_PCS_PCS_DWORD23

DKLP_PCS_PCS_DWORD23			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
SET50			
DWord	Bit	Description	
0	31:29	cfg_reserved583	
		Default Value:	000b cfg_reserved583_defaultreset
		Access:	RO
	Reserved		
	28:24	cfg_reserved584	
Default Value:		00h cfg_reserved584_defaultreset	
Access:		RO	
Hysteresis ip74pppxdkltypepcfamiyew_timer value for corewell gating. Power gating criteria(except PMC) must me met for these many susclks before power gating is initiated. Crireg resides in suswell and retained in aonwell.			
23:21	cfg_reserved581		
	Default Value:	000b cfg_reserved581_defaultreset	
	Access:	RO	
Reserved			
20:16	cfg_reserved582		
	Default Value:	00h cfg_reserved582_defaultreset	
	Access:	RO	
Hysteresis ip74pppxdkltypepcfamiyew_timer value for suswell gating. Power gating criteria(except PMC) must me met for these many susclks before power gating is initiated. Crireg resides in aonwell.			
15:9	cfg_reserved579		
	Default Value:	00h cfg_reserved579_defaultreset	
	Access:	RO	
Reserved			
8	cfg_reserved580		
	Default Value:	0b cfg_reserved580_defaultreset	
	Access:	RO	
pianclkbufen assertion to rxidle deassertion delay ip74pppxdkltypepcfamiyew_timer override (HSD 4960100)			

DKLP_PCS_PCS_DWORD23

7:3	cfg_reserved578	
	Default Value:	00h cfg_reserved578_defaultreset
	Access:	RO
	Reserved	
2	cfg_cri_disable_powerdown_based_gating	
	Default Value:	1b cfg_cri_disable_powerdown_based_gating_defaultreset
	Access:	R/W
This is for just incase something unexpected happen and internally we powergate in be;ow PS0.		
1	cfg_reg_rxlpsen_enable_raw_all_powerdown	
	Default Value:	0b cfg_reg_rxlpsen_enable_raw_all_powerdown_defaultreset
	Access:	R/W
When set to 1 raw mode is enabled in all powerdown state. lfpsen from PIPE is passed to RxuP asynchronously.		
0	cfg_reg_rxlfpsen_use_raw	
	Default Value:	0b cfg_reg_rxlfpsen_use_raw_defaultreset
	Access:	R/W
When set to 1, in PS3 (and above) susclk is not requested. As a result, lfps is not reported on rxeleidle. Additionally lfpsen from PIPE is passed to RxuP asynchronously. Implemented with AON retention.		

DKLP_PCS_PCS_DWORD25

DKLP_PCS_PCS_DWORD25			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	168BECh-168BEFh		
Name:	DKLP_PCS_PCS_DWORD25		
ShortName:	DKLP_PCS_PCS_DWORD25		
Reset:	global		
Used for INDEX_REGISTERS programming, to program DKLP_PCS_INDEXED_PCS_ICL_INDEXED_DWORD* registers. INDEX 0 refers to DWORD0 and INDEX 63 refers to DWORD63.			
DWord	Bit	Description	
0	31:24	dfx_regaccess_31_24	
		Default Value:	00h dfx_regaccess_31_24_defaultreset
		Access:	R/W
		Upper 3 bits are RNW(MSB) Bit31 - 0 - Read 1 - Write Bit30 - Byte1_sel Bit29 - Byte0_sel	
	23:16	dfx_regaccess_23_16	
		Default Value:	00h dfx_regaccess_23_16_defaultreset
		Access:	R/W
		Lower 6bits i.e., [21:16] are address select	
	15:8	dfx_regaccess_15_8	
		Default Value:	00h dfx_regaccess_15_8_defaultreset
		Access:	R/W
		Write or Read Data[15:8]	
	7:0	dfx_regaccess_7_0	
		Default Value:	00h dfx_regaccess_7_0_defaultreset
		Access:	R/W
		Write or Read Data[7:0]	

DKLP_PLLO_BIAS

DKLP_PLLO_BIAS		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
BIAS Register		
DWord	Bit	Description
0	31	cfg_i_tdc_fine_res
		Default Value: 1b cfg_i_tdc_fine_res_defaultreset
	Access: R/W	
	RET DFUSE STRAP TDC fine resolution select 0: Coarse resolution / 8 1: Coarse resolution / 4	
	30	cfg_i_fracnen_h
Default Value: 1b cfg_i_fracnen_h_defaultreset		
Access: R/W		
RET DFUSE STRAP Enables fractional modulator. For SSC, this bit needs to be set to '1', even though it starts with integer division ratio. This is not part of direct pin IF. This is only integer to integer with BW optimization across all supported interger divisions or fractional to fractional with small PPM changes. Integer to fractional or vice versa is not supported.		
29:24	cfg_i_fbdiv_frac_21_16	
	Default Value: 0Dh cfg_i_fbdiv_frac_21_16_defaultreset	
Access: R/W		
RET DFUSE STRAP Fractional Modulator settings		
23:16	cfg_i_fbdiv_frac_15_8	
	Default Value: 55h cfg_i_fbdiv_frac_15_8_defaultreset	
Access: R/W		
RET DFUSE STRAP Fractional Modulator settings		
15:8	cfg_i_fbdiv_frac_7_0	
	Default Value: 55h cfg_i_fbdiv_frac_7_0_defaultreset	
Access: R/W		
RET DFUSE STRAP Fractional Modulator settings		
7:0	cfg_i_sscinj_stepsize_7_0	
	Default Value: 00h cfg_i_sscinj_stepsize_7_0_defaultreset	
Access: R/W		
RET DFUSE SSCInjection Step Size [7:0]		

DKLP_PLLO_DIV0

DKLP_PLLO_DIV0					
Register Space:	MMIO: 0/2/0				
Size (in bits):	32				
DIV0 Register					
DWord	Bit	Description			
0	31:30	cfg_i_truelock_criteria_1_0			
		<table border="1"> <tr> <td>Default Value:</td> <td>01b cfg_i_truelock_criteria_1_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP True lock indicator criteria. After early lock generation, external PLL lock indicator asserted high when phase error is less than threshold value for 00: 16 consecutive cycles 01: 32 consecutive cycles 10: 48 consecutive cycles 11: 64 consecutive cycles</p>	Default Value:	01b cfg_i_truelock_criteria_1_0_defaultreset	Access:
	Default Value:	01b cfg_i_truelock_criteria_1_0_defaultreset			
	Access:	R/W			
	29:28	cfg_i_earlylock_criteria_1_0			
<table border="1"> <tr> <td>Default Value:</td> <td>11b cfg_i_earlylock_criteria_1_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Early lock indicator criteria. Early PLL lock indicator asserted high when phase error is less than threshold value for 00: 16 consecutive cycles 01: 32 consecutive cycles 10: 48 consecutive cycles 11: 64 consecutive cycles</p>		Default Value:	11b cfg_i_earlylock_criteria_1_0_defaultreset	Access:	R/W
Default Value:	11b cfg_i_earlylock_criteria_1_0_defaultreset				
Access:	R/W				
27:25	cfg_i_afc_startup_2_0				
	<table border="1"> <tr> <td>Default Value:</td> <td>000b cfg_i_afc_startup_2_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP This is for AFC start point. NOTE: i_afc_startup[2] - DW4, byte17, bit[0] 000: fine = 511 001: fine = 639 (+128) 010: fine = 767 (+256) 011: fine = 895 (+384) 100: NA 101: fine = 127 (-384) 110: fine = 255 (-256) 111: fine = 383 (-128)</p>	Default Value:	000b cfg_i_afc_startup_2_0_defaultreset	Access:	R/W
Default Value:	000b cfg_i_afc_startup_2_0_defaultreset				
Access:	R/W				
24	cfg_i_divretimeren				
	<table border="1"> <tr> <td>Default Value:</td> <td>0b cfg_i_divretimeren_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Retiming of feedback clock</p>	Default Value:	0b cfg_i_divretimeren_defaultreset	Access:	R/W
Default Value:	0b cfg_i_divretimeren_defaultreset				
Access:	R/W				
23:21	cfg_i_gainctrl_2_0				
	<table border="1"> <tr> <td>Default Value:</td> <td>001b cfg_i_gainctrl_2_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Adjustable gain for loop filter. Both coefficients shifted right by gainctrl before lock</p>	Default Value:	001b cfg_i_gainctrl_2_0_defaultreset	Access:	R/W
Default Value:	001b cfg_i_gainctrl_2_0_defaultreset				
Access:	R/W				

DKLP_PLLO_DIV0

20:16	cfg_i_int_coeff_4_0	
	Default Value:	07h cfg_i_int_coeff_4_0_defaultreset
	Access:	R/W
	RET DFUSE STRAP integral coeff. = $2^{(-int_coeff)}$, targeting up to 2^{-11}	
15:12	cfg_i_prop_coeff_3_0	
	Default Value:	3h cfg_i_prop_coeff_3_0_defaultreset
	Access:	R/W
	RET DFUSE STRAP proportional coeff. = $2^{(-prop_coeff+1)}$	
11:8	cfg_i_fbprediv_3_0	
	Default Value:	2h cfg_i_fbprediv_3_0_defaultreset
	Access:	R/W
	RET DFUSE STRAP pre divider ratio 0000,0001 : reserved 0010: /2 0100: /4 0011: reserved Rest: reserved For external IF pin use case with	
7:0	cfg_i_fbdiv_intgr_7_0	
	Default Value:	82h cfg_i_fbdiv_intgr_7_0_defaultreset
	Access:	R/W
	RET DFUSE STRAP Feedback divider post division (M2)	

DKLP_PLL0_DIV1

DKLP_PLL0_DIV1		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
DIV1 Register		
DWord	Bit	Description
0	31	cfg_i_bw_ampmeas_window
		Default Value: 0b cfg_i_bw_ampmeas_window_defaultreset
	Access: R/W	
	RET DFUSE STRAP 0: 10 modulation cycles of averaging for mplitude measurement 1: 20 modulation cycles of averaging for mplitude measurement	
	30:29	cfg_i_bias_calib_stepsize_1_0
		Default Value: 00b cfg_i_bias_calib_stepsize_1_0_defaultreset
Access: R/W		
RET DFUSE STRAP Bias Calibration Step Size during linear search 00: 1 01: 2 10: 3 11: 4		
28:24	cfg_i_ctrим_4_0	
	Default Value: 0Ch cfg_i_ctrим_4_0_defaultreset	
Access: R/W		
RET DFUSE STRAP ip74pppxdkltypepecfamilyew_Cap trimming for irefout. This also has refclock dependency. Current default is for 24MHz.		
23	cfg_i_fastlock_internal_reset	
	Default Value: 1b cfg_i_fastlock_internal_reset_defaultreset	
Access: R/W		
RETCLR DFUSE STRAP clears internal fastlock memory so that next cold start will do both TDC and AFC calibration instead of fast lock. NOTE: this does not clear the i_fastlock_en_h register bit, clears functional register and self-clears Formerly, i_bbthresh[3] (no longer strap)		
22:21	cfg_i_bias_r_programability_1_0	
	Default Value: 10b cfg_i_bias_r_programability_1_0_defaultreset	
Access: R/W		
RET DFUSE STRAP [1:0] : Bias Filter R programmability - note mapped to bias_bonus[1:0]		
20:16	cfg_i_ireftrim_4_0	
	Default Value: 1Ch cfg_i_ireftrim_4_0_defaultreset	
Access: R/W		
RET DFUSE STRAP Output current trim . Mirror ratio is changed based on constant current requirement. Since it is refclock dependent, needs to be reconfigurable. i_ireftrim[4:0] - 38.4/19.2 MHz - 5'h1C i_ireftrim[4:0] - 25/100 MHz = 5'h18 Step size: 20 uA		

DKLP_PLL0_DIV1

15	<p>cfg_i_biasfilter_en_delay</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>1b cfg_i_biasfilter_en_delay_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE 0: Filter enabled even before pll enabled 1: Filter enable is delay until lock acquisition This bit is sensitive only when i_bias_filter_en is set (bit3)</p>	Default Value:	1b cfg_i_biasfilter_en_delay_defaultreset	Access:	R/W
Default Value:	1b cfg_i_biasfilter_en_delay_defaultreset				
Access:	R/W				
14	<p>cfg_i_bias_filter_en</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>1b cfg_i_bias_filter_en_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE 0: Disables bias filter 1: Enables bias filter</p>	Default Value:	1b cfg_i_bias_filter_en_defaultreset	Access:	R/W
Default Value:	1b cfg_i_bias_filter_en_defaultreset				
Access:	R/W				
13	<p>cfg_i_biascal_en_h</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_i_biascal_en_h_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Bias Calibration Signal. Bias cal should be disable when override DCO coarse code.</p>	Default Value:	0b cfg_i_biascal_en_h_defaultreset	Access:	R/W
Default Value:	0b cfg_i_biascal_en_h_defaultreset				
Access:	R/W				
12	<p>cfg_i_dcodither_config</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_i_dcodither_config_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE Whenever we have binary weighted MFC ip74pppxdkltypepcfamiyew_cap, this should be set to 1'b0. Ex: i_dcofine_resolution = 1'b0. For this case, this should be set to 1'b0. 0: No floating dither 1: Floating dither (511+Nobinary - Floating dither)</p>	Default Value:	0b cfg_i_dcodither_config_defaultreset	Access:	R/W
Default Value:	0b cfg_i_dcodither_config_defaultreset				
Access:	R/W				
11:8	<p>cfg_i_lockthresh_3_0</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>5h cfg_i_lockthresh_3_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Digital lock detect threshold, the PLL will generate plllockout when the phase error detected by TDC is within lockthresh number of TDC counts for 64 consecutive cycles 5*16 (TDC Code) = 80 (16 is internally hard coded scalar value) - This setting isin middle of coarse range</p>	Default Value:	5h cfg_i_lockthresh_3_0_defaultreset	Access:	R/W
Default Value:	5h cfg_i_lockthresh_3_0_defaultreset				
Access:	R/W				
7:0	<p>cfg_i_tdctargetcnt_7_0</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>11h cfg_i_tdctargetcnt_7_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP TDC tristate buffer calibration ip74pppxdkltypepcfamiyew_counter value. Delay line loop oscillation is counted over two refclk cycles. This is used for TDC coarse code calibration</p>	Default Value:	11h cfg_i_tdctargetcnt_7_0_defaultreset	Access:	R/W
Default Value:	11h cfg_i_tdctargetcnt_7_0_defaultreset				
Access:	R/W				

DKLP_PLL0_FRAC_LOCK

DKLP_PLL0_FRAC_LOCK			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
FRAC_LOCK Register			
DWord	Bit	Description	
0	31:30	cfg_i_cml2cmosbonus_1_0	
		Default Value:	00b cfg_i_cml2cmosbonus_1_0_defaultreset
		Access:	R/W
		RET DFUSE STRAP NOTE: These bits are ported to anatop bit [0] mapped to cml2cmosbonus[1] port - o_pll1c_ck_dcocmosclkp_ana disable '1' = o_pll1c_ck_dcocmosclkp_ana is disabled (ie for MG B0) '0' = both phases of the cmos clock ip74pppxdkltypecfamilyew_toggle at the interface bit[1] mapped to cml2cmosbonus[2] port - available	
29:27		cfg_i_bb_gain2_2_0	
		Default Value:	000b cfg_i_bb_gain2_2_0_defaultreset
		Access:	R/W
RET DFUSE STRAP bb_gain2[2:0] : BB gain for second BB range; expect bb_gain2 >= bb_gain1			
26:24		cfg_i_bb_gain1_2_0	
		Default Value:	000b cfg_i_bb_gain1_2_0_defaultreset
		Access:	R/W
RET DFUSE STRAP BB gain for first BB range			
23		cfg_i_fastlock_en_h	
		Default Value:	0b cfg_i_fastlock_en_h_defaultreset
		Access:	R/W
RET DFUSE STRAP Enable FLL based AFC; this replaces binary search based AFC. FLL based AFC faster than binary search			
22:19		cfg_i_fllaafc_gain_3_0	
		Default Value:	8h cfg_i_fllaafc_gain_3_0_defaultreset
		Access:	R/W
RET DFUSE STRAP Initial FLL gain that decrements down to 1 every refclk cycle in the beginning of FLL based AFC			
18:16		cfg_i_fllaafc_lockcnt_2_0	
		Default Value:	100b cfg_i_fllaafc_lockcnt_2_0_defaultreset
		Access:	R/W
RET DFUSE STRAP Number of refclk cycles for FLL lock after gain is reduced to 1			

DKLP_PLL0_FRAC_LOCK					
15:8	<p>cfg_i_max_cselafc_7_0</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>3Fh cfg_i_max_cselafc_7_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Max. AFC code for a given DCO</p>	Default Value:	3Fh cfg_i_max_cselafc_7_0_defaultreset	Access:	R/W
Default Value:	3Fh cfg_i_max_cselafc_7_0_defaultreset				
Access:	R/W				
7:0	<p>cfg_i_init_cselafc_7_0</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>6Ah cfg_i_init_cselafc_7_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Initial AFC code for FLL AFC; apply approximate AFC, and starting at closer frequency helps fast/accurate calibration</p>	Default Value:	6Ah cfg_i_init_cselafc_7_0_defaultreset	Access:	R/W
Default Value:	6Ah cfg_i_init_cselafc_7_0_defaultreset				
Access:	R/W				

DKLP_PLLO_LF

DKLP_PLLO_LF		
Register Space: MMIO: 0/2/0		
Size (in bits): 32		
LF Register		
DWord	Bit	Description
0	31	cfg_i_afc_divratio
		Default Value: 0b cfg_i_afc_divratio_defaultreset
	Access: R/W	
	RET DFUSE STRAP 0: DCO/4 (prediv: 2, Mdithdiv: 2) 1: DCO/8 (prediv: 4 Mdithdiv: 2)	
	30:29	cfg_i_plllock_sel_1_0
Default Value: 00b cfg_i_plllock_sel_1_0_defaultreset		
Access: R/W		
RET DFUSE select between lockdetect-based plllock or ip74pppxdkltypepcfamiyew_counter based plllock 11: Sticky lock 10: ip74pppxdkltypepcfamiyew_Counter-based 01: Lock Detection + ip74pppxdkltypepcfamiyew_Counter 00: Lock Detection		
28:24	cfg_i_bwphase_4_0	
	Default Value: 00h cfg_i_bwphase_4_0_defaultreset	
Access: R/W		
RET DFUSE STRAP Phase amplitude for bandwidth measurement		
23:21	cfg_i_ft_mode_sel_2_0	
	Default Value: 010b cfg_i_ft_mode_sel_2_0_defaultreset	
Access: R/W		
RET DFUSE STRAP ftmodesel[2:0] : 9b vs 10b finetune selection, lsb0 tuning 3'b000 : 10b Nom -> Dither = LSB0, LSB0 = LSB0 3'b001 : 10b+ -> Dither = LSB+, LSB0 = LSB0+ 3'b010 : 10b- -> Dither = LSB-, LSB0 = LSB0- 3'b011 : 10b DNL -> Dither = LSB01, LSB0 = LSB0+ 3'h1xx: 9b -> Dither = LSB1, LSB0 = N/A		
20:19	cfg_i_bw_mode_1_0	
	Default Value: 00b cfg_i_bw_mode_1_0_defaultreset	
Access: R/W		
RET DFUSE STRAP 00: No measurement 01: BW measurement 10: BW calibration up to +1 direction 11: BW calibration up to +2 direction		
18:16	cfg_i_bw_upperbound_2_0	
	Default Value: 000b cfg_i_bw_upperbound_2_0_defaultreset	
Access: R/W		
RET DFUSE STRAP Upper bound setting for BW 000: 0.1MHz 001: 1 MHz 010: 2 MHz 011: 5 MHz 100: 6 MHz 101: 8 MHz 110: 16 MHz 111: 25MHz		

DKLP_PLLO_LF

15:13	cfg_i_bw_lowerbound_2_0	
	Default Value:	000b cfg_i_bw_lowerbound_2_0_defaultreset
	Access:	R/W
	RET DFUSE STRAP Lower bound setting for BW 000: 0.1MHz 001: 1 MHz 010: 2 MHz 011: 5 MHz 100: 6 MHz 101: 8 MHz 110: 16 MHz 111: 25MHz	
	cfg_i_dcoamp_3_0	
	Default Value:	0h cfg_i_dcoamp_3_0_defaultreset
12:9	Access:	R/W
	RET DFUSE Amplitude override value for DCO, 0000 is min amplitude, 1111 is max amplitude, applied when i_dcoampovrden_h is high. 4bit is left shifted to generate 6bit code (x4)	
8	cfg_i_dcoampovrden_h	
	Default Value:	0b cfg_i_dcoampovrden_h_defaultreset
	Access:	R/W
RET DFUSE DCO amplitude override enable: 0 DCO amplitude set internally (default) 1 DCO amplitude is set by i_dcoamp[3:0]		
7:5	cfg_i_bbthresh2_2_0	
	Default Value:	000b cfg_i_bbthresh2_2_0_defaultreset
	Access:	R/W
RET DFUSE STRAP threshold for second (outer) BB range; expect bbthresh2 >= bbthresh1		
4:2	cfg_i_bbthresh1_2_0	
	Default Value:	000b cfg_i_bbthresh1_2_0_defaultreset
	Access:	R/W
RET DFUSE STRAP threshold for first (inner) bang-bang (BB) range		
1:0	cfg_i_tdc_offset_lock_1_0	
	Default Value:	00b cfg_i_tdc_offset_lock_1_0_defaultreset
	Access:	R/W
RET DFUSE TDC Offset during lock for integer mode		

DKLP_PLL0_TDC_COLDST_BIAS

DKLP_PLL0_TDC_COLDST_BIAS					
Register Space: MMIO: 0/2/0					
Size (in bits): 32					
TDC_COLDST_BIAS Register					
DWord	Bit	Description			
0	31:29	cfg_i_cloadctrllex_4_2			
		<table border="1"> <tr> <td>Default Value:</td> <td>000b cfg_i_cloadctrllex_4_2_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET VFUSE cload control override for H Vernier line. This is applied when i_tdccalexten_h = 1</p>	Default Value:	000b cfg_i_cloadctrllex_4_2_defaultreset	Access:
	Default Value:	000b cfg_i_cloadctrllex_4_2_defaultreset			
	Access:	R/W			
	28:24	cfg_i_tribufctrllex_4_0			
<table border="1"> <tr> <td>Default Value:</td> <td>00h cfg_i_tribufctrllex_4_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET VFUSE Tribufctrl control override. This is applied when i_tdccalexten_h = 1</p>		Default Value:	00h cfg_i_tribufctrllex_4_0_defaultreset	Access:	R/W
Default Value:	00h cfg_i_tribufctrllex_4_0_defaultreset				
Access:	R/W				
23:16	cfg_i_dcocoarse_7_0				
	<table border="1"> <tr> <td>Default Value:</td> <td>00h cfg_i_dcocoarse_7_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET VFUSE STRAP DCO coarse tune frequency value, when dcocoarse_ovrd_h is '1', this input is used to override the value calculated from the Automatic Frequency Calibration (AFC) block</p>	Default Value:	00h cfg_i_dcocoarse_7_0_defaultreset	Access:	R/W
Default Value:	00h cfg_i_dcocoarse_7_0_defaultreset				
Access:	R/W				
15:8	cfg_i_sscstepsize_7_0				
	<table border="1"> <tr> <td>Default Value:</td> <td>13h cfg_i_sscstepsize_7_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Fractional value for one SSC frequency step.</p>	Default Value:	13h cfg_i_sscstepsize_7_0_defaultreset	Access:	R/W
Default Value:	13h cfg_i_sscstepsize_7_0_defaultreset				
Access:	R/W				
7:0	cfg_i_feedfwrddgain_7_0				
	<table border="1"> <tr> <td>Default Value:</td> <td>1Ch cfg_i_feedfwrddgain_7_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Feedforwad gain for fractional mode/SSC mode PLL This setting is needed whenever PLL is configured in fractional mode or configured for SSC clock generation.</p>	Default Value:	1Ch cfg_i_feedfwrddgain_7_0_defaultreset	Access:	R/W
Default Value:	1Ch cfg_i_feedfwrddgain_7_0_defaultreset				
Access:	R/W				

DKLP_PLL1_BIAS

DKLP_PLL1_BIAS		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
BIAS Register		
DWord	Bit	Description
0	31	cfg_i_tdc_fine_res
		Default Value: 1b cfg_i_tdc_fine_res_defaultreset
	Access: R/W	
	RET DFUSE STRAP TDC fine resolution select 0: Coarse resolution / 8 1: Coarse resolution / 4	
	30	cfg_i_fracnen_h
Default Value: 1b cfg_i_fracnen_h_defaultreset		
Access: R/W		
RET DFUSE STRAP Enables fractional modulator. For SSC, this bit needs to be set to '1', even though it starts with integer division ratio. This is not part of direct pin IF. This is only integer to integer with BW optimization across all supported integer divisions or fractional to fractional with small PPM changes. Integer to fractional or vice versa is not supported.		
29:24	cfg_i_fbdiv_frac_21_16	
	Default Value: 1Eh cfg_i_fbdiv_frac_21_16_defaultreset	
Access: R/W		
RET DFUSE STRAP Fractional Modulator settings		
23:16	cfg_i_fbdiv_frac_15_8	
	Default Value: 00h cfg_i_fbdiv_frac_15_8_defaultreset	
Access: R/W		
RET DFUSE STRAP Fractional Modulator settings		
15:8	cfg_i_fbdiv_frac_7_0	
	Default Value: 00h cfg_i_fbdiv_frac_7_0_defaultreset	
Access: R/W		
RET DFUSE STRAP Fractional Modulator settings		
7:0	cfg_i_sscinj_stepsize_7_0	
	Default Value: 00h cfg_i_sscinj_stepsize_7_0_defaultreset	
Access: R/W		
RET DFUSE SSCInjection Step Size [7:0]		

DKLP_PLL1_DIV0

DKLP_PLL1_DIV0						
Register Space: MMIO: 0/2/0						
Size (in bits): 32						
DIV0 Register						
DWord	Bit	Description				
0	31:30	<p>cfg_i_truelock_criteria_1_0</p> <table border="1"> <tr> <td>Default Value:</td> <td>01b cfg_i_truelock_criteria_1_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP True lock indicator criteria. After early lock generation, external PLL lock indicator asserted high when phase error is less than threshold value for 00: 16 consecutive cycles 01: 32 consecutive cycles 10: 48 consecutive cycles 11: 64 consecutive cycles</p>	Default Value:	01b cfg_i_truelock_criteria_1_0_defaultreset	Access:	R/W
	Default Value:	01b cfg_i_truelock_criteria_1_0_defaultreset				
	Access:	R/W				
	29:28	<p>cfg_i_earlylock_criteria_1_0</p> <table border="1"> <tr> <td>Default Value:</td> <td>01b cfg_i_earlylock_criteria_1_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Early lock indicator criteria. Early PLL lock indicator asserted high when phase error is less than threshold value for 00: 16 consecutive cycles 01: 32 consecutive cycles 10: 48 consecutive cycles 11: 64 consecutive cycles</p>	Default Value:	01b cfg_i_earlylock_criteria_1_0_defaultreset	Access:	R/W
	Default Value:	01b cfg_i_earlylock_criteria_1_0_defaultreset				
	Access:	R/W				
27:25	<p>cfg_i_afc_startup_2_0</p> <table border="1"> <tr> <td>Default Value:</td> <td>000b cfg_i_afc_startup_2_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP This is for AFC start point. NOTE: i_afc_startup[2] - DW4, byte17, bit[0] 000: fine = 511 001: fine = 639 (+128) 010: fine = 767 (+256) 011: fine = 895 (+384) 100: NA 101: fine = 127 (-384) 110: fine = 255 (-256) 111: fine = 383 (-128)</p>	Default Value:	000b cfg_i_afc_startup_2_0_defaultreset	Access:	R/W	
Default Value:	000b cfg_i_afc_startup_2_0_defaultreset					
Access:	R/W					
24	<p>cfg_i_divretimeren</p> <table border="1"> <tr> <td>Default Value:</td> <td>0b cfg_i_divretimeren_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Retiming of feedback clock</p>	Default Value:	0b cfg_i_divretimeren_defaultreset	Access:	R/W	
Default Value:	0b cfg_i_divretimeren_defaultreset					
Access:	R/W					
23:21	<p>cfg_i_gainctrl_2_0</p> <table border="1"> <tr> <td>Default Value:</td> <td>001b cfg_i_gainctrl_2_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Adjustable gain for loop filter. Both coefficients shifted right by gainctrl before lock</p>	Default Value:	001b cfg_i_gainctrl_2_0_defaultreset	Access:	R/W	
Default Value:	001b cfg_i_gainctrl_2_0_defaultreset					
Access:	R/W					
20:16	<p>cfg_i_int_coeff_4_0</p> <table border="1"> <tr> <td>Default Value:</td> <td>07h cfg_i_int_coeff_4_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP integral coeff. = $2^{(-int_coeff)}$, targeting up to 2^{-11}</p>	Default Value:	07h cfg_i_int_coeff_4_0_defaultreset	Access:	R/W	
Default Value:	07h cfg_i_int_coeff_4_0_defaultreset					
Access:	R/W					

DKLP_PLL1_DIV0	
15:12	cfg_i_prop_coeff_3_0
	Default Value: 3h cfg_i_prop_coeff_3_0_defaultreset
	Access: R/W RET DFUSE STRAP proportional coeff. = 2 ^(-prop_coeff+1)
11:8	cfg_i_fbprediv_3_0
	Default Value: 2h cfg_i_fbprediv_3_0_defaultreset
	Access: R/W RET DFUSE STRAP predivider ratio 0000,0001 : reserved 0010: /2 0100: /4 0011: reserved Rest: reserved For external IF pin use case with
7:0	cfg_i_fbdiv_intgr_7_0
	Default Value: 69h cfg_i_fbdiv_intgr_7_0_defaultreset
	Access: R/W RET DFUSE STRAP Feedback divider post division (M2)

DKLP_PLL1_DIV1

DKLP_PLL1_DIV1		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
DIV1 Register		
DWord	Bit	Description
0	31	cfg_i_bw_ampmeas_window
		Default Value: 0b cfg_i_bw_ampmeas_window_defaultreset
	Access: R/W	
	RET DFUSE STRAP 0: 10 modulation cycles of averaging for mplitude measurement 1: 20 modulation cycles of averaging for mplitude measurement	
	30:29	cfg_i_bias_calib_stepsize_1_0
		Default Value: 00b cfg_i_bias_calib_stepsize_1_0_defaultreset
Access: R/W		
RET DFUSE STRAP Bias Calibration Step Size during linear search 00: 1 01: 2 10: 3 11: 4		
28:24	cfg_i_ctrim_4_0	
	Default Value: 0Ch cfg_i_ctrim_4_0_defaultreset	
Access: R/W		
RET DFUSE STRAP ip74pppxdkltypepcfamiyew_Cap trimming for irefout. This also has refclock dependency. Current default is for 24MHz.		
23	cfg_i_fastlock_internal_reset	
	Default Value: 1b cfg_i_fastlock_internal_reset_defaultreset	
Access: R/W		
RETCLR DFUSE STRAP clears internal fastlock memory so that next cold start will do both TDC and AFC calibration instead of fast lock. NOTE: this does not clear the i_fastlock_en_h register bit, clears functional register and self-clears Formerly, i_bbthresh[3] (no longer strap)		
22:21	cfg_i_bias_r_programability_1_0	
	Default Value: 10b cfg_i_bias_r_programability_1_0_defaultreset	
Access: R/W		
RET DFUSE STRAP [1:0] : Bias Filter R programmability - note mapped to bias_bonus[1:0]		
20:16	cfg_i_ireftrim_4_0	
	Default Value: 1Ch cfg_i_ireftrim_4_0_defaultreset	
Access: R/W		
RET DFUSE STRAP Output current trim . Mirror ratio is changed based on constant current requirement. Since it is refclock dependent, needs to be reconfigurable. i_ireftrim[4:0] - 38.4/19.2 MHz - 5'h1C i_ireftrim[4:0] - 25/100 MHz = 5'h18 Step size: 20 uA		

DKLP_PLL1_DIV1

15	<p>cfg_i_biasfilter_en_delay</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>1b cfg_i_biasfilter_en_delay_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE 0: Filter enabled even before pll enabled 1: Filter enable is delay until lock acquisition This bit is sensitive only when i_bias_filter_en is set (bit3)</p>	Default Value:	1b cfg_i_biasfilter_en_delay_defaultreset	Access:	R/W
Default Value:	1b cfg_i_biasfilter_en_delay_defaultreset				
Access:	R/W				
14	<p>cfg_i_bias_filter_en</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>1b cfg_i_bias_filter_en_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE 0: Disables bias filter 1: Enables bias filter</p>	Default Value:	1b cfg_i_bias_filter_en_defaultreset	Access:	R/W
Default Value:	1b cfg_i_bias_filter_en_defaultreset				
Access:	R/W				
13	<p>cfg_i_biascal_en_h</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_i_biascal_en_h_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Bias Calibration Signal. Bias cal should be disable when override DCO coarse code.</p>	Default Value:	0b cfg_i_biascal_en_h_defaultreset	Access:	R/W
Default Value:	0b cfg_i_biascal_en_h_defaultreset				
Access:	R/W				
12	<p>cfg_i_dcodither_config</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_i_dcodither_config_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE Whenever we have binary weighted MFC ip74pppxdkltypepcfamiyew_cap, this should be set to 1'b0. Ex: i_dcofine_resolution = 1'b0. For this case, this should be set to 1'b0. 0: No floating dither 1: Floating dither (511+Nobinary - Floating dither)</p>	Default Value:	0b cfg_i_dcodither_config_defaultreset	Access:	R/W
Default Value:	0b cfg_i_dcodither_config_defaultreset				
Access:	R/W				
11:8	<p>cfg_i_lockthresh_3_0</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>5h cfg_i_lockthresh_3_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Digital lock detect threshold, the PLL will generate plllockout when the phase error detected by TDC is within lockthresh number of TDC counts for 64 consecutive cycles 5*16 (TDC Code) = 80 (16 is internally hard coded scalar value) - This setting isin middle of coarse range</p>	Default Value:	5h cfg_i_lockthresh_3_0_defaultreset	Access:	R/W
Default Value:	5h cfg_i_lockthresh_3_0_defaultreset				
Access:	R/W				
7:0	<p>cfg_i_tdctargetcnt_7_0</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>22h cfg_i_tdctargetcnt_7_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP TDC tristate buffer calibration ip74pppxdkltypepcfamiyew_counter value. Delay line loop oscillation is counted over two refclk cycles. This is used for TDC coarse code calibration</p>	Default Value:	22h cfg_i_tdctargetcnt_7_0_defaultreset	Access:	R/W
Default Value:	22h cfg_i_tdctargetcnt_7_0_defaultreset				
Access:	R/W				

DKLP_PLL1_FRAC_LOCK

DKLP_PLL1_FRAC_LOCK						
Register Space: MMIO: 0/2/0						
Size (in bits): 32						
FRAC_LOCK Register						
DWord	Bit	Description				
0	31:30	cfg_i_cml2cmosbonus_1_0 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>00b cfg_i_cml2cmosbonus_1_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP NOTE: These bits are ported to anatop bit [0] mapped to cml2cmosbonus[1] port - o_pll1c_ck_dcocmosclkp_ana disable '1' = o_pll1c_ck_dcocmosclkp_ana is disabled (ie for MG B0) '0' = both phases of the cmos clock ip74pppxdkltypecfamilyew_toggle at the interface bit[1] mapped to cml2cmosbonus[2] port - available</p>	Default Value:	00b cfg_i_cml2cmosbonus_1_0_defaultreset	Access:	R/W
	Default Value:	00b cfg_i_cml2cmosbonus_1_0_defaultreset				
	Access:	R/W				
	29:27	cfg_i_bb_gain2_2_0 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>000b cfg_i_bb_gain2_2_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP bb_gain2[2:0] : BB gain for second BB range; expect bb_gain2 >= bb_gain1</p>	Default Value:	000b cfg_i_bb_gain2_2_0_defaultreset	Access:	R/W
	Default Value:	000b cfg_i_bb_gain2_2_0_defaultreset				
	Access:	R/W				
26:24	cfg_i_bb_gain1_2_0 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>000b cfg_i_bb_gain1_2_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP BB gain for first BB range</p>	Default Value:	000b cfg_i_bb_gain1_2_0_defaultreset	Access:	R/W	
Default Value:	000b cfg_i_bb_gain1_2_0_defaultreset					
Access:	R/W					
23	cfg_i_fastlock_en_h <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_i_fastlock_en_h_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Enable FLL based AFC; this replaces binary search based AFC. FLL based AFC faster than binary search</p>	Default Value:	0b cfg_i_fastlock_en_h_defaultreset	Access:	R/W	
Default Value:	0b cfg_i_fastlock_en_h_defaultreset					
Access:	R/W					
22:19	cfg_i_fllaafc_gain_3_0 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>8h cfg_i_fllaafc_gain_3_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Initial FLL gain that decrements down to 1 every refclk cycle in the beginning of FLL based AFC</p>	Default Value:	8h cfg_i_fllaafc_gain_3_0_defaultreset	Access:	R/W	
Default Value:	8h cfg_i_fllaafc_gain_3_0_defaultreset					
Access:	R/W					
18:16	cfg_i_fllaafc_lockcnt_2_0 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>100b cfg_i_fllaafc_lockcnt_2_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Number of refclk cycles for FLL lock after gain is reduced to 1</p>	Default Value:	100b cfg_i_fllaafc_lockcnt_2_0_defaultreset	Access:	R/W	
Default Value:	100b cfg_i_fllaafc_lockcnt_2_0_defaultreset					
Access:	R/W					

DKLP_PLL1_FRAC_LOCK	
15:8	cfg_i_max_cselafc_7_0 Default Value: 7Fh <code>cfg_i_max_cselafc_7_0_defaultreset</code> Access: R/W RET DFUSE STRAP Max. AFC code for a given DCO
	cfg_i_init_cselafc_7_0 Default Value: 6Ah <code>cfg_i_init_cselafc_7_0_defaultreset</code> Access: R/W RET DFUSE STRAP Initial AFC code for FLL AFC; apply approximate AFC, and starting at closer frequency helps fast/accurate calibration

DKLP_PLL1_LF

DKLP_PLL1_LF		
Register Space: MMIO: 0/2/0		
Size (in bits): 32		
LF Register		
DWord	Bit	Description
0	31	cfg_i_afc_divratio
		Default Value: 0b cfg_i_afc_divratio_defaultreset
	Access: R/W	
	RET DFUSE STRAP 0: DCO/4 (prediv: 2, Mdiv: 2) 1: DCO/8 (prediv: 4 Mdiv: 2)	
	30:29	cfg_i_plllock_sel_1_0
Default Value: 00b cfg_i_plllock_sel_1_0_defaultreset		
Access: R/W		
RET DFUSE select between lockdetect-based plllock or ip74pppxdkltypecfamilyew_counter based plllock 11: Sticky lock 10: ip74pppxdkltypecfamilyew_Counter-based 01: Lock Detection + ip74pppxdkltypecfamilyew_Counter 00: Lock Detection		
28:24	cfg_i_bwphase_4_0	
	Default Value: 00h cfg_i_bwphase_4_0_defaultreset	
Access: R/W		
RET DFUSE STRAP Phase amplitude for bandwidth measurement		
23:21	cfg_i_ft_mode_sel_2_0	
	Default Value: 010b cfg_i_ft_mode_sel_2_0_defaultreset	
Access: R/W		
RET DFUSE STRAP ftmodesel[2:0] : 9b vs 10b finetune selection, lsb0 tuning 3'b000 : 10b Nom -> Dither = LSB0, LSB0 = LSB0 3'b001 : 10b+ -> Dither = LSB+, LSB0 = LSB0+ 3'b010 : 10b- -> Dither = LSB-, LSB0 = LSB0- 3'b011 : 10b DNL -> Dither = LSB01, LSB0 = LSB0+ 3'h1xx: 9b -> Dither = LSB1, LSB0 = N/A		
20:19	cfg_i_bw_mode_1_0	
	Default Value: 00b cfg_i_bw_mode_1_0_defaultreset	
Access: R/W		
RET DFUSE STRAP 00: No measurement 01: BW measurement 10: BW calibration up to +1 direction 11: BW calibration up to +2 direction		
18:16	cfg_i_bw_upperbound_2_0	
	Default Value: 000b cfg_i_bw_upperbound_2_0_defaultreset	
Access: R/W		
RET DFUSE STRAP Upper bound setting for BW 000: 0.1MHz 001: 1 MHz 010: 2 MHz 011: 5 MHz 100: 6 MHz 101: 8 MHz 110: 16 MHz 111: 25MHz		

DKLP_PLL1_LF

15:13	<p>cfg_i_bw_lowerbound_2_0</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>000b cfg_i_bw_lowerbound_2_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Lower bound setting for BW 000: 0.1MHz 001: 1 MHz 010: 2 MHz 011: 5 MHz 100: 6 MHz 101: 8 MHz 110: 16 MHz 111: 25MHz</p>	Default Value:	000b cfg_i_bw_lowerbound_2_0_defaultreset	Access:	R/W
Default Value:	000b cfg_i_bw_lowerbound_2_0_defaultreset				
Access:	R/W				
12:9	<p>cfg_i_dcoamp_3_0</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0h cfg_i_dcoamp_3_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE Amplitude override value for DCO, 0000 is min amplitude, 1111 is max amplitude, applied when i_dcoampovrden_h is high. 4bit is left shifted to generate 6bit code (x4)</p>	Default Value:	0h cfg_i_dcoamp_3_0_defaultreset	Access:	R/W
Default Value:	0h cfg_i_dcoamp_3_0_defaultreset				
Access:	R/W				
8	<p>cfg_i_dcoampovrden_h</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0b cfg_i_dcoampovrden_h_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE DCO amplitude override enable: 0 DCO amplitude set internally (default) 1 DCO amplitude is set by i_dcoamp[3:0]</p>	Default Value:	0b cfg_i_dcoampovrden_h_defaultreset	Access:	R/W
Default Value:	0b cfg_i_dcoampovrden_h_defaultreset				
Access:	R/W				
7:5	<p>cfg_i_bbthresh2_2_0</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>000b cfg_i_bbthresh2_2_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP threshold for second (outer) BB range; expect bbthresh2 >= bbthresh1</p>	Default Value:	000b cfg_i_bbthresh2_2_0_defaultreset	Access:	R/W
Default Value:	000b cfg_i_bbthresh2_2_0_defaultreset				
Access:	R/W				
4:2	<p>cfg_i_bbthresh1_2_0</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>000b cfg_i_bbthresh1_2_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP threshold for first (inner) bang-bang (BB) range</p>	Default Value:	000b cfg_i_bbthresh1_2_0_defaultreset	Access:	R/W
Default Value:	000b cfg_i_bbthresh1_2_0_defaultreset				
Access:	R/W				
1:0	<p>cfg_i_tdc_offset_lock_1_0</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>00b cfg_i_tdc_offset_lock_1_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE TDC Offset during lock for integer mode</p>	Default Value:	00b cfg_i_tdc_offset_lock_1_0_defaultreset	Access:	R/W
Default Value:	00b cfg_i_tdc_offset_lock_1_0_defaultreset				
Access:	R/W				

DKLP_PLL1_TDC_COLDST_BIAS

DKLP_PLL1_TDC_COLDST_BIAS					
Register Space: MMIO: 0/2/0					
Size (in bits): 32					
TDC_COLDST_BIAS Register					
DWord	Bit	Description			
0	31:29	cfg_i_cloadctrllex_4_2			
		<table border="1"> <tr> <td>Default Value:</td> <td>000b cfg_i_cloadctrllex_4_2_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET VFUSE cload control override for H Vernier line. This is applied when i_tdccalexten_h = 1</p>	Default Value:	000b cfg_i_cloadctrllex_4_2_defaultreset	Access:
	Default Value:	000b cfg_i_cloadctrllex_4_2_defaultreset			
	Access:	R/W			
	28:24	cfg_i_tribufctrllex_4_0			
<table border="1"> <tr> <td>Default Value:</td> <td>00h cfg_i_tribufctrllex_4_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET VFUSE Tribufctrl control override. This is applied when i_tdccalexten_h = 1</p>		Default Value:	00h cfg_i_tribufctrllex_4_0_defaultreset	Access:	R/W
Default Value:	00h cfg_i_tribufctrllex_4_0_defaultreset				
Access:	R/W				
23:16	cfg_i_dcocoarse_7_0				
	<table border="1"> <tr> <td>Default Value:</td> <td>00h cfg_i_dcocoarse_7_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET VFUSE STRAP DCO coarse tune frequency value, when dcocoarse_ovrd_h is '1', this input is used to override the value calculated from the Automatic Frequency Calibration (AFC) block</p>	Default Value:	00h cfg_i_dcocoarse_7_0_defaultreset	Access:	R/W
Default Value:	00h cfg_i_dcocoarse_7_0_defaultreset				
Access:	R/W				
15:8	cfg_i_sscstepsize_7_0				
	<table border="1"> <tr> <td>Default Value:</td> <td>0Fh cfg_i_sscstepsize_7_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Fractional value for one SSC frequency step.</p>	Default Value:	0Fh cfg_i_sscstepsize_7_0_defaultreset	Access:	R/W
Default Value:	0Fh cfg_i_sscstepsize_7_0_defaultreset				
Access:	R/W				
7:0	cfg_i_feedfwrddgain_7_0				
	<table border="1"> <tr> <td>Default Value:</td> <td>23h cfg_i_feedfwrddgain_7_0_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RET DFUSE STRAP Feedforwad gain for fractional mode/SSC mode PLL This setting is needed whenever PLL is configured in fractional mode or configured for SSC clock generation.</p>	Default Value:	23h cfg_i_feedfwrddgain_7_0_defaultreset	Access:	R/W
Default Value:	23h cfg_i_feedfwrddgain_7_0_defaultreset				
Access:	R/W				



DKLP_PMD_LANE_ANA_CSR_DIG_LFPS_CAL

DKLP_PMD_LANE_ANA_CSR_DIG_LFPS_CAL			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
PMD_LANE_ANA_CSR::DIG_LFPS_CAL			
DWord	Bit	Description	
0	31:23	cfg_reserved1	
		Default Value:	000h cfg_reserved1_defaultreset
		Access:	R/W
			PMD_LANE_ANA_CSR::DIG_LFPS_CAL::reserved1
	22	cfg_filter1	
		Default Value:	0b cfg_filter1_defaultreset
		Access:	R/W
			PMD_LANE_ANA_CSR::DIG_LFPS_CAL::filter1
21	cfg_osc_dfx_en		
	Default Value:	0b cfg_osc_dfx_en_defaultreset	
	Access:	R/W	
		PMD_LANE_ANA_CSR::DIG_LFPS_CAL::osc_dfx_en	
20:19	cfg_ck2logic_sel		
	Default Value:	00b cfg_ck2logic_sel_defaultreset	
	Access:	R/W	
		PMD_LANE_ANA_CSR::DIG_LFPS_CAL::ck2logic_sel	
18	cfg_ck_div_en		
	Default Value:	1b cfg_ck_div_en_defaultreset	
	Access:	R/W	
		PMD_LANE_ANA_CSR::DIG_LFPS_CAL::ck_div_en	
17:12	cfg_osc_trim		
	Default Value:	3Fh cfg_osc_trim_defaultreset	
	Access:	R/W	
		Reserved	
11	cfg_reserved		
	Default Value:	0b cfg_reserved_defaultreset	
	Access:	R/W	
		added by Yoni to provide local fix.	

DKLP_PMD_LANE_ANA_CSR_DIG_LFPS_CAL					
10:1	cfg_amon_sel <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Default Value:</td> <td>000h cfg_amon_sel_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>added by Yoni to provide local fix.</p>	Default Value:	000h cfg_amon_sel_defaultreset	Access:	R/W
	Default Value:	000h cfg_amon_sel_defaultreset			
Access:	R/W				
0	cfg_amon_puldn_en <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Default Value:</td> <td>1b cfg_amon_puldn_en_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>modified by Yoni to provide local fix. originally width 24 RW, reset value - 800FDA</p>	Default Value:	1b cfg_amon_puldn_en_defaultreset	Access:	R/W
	Default Value:	1b cfg_amon_puldn_en_defaultreset			
Access:	R/W				



DKLP_PMD_LANE_CDR_CDR_SAVE_RESTORE1

DKLP_PMD_LANE_CDR_CDR_SAVE_RESTORE1		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
PMD_LANE_CDR::CDR_SAVE_RESTORE1		
DWord	Bit	Description
0	31:28	cfg_reserved1
		Default Value: 0h cfg_reserved1_defaultreset
	Access: R/W	
	PMD_LANE_CDR::CDR_SAVE_RESTORE1::reserved1	
	27:19	cfg_dco_coarse_backup_sr
Default Value: 000h cfg_dco_coarse_backup_sr_defaultreset		
Access: R/W		
this is a save restore register, to save last dco calibration code, for reuse in warm boot.		
18:10	cfg_dco_coarse_init	
	Default Value: 098h cfg_dco_coarse_init_defaultreset	
Access: R/W		
PMD_LANE_CDR::CDR_SAVE_RESTORE1::dco_coarse_init		
9:5	cfg_kp_dataunlock_acq	
	Default Value: 16h cfg_kp_dataunlock_acq_defaultreset	
Access: R/W		
PMD_LANE_CDR::CDR_SAVE_RESTORE1::kp_dataunlock_acq		
4:0	cfg_ki_dataunlock_acq	
	Default Value: 18h cfg_ki_dataunlock_acq_defaultreset	
Access: R/W		
PMD_LANE_CDR::CDR_SAVE_RESTORE1::ki_dataunlock_acq		

DKLP_PMD_LANE_SUSWELL_LFPS_SPARE

DKLP_PMD_LANE_SUSWELL_LFPS_SPARE			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
PMD_LANE_SUSWELL::LFPS_SPARE			
DWord	Bit	Description	
0	31:17	cfg_reserved1	
		Default Value:	0000h cfg_reserved1_defaultreset
		Access:	R/W
			Reserved
	16	cfg_enable_squelch_periodic_cal	
		Default Value:	0b cfg_enable_squelch_periodic_cal_defaultreset
		Access:	R/W
			PMD_LANE_SUSWELL::LFPS_SPARE::enable_squelch_periodic_cal
15:11	cfg_rx_lfps_delay_filter_depth		
	Default Value:	04h cfg_rx_lfps_delay_filter_depth_defaultreset	
	Access:	R/W	
		rx_lfps_delay_filter_depth	
10:9	cfg_counter_init		
	Default Value:	00b cfg_counter_init_defaultreset	
	Access:	R/W	
		PMD_LANE_SUSWELL::LFPS_SPARE::counter_init	
8	cfg_1ms_timer_en		
	Default Value:	0b cfg_1ms_timer_en_defaultreset	
	Access:	R/W	
		PMD_LANE_SUSWELL::LFPS_SPARE::1ms_timer_en	
7	cfg_rx_lfps_delay_timer_en		
	Default Value:	0b cfg_rx_lfps_delay_timer_en_defaultreset	
	Access:	R/W	
		PMD_LANE_SUSWELL::LFPS_SPARE::rx_lfps_delay_timer_en	
6	cfg_mipi_dif_pn_hs_filt_dis		
	Default Value:	0b cfg_mipi_dif_pn_hs_filt_dis_defaultreset	
	Access:	R/W	
		PMD_LANE_SUSWELL::LFPS_SPARE::mipi_dif_pn_hs_filt_dis	

DKLP_PMD_LANE_SUSWELL_LFPS_SPARE			
	5	cfg_ecsr_force_val_pmd_txdorxdetect_tx1	
		Default Value:	0b cfg_ecsr_force_val_pmd_txdorxdetect_tx1_defaultreset
		Access:	R/W
		PMD_LANE_SUSWELL::LFPS_SPARE::ecsr_force_val_pmd_txdorxdetect_tx1	
	4	cfg_ecsr_force_en_pmd_txdorxdetect_tx1	
		Default Value:	0b cfg_ecsr_force_en_pmd_txdorxdetect_tx1_defaultreset
		Access:	R/W
		PMD_LANE_SUSWELL::LFPS_SPARE::ecsr_force_en_pmd_txdorxdetect_tx1	
	3:0	cfg_idig_lfps_spare	
	Default Value:	0h cfg_idig_lfps_spare_defaultreset	
	Access:	R/W	
	PMD_LANE_SUSWELL::LFPS_SPARE::idig_lfps_spare		

DKLP_PMD_LANE_SUSWELL_TX1_RCV_DETECT_CTRL

DKLP_PMD_LANE_SUSWELL_TX1_RCV_DETECT_CTRL								
Register Space: MMIO: 0/2/0								
Size (in bits): 32								
PMD_LANE_SUS_LN0/1::TX1_RCV_DETECT_CTRL								
DWord	Bit	Description						
0	31	reserved1 <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO				
	Access:	RO						
	30	ecsr_tx_rcv_detect_shunt_low_tx1 HASH(0x18841C0)						
	29	ecsr_tx_rcv_detect_shunt_high_tx1 HASH(0x18CD070)						
	28:22	ecsr_tx_rcv_detect_cell_hz_tx1 <table border="1"> <tr> <td>Default Value:</td> <td>0x7F</td> </tr> </table> HASH(0x188F060)	Default Value:	0x7F				
	Default Value:	0x7F						
	21	ecsr_tx_rcv_detect_if_no_valid_tx1 For USB/TBT it masks the propagation of signal 'cmlcken_tx2' and sends '00 as expected. For DP/HDMI this needs to be programmed by NVM to '1' to allow internally generated 'cmlcken_tx2' to propagate to AFE. Name of this config in 'pmd_tx2_lane' hier is 'ecsr_cmlcken_ctrl'. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>USB/TBT [Default]</td> </tr> <tr> <td>1</td> <td>DP/HDMI</td> </tr> </tbody> </table>	Value	Name	0	USB/TBT [Default]	1	DP/HDMI
	Value	Name						
	0	USB/TBT [Default]						
	1	DP/HDMI						
	20:19	ecsr_tx_rcv_detect_fltr_sel_tx1 <table border="1"> <tr> <td>Default Value:</td> <td>0x2</td> </tr> </table> wait state during sampling select between 1,2,3 wait states	Default Value:	0x2				
	Default Value:	0x2						
	18	ecsr_tx_rcv_detect_status_force_val_tx1 force detection value						
17	ecsr_tx_rcv_detect_status_force_en_tx1 force detection value							
16:12	ecsr_tx_rcv_detect_fsm_force_val_tx1 force rcv detect fsm state							
11	ecsr_tx_rcv_detect_fsm_force_en_tx1 force rcv detect fsm							
10:4	ecsr_tx_rcv_detect_cnt_limit_tx1 <table border="1"> <tr> <td>Default Value:</td> <td>0x5</td> </tr> </table> count limit of valid to sample tx detect signal	Default Value:	0x5					
Default Value:	0x5							

DKLP_PMD_LANE_SUSWELL_TX1_RCV_DETECT_CTRL

3	ecsr_tx_rcv_detect_p_on_high_en_tx1 take detect on high level
2	ecsr_tx_rcv_detect_n_on_high_en_tx1 HASH(0x1AC4C40)
1	ecsr_tx_rcv_detect_inv_p_ana_sig_tx1 invert analog input
0	ecsr_tx_rcv_detect_inv_n_ana_sig_tx1 HASH(0x197E1B0)

DKLP_TX_GLUE_TX_DWORD14

DKLP_TX_GLUE_TX_DWORD14			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
TX related, imported from PMD_LANE_MISC			
DWord	Bit	Description	
0	31:25	cfg_reserved_1	
		Default Value:	00h cfg_reserved_1_defaultreset
		Access:	R/W
		Tx_Glue::tx_dword14::reserved_1	
24:14		cfg_ecsr_tx_clk_dccdacctrl_offset	
		Default Value:	000h cfg_ecsr_tx_clk_dccdacctrl_offset_defaultreset
		Access:	R/W
		reserved	
13		cfg_ecsr_tx_dccdacenrbp	
		Default Value:	0b cfg_ecsr_tx_dccdacenrbp_defaultreset
		Access:	R/W
		if set, chooses coarse step (x2) of dccdacctrl	
12:0		cfg_ecsr_tx_clk_dccdacctrl	
		Default Value:	148Ch cfg_ecsr_tx_clk_dccdacctrl_defaultreset
		Access:	R/W
		ecsr_tx_clk_dccdacctrl	



DKLP_TX2_PMD_LANE_MISC_LANE_TX_CNTRL

DKLP_TX2_PMD_LANE_MISC_LANE_TX_CNTRL			
Register Space: MMIO: 0/2/0			
Size (in bits): 32			
TX2_PMD_LANE_MISC_LANE::TX_CNTRL			
DWord	Bit	Description	
0	31:24	Reserved	
		Access:	RO
		Format:	MBZ
	23:16	dig_tx_tx_mode_sel_tx1	
		Access:	R/W
	This mode sel will fix divider in TX 8'h08 : piso_clk = pll_no_div; 8'h14 : piso_clk = pll_div2; 8'h12 : piso_clk = pll_div4; 8'hA1 : piso_clk = pll_div8; 8'hC0 : piso_clk = pll_div16;		
	15	force_val_dig_tx_reset_act_low	
	Access:	R/W	
	14	force_dig_tx_reset_act_low	
	Access:	R/W	
13	ecsr_dig_tx_tx_iddq_mode_tx1		
	Default Value:	1	
	Access:	R/W	
Needs to be programmed to '0' for USB/TBT modes. This is the config directly connected to the 'iddq_mode_tx2' logic which should be '0' while working in USB and TBT as per ckt requirement. This is one of the control to indicate 'tx' will be in HighZ or not. '0' value indicates its NOT in HighZ, and for USB/TBT that's the expectations from Tx2. Value 1(def): for Dp/HDMI, so until ami setup is done post lane reset deassertion, this will be 1 after that it becomes 0; Value 0(to be programmed through NVM): For USB/TBT, so its value will be '0' throughout.			
12	tx_cntrl_12_reserved		
Access:	R/W		
11	tx_cntrl_11_reserved		
Access:	R/W		
10	tx_cntrl_10_reserved		
Access:	R/W		

DKLP_TX2_PMD_LANE_MISC_LANE_TX_CNTRL		
	9	tx_cntrl_9_reserved
		Access: R/W
	8:0	reserved_0_8
		Access: R/W



DKLP_TX2_PMD_LANE_MISC_TX1_SPARE

DKLP_TX2_PMD_LANE_MISC_TX1_SPARE				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
TX2_PMD_LANE_MISC::TX1_SPARE				
DWord	Bit	Description		
0	31:8	cfg_reserved1		
		<table border="1"><tr><td>Default Value:</td><td>000000h cfg_reserved1_defaultreset</td></tr><tr><td>Access:</td><td>R/W</td></tr></table> Reserved	Default Value:	000000h cfg_reserved1_defaultreset
Default Value:	000000h cfg_reserved1_defaultreset			
Access:	R/W			
	7:0	cfg_dig_tx_spare_tx1		
		<table border="1"><tr><td>Default Value:</td><td>0Fh cfg_dig_tx_spare_tx1_defaultreset</td></tr><tr><td>Access:</td><td>R/W</td></tr></table> Spare Config Bits for Tx	Default Value:	0Fh cfg_dig_tx_spare_tx1_defaultreset
Default Value:	0Fh cfg_dig_tx_spare_tx1_defaultreset			
Access:	R/W			

DMA Address Register 0 High

DMA_ADDR_0_HIGH - DMA Address Register 0 High			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
The lower 32 bits of the first DMA address register.			
Programming Notes			
This register is saved in the power context			
DWord	Bit	Description	
0	31:25	Reserved	
		Access:	RO
		Format:	MBZ
	24	Access Region	
		Access:	R/W
		Value	Name
		0h	Main Memory [Default]
	1h	SRAM	
	23:21	Reserved	
		Access:	RO
Format:		MBZ	
20:16	Address Space		
	Access:	R/W	
	Value	Name	Description
	0h	Normal Memory Access [Default]	Use the Per-process GTT if enabled, otherwise uses the Global GTT
	7h	WOPCM Access	
	8h	Global GTT Memory Access	
	Programming Notes		
	This field is ignored if the selected Access Region is SRAM.		
	Listed below are the only "Address Space's" that can be accessed as part of the GuC DMA functionality, accessing any other "Address Space" will be treated as incorrect DMA programming and will result in DMA erroring. DMA erroring by Host will result in setting of notification error bit[20] in GUC_HW_NOTRIY_ERR register and DMA erroring by GuC FW will result in setting of notification error bit[21] in GUC_HW_NOTRIY_ERR register.		
	<ul style="list-style-type: none"> Normal Memory Access 		

DMA_ADDR_0_HIGH - DMA Address Register 0 High

		<ul style="list-style-type: none"> • WOPCM Access • Global GTT Memory Access 				
	15:0	Address Upper DWord <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[47:32]</td> </tr> </table>	Access:	R/W	Format:	GraphicsAddress[47:32]
Access:	R/W					
Format:	GraphicsAddress[47:32]					

DMA Address Register 0 Low

DMA_ADDR_0_LOW - DMA Address Register 0 Low		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
The lower 32 bits of the first DMA address register.		
Programming Notes		
This register is saved in the power context		
DWord	Bit	Description
0	31:2	Address
		Access: R/W
	Format: GraphicsAddress[31:2]	
	This field contains the dword aligned offset into the associated space or a Graphics Address.	
1:0	1:0	Reserved
		Access: RO
		Format: MBZ



DMA Address Register 1 High

DWord		Bit	Description								
<p align="center">DMA_ADDR_1_HIGH - DMA Address Register 1 High</p>											
Register Space: MMIO: 0/2/0 Access: R/W Size (in bits): 32											
The lower 32 bits of the second DMA address register.											
<p align="center">Programming Notes</p>											
This register is saved in the power context											
0	31:25	Reserved Access: RO Format: MBZ									
	24	Access Region Access: R/W <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Main Memory [Default]</td> </tr> <tr> <td>1h</td> <td>SRAM</td> </tr> </tbody> </table>		Value	Name	0h	Main Memory [Default]	1h	SRAM		
Value	Name										
0h	Main Memory [Default]										
1h	SRAM										
	23:21	Reserved Access: RO Format: MBZ									
	20:16	Address Space Access: R/W <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Normal Memory Access [Default]</td> </tr> <tr> <td>7h</td> <td>WOPCM Access</td> </tr> <tr> <td>8h</td> <td>Global GTT Memory Access</td> </tr> </tbody> </table> <p align="center">Programming Notes</p> This field is ignored if the selected Access Region is SRAM. Listed below are the only "Address Space's" that can be accessed as part of the GuC DMA functionality, accessing any other "Address Space" will be treated as incorrect DMA programming and will result in DMA erroring. DMA erroring by Host will result in setting of notification error bit[20] in GUC_HW_NOTRIY_ERR register and DMA erroring by GuC FW will result in setting of notification error bit[21] in GUC_HW_NOTRIY_ERR register. <ul style="list-style-type: none"> • Normal Memory Access • WOPCM Access 		Value	Name	0h	Normal Memory Access [Default]	7h	WOPCM Access	8h	Global GTT Memory Access
Value	Name										
0h	Normal Memory Access [Default]										
7h	WOPCM Access										
8h	Global GTT Memory Access										

DMA_ADDR_1_HIGH - DMA Address Register 1 High					
	<ul style="list-style-type: none"> Global GTT Memory Access 				
15:0	Address Upper DWord <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[47:32]</td> </tr> </table>	Access:	R/W	Format:	GraphicsAddress[47:32]
Access:	R/W				
Format:	GraphicsAddress[47:32]				



DMA Address Register 1 Low

DMA_ADDR_1_LOW - DMA Address Register 1 Low		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
The lower 32 bits of the second DMA address register.		
Programming Notes		
This register is saved in the power context		
DWord	Bit	Description
0	31:2	Address
		Access: R/W
		Format: GraphicsAddress[31:2] This field contains a dword aligned offset into the associated space or a Graphics Address.
	1:0	Reserved
	Access: RO	
	Format: MBZ	

DMA Configuration

DMA_CFG - DMA Configuration				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Programming Notes				
This register is saved in the power context. SW shall set bits[1:0] = '00'				
Programming of Bits[1:0] are only applies to explicit DMA operation's triggered by FW Or HOST.				
DWord	Bit	Description		
0	31:3	Reserved		
		Access:	RO	
		Format:	MBZ	
	2	C6 Restore Control		
		Access:	R/W	
		Value	Name	Description
		0h	Active C6 Restore [Default]	SRAM contents will be restored as part of the C6 restore.
		1h	Lazy C6 Restore	SRAM contents will only be restored on the first active write to the GuC.
		Programming Notes		
		Hardware restores SRAM contents coming out of RC6 only after a valid kernel has been loaded. If host SW uses DMA to load multiple entities (e.g micro-apps and then kernel), it shall inhibit RC6 entry till the kernel is loaded.		
1	Main Memory To SRAM Performance Optimization Mode			
	Access:	R/W		
	Mode selection control when bit 0 is set.			
	Value	Name	Description	
	0h	[Default]	If bit 0 is set, stream writes will be done only uOS/uApp being DMA-ed.	
1h		If bit 0 is set, stream writes will be done for all DMA to SRAM. Note that if MinIA is active, this setting can cause writes to be dropped.		

DMA_CFG - DMA Configuration		
	0	Main Memory To SRAM Performance Optimization
		Access: R/W
	Value	Name Description
	0h	Reorder Writes [Default]
1h	Stream	Stream DMA writes as the read data comes in. Use the 'tag' field in the read return as the address to SRAM.

DMA Control

DMA_CTRL - DMA Control					
Register Space:	MMIO: 0/2/0				
Access:	R/W				
Size (in bits):	32				
Programming Notes					
<p>This register is saved in the power context</p> <p>The DMA hardware performs several checks of the parameters provided in the DMA registers before allowing DMA to proceed. These checks are documented in the GuC DMA description Bspec section.</p> <p>If these checks fail then DMA will not start (i.e: it will appear that writes to this register were dropped)</p> <p>Address register 0 is the source of the DMA transfer, address register 1 is the destination.</p>					
DWord	Bit	Description			
0	31:16	Write Enable Mask			
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> <tr> <td>Format:</td> <td>Mask[15:0]</td> </tr> </table> <p>A write enable mask for bits 15:0</p>	Access:	R/W	Format:
	Access:	R/W			
	Format:	Mask[15:0]			
	15	Catastrophic Error Encountered during DMA			
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This bit is set if the DMA transfer encountered a catastrophic fault during its operation. Bit is reset when the next DMA transfer is initiated.</p>		Access:	R/W		
Access:	R/W				
14:11	Reserved				
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
10	Last DFX DMA				
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Allow for SHA to preserve signature between DMA transfers - <u>This feature should be enabled only when DFX Primary Control bit C068[7] is 1.</u></p> <p>Dfx now needs to indicate to GUC which is the last DMA in its set of DMA transfers, whose SHA is being accumulated.</p> <p>Dfx will program all these DMAs as uApp at different destination addresses.</p> <p>When Dfx sets this bit along with C314[0], it indicates the last DMA in Dfx's set of DMA transfers.</p>	Access:	R/W		
Access:	R/W				
9	Reserved				
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table>	Access:	R/W		
Access:	R/W				

DMA_CTRL - DMA Control

8	BOOTROM in WOPCM Access: R/W Allows host to DMA BootROM code to WOPCM region. BootROM code shall be located at offset 0 in GuC's WOPCM region. Mode available only when with fuse_auth_disable == '1'	
7:6	uApp Index Access: R/W Specific AppID for one of the 2 uApps, for storing into WOPCM area as destination. Will be only valid when WOPCM is the Destination.	
	Value	Name
	[0,1]	
5	uApp Move Access: R/W Whether the uApp (index specified the "uApp Index" field) is being moved to WOPCM.	
	Programming Notes	
	Must be set only when the DMA is moving uApp Code, and not uOS code.	
4	uOS Move Access: R/W Whether the uOS is being moved to WOPCM.	
	Programming Notes	
	Must be set only when the DMA is moving uOS Code, and not uApp code.	
3	DMA Completion Interrupt Enable Access: R/W Whether an interrupt will be generated when the DMA copy is complete.	
2	DMA Completion Interrupt Routing Access: R/W Where the DMA completion interrupt will be routed.	
	Value	Name
	0h	Host [Default]
	1h	Reserved
	Description	
	Interrupt will be routed to the host CPU.	
1	Reserved Access: RO Format: MBZ	
0	Start DMA Transfer Access: R/W This bit should be programmed last since it will trigger the DMA transfer. Hardware will clear this bit once DMA completes.	



DMA Copy Size

DMA_COPY_SIZE - DMA Copy Size				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Size of the DMA copy.				
Programming Notes				
<p>The following rules hold good regarding the uOS and uApp size:</p> <ul style="list-style-type: none"> • uOS and uApps sizes are always divisible by 64-bytes. • uOS and uApps hash value take into account any padding needed for uOS/uApps divisible by 64-byte requirement. 				
This register is saved in the power context				
DWord	Bit	Description		
0	31:0	<p>DMA Transfer Size</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p style="text-align: center;">Description</p> <p>Size of the DMA transfer, in bytes and must be always dword (4bytes) granular. For smaller transfers SW should use the MinutelA core directly (DMA programming overhead is higher than copying the data using the MinutelA core. Approximate inflection point would be ~ 256 bits.)</p>	Access:	R/W
Access:	R/W			

DMA Global MicroController WOPCM Offset

DMA_GUC_WOPCM_OFFSET - DMA Global MicroController WOPCM Offset		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Programming Notes		
The WOPCM space referenced by this base address/offset is not IA visible space. uKernel/uApps are stored here.		
This register is required to be programmed before the DMA engine can be invoked to load uKernel (access WOPCM memory). The register is locked after the write - (Write Once).		
This register is saved in the power context		
In GuC De-Privileged fuse mode of operation this register is GSC privileged and can be only updated by GSC.		
DWord	Bit	Description
0	31:14	GuC WOPCM Offset
		Access: R/W
	Format: WOPCMBaseOffset[31:14]	
	13:2	Reserved
Access: RO		
	Format: MBZ	
1	Reserved	
	Access: R/W	
0	Offset Valid	
	Access: R/W	
		Reports whether the "GuC WOPCM Offset" is valid and loaded. HW sets this bit when the register is programmed with the GuC WOPCM Offset value.



DMA Microkernel Base

DMA_UOS_BASE - DMA Microkernel Base														
Register Space:	MMIO: 0/2/0													
Access:	RO													
Size (in bits):	32													
Programming Notes														
This register is saved in the power context														
DWord	Bit	Description												
0	31:6	Microkernel Base Offset												
		Access: RO												
		Format: WOPCMBaseOffset[31:6]												
		This is the value that was programmed by the host. The value is relative to the SRAM base == 0x0 offset in WOPCM.												
5:4		State of Microkernel												
		Access: RO												
		This field is valid only if the "Valid" field (bit 0) is set												
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>In WOPCM [Default]</td> <td>The microkernel is in WOPCM.</td> </tr> <tr> <td>1h</td> <td>In WOPCM and SRAM</td> <td>The microkernel is in WOPCM and SRAM.</td> </tr> <tr> <td>2h</td> <td>In WOPCM and SRAM and partially SRAM</td> <td>The microkernel is in WOPCM and partially in SRAM.</td> </tr> </tbody> </table>	Value	Name	Description	0h	In WOPCM [Default]	The microkernel is in WOPCM.	1h	In WOPCM and SRAM	The microkernel is in WOPCM and SRAM.	2h	In WOPCM and SRAM and partially SRAM	The microkernel is in WOPCM and partially in SRAM.
		Value	Name	Description										
		0h	In WOPCM [Default]	The microkernel is in WOPCM.										
1h	In WOPCM and SRAM	The microkernel is in WOPCM and SRAM.												
2h	In WOPCM and SRAM and partially SRAM	The microkernel is in WOPCM and partially in SRAM.												
3:1		Reserved												
		Access: RO												
		Format: MBZ												
0		Valid												
		Access: RO												
		Format: Boolean												
Whether a microkernel has been loaded into WOPCM and the hash check has passed.														

DMA Microkernel Top

DMA_UOS_TOP - DMA Microkernel Top				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Programming Notes				
This register is saved in the power context				
DWord	Bit	Description		
0	31:6	Microkernel Top Address		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>WOPCMBaseOffset[31:6]</td> </tr> </table> <p>This value is derived from the initial uOS DMA programming to WOPCM by the host. The value is relative to the SRAM base == 0x0 offset in WOPCM. This offset will point to the beginning of the last cacheline DMA'd.</p>	Access:	RO
Access:	RO			
Format:	WOPCMBaseOffset[31:6]			
	5:0	Reserved		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			



Doorbell Address

DRBL_ADDR - Doorbell Address	
Register Space:	MMIO: 0/2/0
Size (in bits):	64
Address:	3FF000h
Name:	Doorbell Address 0
ShortName:	DRB_ADDR_0
Address:	3FF008h
Name:	Doorbell Address 1
ShortName:	DRB_ADDR_1
Address:	3FF010h
Name:	Doorbell Address 2
ShortName:	DRB_ADDR_2
Address:	3FF018h
Name:	Doorbell Address 3
ShortName:	DRB_ADDR_3
Address:	3FF020h
Name:	Doorbell Address 4
ShortName:	DRB_ADDR_4
Address:	3FF028h
Name:	Doorbell Address 5
ShortName:	DRB_ADDR_5
Address:	3FF030h
Name:	Doorbell Address 6
ShortName:	DRB_ADDR_6
Address:	3FF038h
Name:	Doorbell Address 7
ShortName:	DRB_ADDR_7
Address:	3FF040h
Name:	Doorbell Address 8
ShortName:	DRB_ADDR_8
Address:	3FF048h
Name:	Doorbell Address 9
ShortName:	DRB_ADDR_9
Address:	3FF050h
Name:	Doorbell Address 10

DRBL_ADDR - Doorbell Address	
ShortName:	DRB_ADDR_10
Address:	3FF058h
Name:	Doorbell Address 11
ShortName:	DRB_ADDR_11
Address:	3FF060h
Name:	Doorbell Address 12
ShortName:	DRB_ADDR_12
Address:	3FF068h
Name:	Doorbell Address 13
ShortName:	DRB_ADDR_13
Address:	3FF070h
Name:	Doorbell Address 14
ShortName:	DRB_ADDR_14
Address:	3FF078h
Name:	Doorbell Address 15
ShortName:	DRB_ADDR_15
Address:	3FF080h
Name:	Doorbell Address 16
ShortName:	DRB_ADDR_16
Address:	3FF088h
Name:	Doorbell Address 17
ShortName:	DRB_ADDR_17
Address:	3FF090h
Name:	Doorbell Address 18
ShortName:	DRB_ADDR_18
Address:	3FF098h
Name:	Doorbell Address 19
ShortName:	DRB_ADDR_19
Address:	3FF0A0h
Name:	Doorbell Address 20
ShortName:	DRB_ADDR_20
Address:	3FF0A8h
Name:	Doorbell Address 21
ShortName:	DRB_ADDR_21
Address:	3FF0B0h



DRBL_ADDR - Doorbell Address	
Name:	Doorbell Address 22
ShortName:	DRB_ADDR_22
Address:	3FF0B8h
Name:	Doorbell Address 23
ShortName:	DRB_ADDR_23
Address:	3FF0C0h
Name:	Doorbell Address 24
ShortName:	DRB_ADDR_24
Address:	3FF0C8h
Name:	Doorbell Address 25
ShortName:	DRB_ADDR_25
Address:	3FF0D0h
Name:	Doorbell Address 26
ShortName:	DRB_ADDR_26
Address:	3FF0D8h
Name:	Doorbell Address 27
ShortName:	DRB_ADDR_27
Address:	3FF0E0h
Name:	Doorbell Address 28
ShortName:	DRB_ADDR_28
Address:	3FF0E8h
Name:	Doorbell Address 29
ShortName:	DRB_ADDR_29
Address:	3FF0F0h
Name:	Doorbell Address 30
ShortName:	DRB_ADDR_30
Address:	3FF0F8h
Name:	Doorbell Address 31
ShortName:	DRB_ADDR_31
Address:	3FF100h
Name:	Doorbell Address 32
ShortName:	DRB_ADDR_32
Address:	3FF108h
Name:	Doorbell Address 33
ShortName:	DRB_ADDR_33

DRBL_ADDR - Doorbell Address	
Address:	3FF110h
Name:	Doorbell Address 34
ShortName:	DRB_ADDR_34
Address:	3FF118h
Name:	Doorbell Address 35
ShortName:	DRB_ADDR_35
Address:	3FF120h
Name:	Doorbell Address 36
ShortName:	DRB_ADDR_36
Address:	3FF128h
Name:	Doorbell Address 37
ShortName:	DRB_ADDR_37
Address:	3FF130h
Name:	Doorbell Address 38
ShortName:	DRB_ADDR_38
Address:	3FF138h
Name:	Doorbell Address 39
ShortName:	DRB_ADDR_39
Address:	3FF140h
Name:	Doorbell Address 40
ShortName:	DRB_ADDR_40
Address:	3FF148h
Name:	Doorbell Address 41
ShortName:	DRB_ADDR_41
Address:	3FF150h
Name:	Doorbell Address 42
ShortName:	DRB_ADDR_42
Address:	3FF158h
Name:	Doorbell Address 43
ShortName:	DRB_ADDR_43
Address:	3FF160h
Name:	Doorbell Address 44
ShortName:	DRB_ADDR_44
Address:	3FF168h
Name:	Doorbell Address 45



DRBL_ADDR - Doorbell Address	
ShortName:	DRB_ADDR_45
Address:	3FF170h
Name:	Doorbell Address 46
ShortName:	DRB_ADDR_46
Address:	3FF178h
Name:	Doorbell Address 47
ShortName:	DRB_ADDR_47
Address:	3FF180h
Name:	Doorbell Address 48
ShortName:	DRB_ADDR_48
Address:	3FF188h
Name:	Doorbell Address 49
ShortName:	DRB_ADDR_49
Address:	3FF190h
Name:	Doorbell Address 50
ShortName:	DRB_ADDR_50
Address:	3FF198h
Name:	Doorbell Address 51
ShortName:	DRB_ADDR_51
Address:	3FF1A0h
Name:	Doorbell Address 52
ShortName:	DRB_ADDR_52
Address:	3FF1A8h
Name:	Doorbell Address 53
ShortName:	DRB_ADDR_53
Address:	3FF1B0h
Name:	Doorbell Address 54
ShortName:	DRB_ADDR_54
Address:	3FF1B8h
Name:	Doorbell Address 55
ShortName:	DRB_ADDR_55
Address:	3FF1C0h
Name:	Doorbell Address 56
ShortName:	DRB_ADDR_56
Address:	3FF1C8h

DRBL_ADDR - Doorbell Address	
Name:	Doorbell Address 57
ShortName:	DRB_ADDR_57
Address:	3FF1D0h
Name:	Doorbell Address 58
ShortName:	DRB_ADDR_58
Address:	3FF1D8h
Name:	Doorbell Address 59
ShortName:	DRB_ADDR_59
Address:	3FF1E0h
Name:	Doorbell Address 60
ShortName:	DRB_ADDR_60
Address:	3FF1E8h
Name:	Doorbell Address 61
ShortName:	DRB_ADDR_61
Address:	3FF1F0h
Name:	Doorbell Address 62
ShortName:	DRB_ADDR_62
Address:	3FF1F8h
Name:	Doorbell Address 63
ShortName:	DRB_ADDR_63
Address:	3FF200h
Name:	Doorbell Address 64
ShortName:	DRB_ADDR_64
Address:	3FF208h
Name:	Doorbell Address 65
ShortName:	DRB_ADDR_65
Address:	3FF210h
Name:	Doorbell Address 66
ShortName:	DRB_ADDR_66
Address:	3FF218h
Name:	Doorbell Address 67
ShortName:	DRB_ADDR_67
Address:	3FF220h
Name:	Doorbell Address 68
ShortName:	DRB_ADDR_68



DRBL_ADDR - Doorbell Address	
Address:	3FF228h
Name:	Doorbell Address 69
ShortName:	DRB_ADDR_69
Address:	3FF230h
Name:	Doorbell Address 70
ShortName:	DRB_ADDR_70
Address:	3FF238h
Name:	Doorbell Address 71
ShortName:	DRB_ADDR_71
Address:	3FF240h
Name:	Doorbell Address 72
ShortName:	DRB_ADDR_72
Address:	3FF248h
Name:	Doorbell Address 73
ShortName:	DRB_ADDR_73
Address:	3FF250h
Name:	Doorbell Address 74
ShortName:	DRB_ADDR_74
Address:	3FF258h
Name:	Doorbell Address 75
ShortName:	DRB_ADDR_75
Address:	3FF260h
Name:	Doorbell Address 76
ShortName:	DRB_ADDR_76
Address:	3FF268h
Name:	Doorbell Address 77
ShortName:	DRB_ADDR_77
Address:	3FF270h
Name:	Doorbell Address 78
ShortName:	DRB_ADDR_78
Address:	3FF278h
Name:	Doorbell Address 79
ShortName:	DRB_ADDR_79
Address:	3FF280h
Name:	Doorbell Address 80

DRBL_ADDR - Doorbell Address	
ShortName:	DRB_ADDR_80
Address:	3FF288h
Name:	Doorbell Address 81
ShortName:	DRB_ADDR_81
Address:	3FF290h
Name:	Doorbell Address 82
ShortName:	DRB_ADDR_82
Address:	3FF298h
Name:	Doorbell Address 83
ShortName:	DRB_ADDR_83
Address:	3FF2A0h
Name:	Doorbell Address 84
ShortName:	DRB_ADDR_84
Address:	3FF2A8h
Name:	Doorbell Address 85
ShortName:	DRB_ADDR_85
Address:	3FF2B0h
Name:	Doorbell Address 86
ShortName:	DRB_ADDR_86
Address:	3FF2B8h
Name:	Doorbell Address 87
ShortName:	DRB_ADDR_87
Address:	3FF2C0h
Name:	Doorbell Address 88
ShortName:	DRB_ADDR_88
Address:	3FF2C8h
Name:	Doorbell Address 89
ShortName:	DRB_ADDR_89
Address:	3FF2D0h
Name:	Doorbell Address 90
ShortName:	DRB_ADDR_90
Address:	3FF2D8h
Name:	Doorbell Address 91
ShortName:	DRB_ADDR_91
Address:	3FF2E0h



DRBL_ADDR - Doorbell Address	
Name:	Doorbell Address 92
ShortName:	DRB_ADDR_92
Address:	3FF2E8h
Name:	Doorbell Address 93
ShortName:	DRB_ADDR_93
Address:	3FF2F0h
Name:	Doorbell Address 94
ShortName:	DRB_ADDR_94
Address:	3FF2F8h
Name:	Doorbell Address 95
ShortName:	DRB_ADDR_95
Address:	3FF300h
Name:	Doorbell Address 96
ShortName:	DRB_ADDR_96
Address:	3FF308h
Name:	Doorbell Address 97
ShortName:	DRB_ADDR_97
Address:	3FF310h
Name:	Doorbell Address 98
ShortName:	DRB_ADDR_98
Address:	3FF318h
Name:	Doorbell Address 99
ShortName:	DRB_ADDR_99
Address:	3FF320h
Name:	Doorbell Address 100
ShortName:	DRB_ADDR_100
Address:	3FF328h
Name:	Doorbell Address 101
ShortName:	DRB_ADDR_101
Address:	3FF330h
Name:	Doorbell Address 102
ShortName:	DRB_ADDR_102
Address:	3FF338h
Name:	Doorbell Address 103
ShortName:	DRB_ADDR_103

DRBL_ADDR - Doorbell Address	
Address:	3FF340h
Name:	Doorbell Address 104
ShortName:	DRB_ADDR_104
Address:	3FF348h
Name:	Doorbell Address 105
ShortName:	DRB_ADDR_105
Address:	3FF350h
Name:	Doorbell Address 106
ShortName:	DRB_ADDR_106
Address:	3FF358h
Name:	Doorbell Address 107
ShortName:	DRB_ADDR_107
Address:	3FF360h
Name:	Doorbell Address 108
ShortName:	DRB_ADDR_108
Address:	3FF368h
Name:	Doorbell Address 109
ShortName:	DRB_ADDR_109
Address:	3FF370h
Name:	Doorbell Address 110
ShortName:	DRB_ADDR_110
Address:	3FF378h
Name:	Doorbell Address 111
ShortName:	DRB_ADDR_111
Address:	3FF380h
Name:	Doorbell Address 112
ShortName:	DRB_ADDR_112
Address:	3FF388h
Name:	Doorbell Address 113
ShortName:	DRB_ADDR_113
Address:	3FF390h
Name:	Doorbell Address 114
ShortName:	DRB_ADDR_114
Address:	3FF398h
Name:	Doorbell Address 115



DRBL_ADDR - Doorbell Address	
ShortName:	DRB_ADDR_115
Address:	3FF3A0h
Name:	Doorbell Address 116
ShortName:	DRB_ADDR_116
Address:	3FF3A8h
Name:	Doorbell Address 117
ShortName:	DRB_ADDR_117
Address:	3FF3B0h
Name:	Doorbell Address 118
ShortName:	DRB_ADDR_118
Address:	3FF3B8h
Name:	Doorbell Address 119
ShortName:	DRB_ADDR_119
Address:	3FF3C0h
Name:	Doorbell Address 120
ShortName:	DRB_ADDR_120
Address:	3FF3C8h
Name:	Doorbell Address 121
ShortName:	DRB_ADDR_121
Address:	3FF3D0h
Name:	Doorbell Address 122
ShortName:	DRB_ADDR_122
Address:	3FF3D8h
Name:	Doorbell Address 123
ShortName:	DRB_ADDR_123
Address:	3FF3E0h
Name:	Doorbell Address 124
ShortName:	DRB_ADDR_124
Address:	3FF3E8h
Name:	Doorbell Address 125
ShortName:	DRB_ADDR_125
Address:	3FF3F0h
Name:	Doorbell Address 126
ShortName:	DRB_ADDR_126
Address:	3FF3F8h

DRBL_ADDR - Doorbell Address	
Name:	Doorbell Address 127
ShortName:	DRB_ADDR_127
Address:	3FF400h
Name:	Doorbell Address 128
ShortName:	DRB_ADDR_128
Address:	3FF408h
Name:	Doorbell Address 129
ShortName:	DRB_ADDR_129
Address:	3FF410h
Name:	Doorbell Address 130
ShortName:	DRB_ADDR_130
Address:	3FF418h
Name:	Doorbell Address 131
ShortName:	DRB_ADDR_131
Address:	3FF420h
Name:	Doorbell Address 132
ShortName:	DRB_ADDR_132
Address:	3FF428h
Name:	Doorbell Address 133
ShortName:	DRB_ADDR_133
Address:	3FF430h
Name:	Doorbell Address 134
ShortName:	DRB_ADDR_134
Address:	3FF438h
Name:	Doorbell Address 135
ShortName:	DRB_ADDR_135
Address:	3FF440h
Name:	Doorbell Address 136
ShortName:	DRB_ADDR_136
Address:	3FF448h
Name:	Doorbell Address 137
ShortName:	DRB_ADDR_137
Address:	3FF450h
Name:	Doorbell Address 138
ShortName:	DRB_ADDR_138



DRBL_ADDR - Doorbell Address	
Address:	3FF458h
Name:	Doorbell Address 139
ShortName:	DRB_ADDR_139
Address:	3FF460h
Name:	Doorbell Address 140
ShortName:	DRB_ADDR_140
Address:	3FF468h
Name:	Doorbell Address 141
ShortName:	DRB_ADDR_141
Address:	3FF470h
Name:	Doorbell Address 142
ShortName:	DRB_ADDR_142
Address:	3FF478h
Name:	Doorbell Address 143
ShortName:	DRB_ADDR_143
Address:	3FF480h
Name:	Doorbell Address 144
ShortName:	DRB_ADDR_144
Address:	3FF488h
Name:	Doorbell Address 145
ShortName:	DRB_ADDR_145
Address:	3FF490h
Name:	Doorbell Address 146
ShortName:	DRB_ADDR_146
Address:	3FF498h
Name:	Doorbell Address 147
ShortName:	DRB_ADDR_147
Address:	3FF4A0h
Name:	Doorbell Address 148
ShortName:	DRB_ADDR_148
Address:	3FF4A8h
Name:	Doorbell Address 149
ShortName:	DRB_ADDR_149
Address:	3FF4B0h
Name:	Doorbell Address 150

DRBL_ADDR - Doorbell Address	
ShortName:	DRB_ADDR_150
Address:	3FF4B8h
Name:	Doorbell Address 151
ShortName:	DRB_ADDR_151
Address:	3FF4C0h
Name:	Doorbell Address 152
ShortName:	DRB_ADDR_152
Address:	3FF4C8h
Name:	Doorbell Address 153
ShortName:	DRB_ADDR_153
Address:	3FF4D0h
Name:	Doorbell Address 154
ShortName:	DRB_ADDR_154
Address:	3FF4D8h
Name:	Doorbell Address 155
ShortName:	DRB_ADDR_155
Address:	3FF4E0h
Name:	Doorbell Address 156
ShortName:	DRB_ADDR_156
Address:	3FF4E8h
Name:	Doorbell Address 157
ShortName:	DRB_ADDR_157
Address:	3FF4F0h
Name:	Doorbell Address 158
ShortName:	DRB_ADDR_158
Address:	3FF4F8h
Name:	Doorbell Address 159
ShortName:	DRB_ADDR_159
Address:	3FF500h
Name:	Doorbell Address 160
ShortName:	DRB_ADDR_160
Address:	3FF508h
Name:	Doorbell Address 161
ShortName:	DRB_ADDR_161
Address:	3FF510h



DRBL_ADDR - Doorbell Address	
Name:	Doorbell Address 162
ShortName:	DRB_ADDR_162
Address:	3FF518h
Name:	Doorbell Address 163
ShortName:	DRB_ADDR_163
Address:	3FF520h
Name:	Doorbell Address 164
ShortName:	DRB_ADDR_164
Address:	3FF528h
Name:	Doorbell Address 165
ShortName:	DRB_ADDR_165
Address:	3FF530h
Name:	Doorbell Address 166
ShortName:	DRB_ADDR_166
Address:	3FF538h
Name:	Doorbell Address 167
ShortName:	DRB_ADDR_167
Address:	3FF540h
Name:	Doorbell Address 168
ShortName:	DRB_ADDR_168
Address:	3FF548h
Name:	Doorbell Address 169
ShortName:	DRB_ADDR_169
Address:	3FF550h
Name:	Doorbell Address 170
ShortName:	DRB_ADDR_170
Address:	3FF558h
Name:	Doorbell Address 171
ShortName:	DRB_ADDR_171
Address:	3FF560h
Name:	Doorbell Address 172
ShortName:	DRB_ADDR_172
Address:	3FF568h
Name:	Doorbell Address 173
ShortName:	DRB_ADDR_173

DRBL_ADDR - Doorbell Address	
Address:	3FF570h
Name:	Doorbell Address 174
ShortName:	DRB_ADDR_174
Address:	3FF578h
Name:	Doorbell Address 175
ShortName:	DRB_ADDR_175
Address:	3FF580h
Name:	Doorbell Address 176
ShortName:	DRB_ADDR_176
Address:	3FF588h
Name:	Doorbell Address 177
ShortName:	DRB_ADDR_177
Address:	3FF590h
Name:	Doorbell Address 178
ShortName:	DRB_ADDR_178
Address:	3FF598h
Name:	Doorbell Address 179
ShortName:	DRB_ADDR_179
Address:	3FF5A0h
Name:	Doorbell Address 180
ShortName:	DRB_ADDR_180
Address:	3FF5A8h
Name:	Doorbell Address 181
ShortName:	DRB_ADDR_181
Address:	3FF5B0h
Name:	Doorbell Address 182
ShortName:	DRB_ADDR_182
Address:	3FF5B8h
Name:	Doorbell Address 183
ShortName:	DRB_ADDR_183
Address:	3FF5C0h
Name:	Doorbell Address 184
ShortName:	DRB_ADDR_184
Address:	3FF5C8h
Name:	Doorbell Address 185



DRBL_ADDR - Doorbell Address	
ShortName:	DRB_ADDR_185
Address:	3FF5D0h
Name:	Doorbell Address 186
ShortName:	DRB_ADDR_186
Address:	3FF5D8h
Name:	Doorbell Address 187
ShortName:	DRB_ADDR_187
Address:	3FF5E0h
Name:	Doorbell Address 188
ShortName:	DRB_ADDR_188
Address:	3FF5E8h
Name:	Doorbell Address 189
ShortName:	DRB_ADDR_189
Address:	3FF5F0h
Name:	Doorbell Address 190
ShortName:	DRB_ADDR_190
Address:	3FF5F8h
Name:	Doorbell Address 191
ShortName:	DRB_ADDR_191
Address:	3FF600h
Name:	Doorbell Address 192
ShortName:	DRB_ADDR_192
Address:	3FF608h
Name:	Doorbell Address 193
ShortName:	DRB_ADDR_193
Address:	3FF610h
Name:	Doorbell Address 194
ShortName:	DRB_ADDR_194
Address:	3FF618h
Name:	Doorbell Address 195
ShortName:	DRB_ADDR_195
Address:	3FF620h
Name:	Doorbell Address 196
ShortName:	DRB_ADDR_196
Address:	3FF628h

DRBL_ADDR - Doorbell Address	
Name:	Doorbell Address 197
ShortName:	DRB_ADDR_197
Address:	3FF630h
Name:	Doorbell Address 198
ShortName:	DRB_ADDR_198
Address:	3FF638h
Name:	Doorbell Address 199
ShortName:	DRB_ADDR_199
Address:	3FF640h
Name:	Doorbell Address 200
ShortName:	DRB_ADDR_200
Address:	3FF648h
Name:	Doorbell Address 201
ShortName:	DRB_ADDR_201
Address:	3FF650h
Name:	Doorbell Address 202
ShortName:	DRB_ADDR_202
Address:	3FF658h
Name:	Doorbell Address 203
ShortName:	DRB_ADDR_203
Address:	3FF660h
Name:	Doorbell Address 204
ShortName:	DRB_ADDR_204
Address:	3FF668h
Name:	Doorbell Address 205
ShortName:	DRB_ADDR_205
Address:	3FF670h
Name:	Doorbell Address 206
ShortName:	DRB_ADDR_206
Address:	3FF678h
Name:	Doorbell Address 207
ShortName:	DRB_ADDR_207
Address:	3FF680h
Name:	Doorbell Address 208
ShortName:	DRB_ADDR_208



DRBL_ADDR - Doorbell Address	
Address:	3FF688h
Name:	Doorbell Address 209
ShortName:	DRB_ADDR_209
Address:	3FF690h
Name:	Doorbell Address 210
ShortName:	DRB_ADDR_210
Address:	3FF698h
Name:	Doorbell Address 211
ShortName:	DRB_ADDR_211
Address:	3FF6A0h
Name:	Doorbell Address 212
ShortName:	DRB_ADDR_212
Address:	3FF6A8h
Name:	Doorbell Address 213
ShortName:	DRB_ADDR_213
Address:	3FF6B0h
Name:	Doorbell Address 214
ShortName:	DRB_ADDR_214
Address:	3FF6B8h
Name:	Doorbell Address 215
ShortName:	DRB_ADDR_215
Address:	3FF6C0h
Name:	Doorbell Address 216
ShortName:	DRB_ADDR_216
Address:	3FF6C8h
Name:	Doorbell Address 217
ShortName:	DRB_ADDR_217
Address:	3FF6D0h
Name:	Doorbell Address 218
ShortName:	DRB_ADDR_218
Address:	3FF6D8h
Name:	Doorbell Address 219
ShortName:	DRB_ADDR_219
Address:	3FF6E0h
Name:	Doorbell Address 220

DRBL_ADDR - Doorbell Address	
ShortName:	DRB_ADDR_220
Address:	3FF6E8h
Name:	Doorbell Address 221
ShortName:	DRB_ADDR_221
Address:	3FF6F0h
Name:	Doorbell Address 222
ShortName:	DRB_ADDR_222
Address:	3FF6F8h
Name:	Doorbell Address 223
ShortName:	DRB_ADDR_223
Address:	3FF700h
Name:	Doorbell Address 224
ShortName:	DRB_ADDR_224
Address:	3FF708h
Name:	Doorbell Address 225
ShortName:	DRB_ADDR_225
Address:	3FF710h
Name:	Doorbell Address 226
ShortName:	DRB_ADDR_226
Address:	3FF718h
Name:	Doorbell Address 227
ShortName:	DRB_ADDR_227
Address:	3FF720h
Name:	Doorbell Address 228
ShortName:	DRB_ADDR_228
Address:	3FF728h
Name:	Doorbell Address 229
ShortName:	DRB_ADDR_229
Address:	3FF730h
Name:	Doorbell Address 230
ShortName:	DRB_ADDR_230
Address:	3FF738h
Name:	Doorbell Address 231
ShortName:	DRB_ADDR_231
Address:	3FF740h



DRBL_ADDR - Doorbell Address	
Name:	Doorbell Address 232
ShortName:	DRB_ADDR_232
Address:	3FF748h
Name:	Doorbell Address 233
ShortName:	DRB_ADDR_233
Address:	3FF750h
Name:	Doorbell Address 234
ShortName:	DRB_ADDR_234
Address:	3FF758h
Name:	Doorbell Address 235
ShortName:	DRB_ADDR_235
Address:	3FF760h
Name:	Doorbell Address 236
ShortName:	DRB_ADDR_236
Address:	3FF768h
Name:	Doorbell Address 237
ShortName:	DRB_ADDR_237
Address:	3FF770h
Name:	Doorbell Address 238
ShortName:	DRB_ADDR_238
Address:	3FF778h
Name:	Doorbell Address 239
ShortName:	DRB_ADDR_239
Address:	3FF780h
Name:	Doorbell Address 240
ShortName:	DRB_ADDR_240
Address:	3FF788h
Name:	Doorbell Address 241
ShortName:	DRB_ADDR_241
Address:	3FF790h
Name:	Doorbell Address 242
ShortName:	DRB_ADDR_242
Address:	3FF798h
Name:	Doorbell Address 243
ShortName:	DRB_ADDR_243

DRBL_ADDR - Doorbell Address	
Address:	3FF7A0h
Name:	Doorbell Address 244
ShortName:	DRB_ADDR_244
Address:	3FF7A8h
Name:	Doorbell Address 245
ShortName:	DRB_ADDR_245
Address:	3FF7B0h
Name:	Doorbell Address 246
ShortName:	DRB_ADDR_246
Address:	3FF7B8h
Name:	Doorbell Address 247
ShortName:	DRB_ADDR_247
Address:	3FF7C0h
Name:	Doorbell Address 248
ShortName:	DRB_ADDR_248
Address:	3FF7C8h
Name:	Doorbell Address 249
ShortName:	DRB_ADDR_249
Address:	3FF7D0h
Name:	Doorbell Address 250
ShortName:	DRB_ADDR_250
Address:	3FF7D8h
Name:	Doorbell Address 251
ShortName:	DRB_ADDR_251
Address:	3FF7E0h
Name:	Doorbell Address 252
ShortName:	DRB_ADDR_252
Address:	3FF7E8h
Name:	Doorbell Address 253
ShortName:	DRB_ADDR_253
Address:	3FF7F0h
Name:	Doorbell Address 254
ShortName:	DRB_ADDR_254
Address:	3FF7F8h
Name:	Doorbell Address 255

DRBL_ADDR - Doorbell Address		
ShortName: DRB_ADDR_255		
DWord	Bit	Description
0..1	63:32	Reserved
		Access: RO
		Format: MBZ
	31:26	DRB Function Number
		Access: R/W
_Custom_GTIRreset: BUS		
<p>This is the function number to which the Doorbell belongs. On an incoming doorbell request, a check is done to compare the incoming request's function number apart from the address in order to consider it a doorbell hit</p>		
25:23	Reserved	
	Access: RO	
	Format: MBZ	
22:12	DRB Monitored Address	
	Access: R/W	
	_Custom_GTIRreset: BUS	
<p>This is the address to be compared with the incoming address from IOSF-P and is a 4K aligned address offset within the PF/VF GTTMMADR BAR for a given tile.</p>		
11:1	Doorbell Ring Count	
	Access: RO Variant	
	_Custom_GTIRreset: BUS	
<p>Hardware increments the 10-bit value stored here each time a successful ring is detected. The value will roll-over after 1023. Hardware will reset the value to 0h when Valid is seen transitioning from 0 to 1.</p>		
0	Valid	
	Access: R/W	
	_Custom_GTIRreset: BUS	
	<p>Determines whether the doorbell is active or not. As part of the register update flow, s/w must first write the upper portion of this register (i.e., bits 63:32) and update the lower portion along with the VALID flag, which activates the monitor system.</p>	
	Value	Name
0h	Inactive [Default]	
1h	Active	
Programming Notes		

DRBL_ADDR - Doorbell Address	
	S/W must clear the contents of this register before allocating a new doorbell.



Doorbell Control

DOORBELL_CTRL - Doorbell Control			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Programming Notes			
This register is saved in the power context			
DWord	Bit	Description	
0	31:25	Reserved	
		Access:	RO
		Format:	MBZ
	24:16	Write Enable Mask	
		Access:	R/W
		Format:	Mask[8:0]
	A write enable mask for bits 8:0		
	15:9	Reserved	
		Access:	RO
		Format:	MBZ
	8	Interrupt Routing	
		Access:	R/W
Where interrupts will be routed.			
Value		Name	Description
0h		Host [Default]	Interrupts will be routed to the host CPU.
1h	Reserved		
7	Doorbell Rung in Group 7		
	Access:	R/W	
	Format:	Boolean	
	Whether a doorbell has rung in group 7 (doorbells 224 through 255). This field is written by GTI or the host CPU. It is cleared by the GuC interrupt hardware, and is read by the host CPU.		
	Value	Name	Description
0h	None [Default]	No doorbell in the group was rung	
1h	Doorbell Rung	A doorbell in the group was rung.	
6	Doorbell Rung in Group 6		
	Access:	R/W	
	Format:	Boolean	
Whether a doorbell has rung in group 6 (doorbells 192 through 223). This field is written by GTI			

DOORBELL_CTRL - Doorbell Control

	or the host CPU. It is cleared by the GuC interrupt hardware, and is read by the host CPU.	
	Value	Name
	Description	
	0h	None [Default]
	1h	Doorbell Rung
		No doorbell in the group was rung
		A doorbell in the group was rung.
5	Doorbell Rung in Group 5	
	Access:	R/W
	Format:	Boolean
	Whether a doorbell has rung in group 5 (doorbells 160 through 191). This field is written by GTI or the host CPU. It is cleared by the GuC interrupt hardware, and is read by the host CPU.	
	Value	Name
	Description	
	0h	None [Default]
	1h	Doorbell Rung
		No doorbell in the group was rung
		A doorbell in the group was rung.
4	Doorbell Rung in Group 4	
	Access:	R/W
	Format:	Boolean
	Whether a doorbell has rung in group 4 (doorbells 128 through 159). This field is written by GTI or the host CPU. It is cleared by the GuC interrupt hardware, and is read by the host CPU.	
	Value	Name
	Description	
	0h	None [Default]
	1h	Doorbell Rung
		No doorbell in the group was rung
		A doorbell in the group was rung.
3	Doorbell Rung in Group 3	
	Access:	R/W
	Format:	Boolean
	Whether a doorbell has rung in group 3 (doorbells 96 through 127). This field is written by GTI or the host CPU. It is cleared by the GuC interrupt hardware, and is read by the host CPU.	
	Value	Name
	Description	
	0h	None [Default]
	1h	Doorbell Rung
		No doorbell in the group was rung
		A doorbell in the group was rung.
2	Doorbell Rung in Group 2	
	Access:	R/W
	Format:	Boolean
	Whether a doorbell has rung in group 2 (doorbells 64 through 95). This field is written by GTI or the host CPU. It is cleared by the GuC interrupt hardware, and is read by the host CPU.	
	Value	Name
	Description	
	0h	None [Default]
	1h	Doorbell Rung
		No doorbell in the group was rung
		A doorbell in the group was rung.

DOORBELL_CTRL - Doorbell Control

1	Doorbell Rung in Group 1	
	Access:	R/W
	Format:	Boolean
	Whether a doorbell has rung in group 1 (doorbells 32 through 63). This field is written by GTI or the host CPU. It is cleared by the GuC interrupt hardware, and is read by the host CPU.	
	Value	Name
	Description	
	0h	None [Default]
	1h	Doorbell Rung
		No doorbell in the group was rung
		A doorbell in the group was rung.
0	Doorbell Rung in Group 0	
	Access:	R/W
	Format:	Boolean
	Whether a doorbell has rung in group 0 (doorbells 0 through 31). This field is written by GTI or the host CPU. It is cleared by the GuC interrupt hardware, and is read by the host CPU.	
	Value	Name
	Description	
	0h	None [Default]
	1h	Doorbell Rung
		No doorbell in the group was rung
		A doorbell in the group was rung.

Doorbell Cookie Register 0..255

DRB0..255COOK - Doorbell Cookie Register 0..255			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	01A00h - 01DFCh		
DWord	Bit	Description	
0	31:0	Doorbell #0 Cookie Data	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Value of the cookie data for doorbell.	
..	
255	31:0	Doorbell #255 Cookie Data	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Value of the cookie data for doorbell.	



Doorbell IDI Register

DRBIDI1 - Doorbell IDI Register			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	01988h		
DWord	Bit	Description	
0	31:10	Reserved	
		Access: RO	
		Format: MBZ	
	9:8	Doorbell Class of Service	
		Access: R/W	
		_Custom_GTIReset: BUS	
			<p>Identifies the Class of Service (CLOS) to send with all C2UREQ initiated by doorbell unit. CLOS determines one of 4 possible uses in number of ways of LLC. Since the doorbells are used with only all 16 ways available, these registers should be programmed to match the CLOS which allocates all 16 ways.</p> <p>It is also expected that these values are changed once before any doorbells are armed/active and will stay static for the duration of any test.</p> <p>00=> MDRB will echo CLOS of 0 with each C2UREQ - DEFAULT 01=> MDRB will echo CLOS of 1 with each C2UREQ 10=> MDRB will echo CLOS of 2 with each C2UREQ 11=> MDRB will echo CLOS of 3 with each C2UREQ</p>
	7:0	Reserved	
		Access: RO	
		Format: MBZ	

Doorbell Lower Address Register 0..255

DRB0..255REGL - Doorbell Lower Address Register 0..255			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	01000h - 017F8h		
DWord	Bit	Description	
0	31:6	Address to be monitored	
		Access:	R/W
		_Custom_GTIReset:	BUS
	Address to be Monitored: Value of the cacheline address that needs to be monitored. This address has to be HPA in case of 2nd level translations are enabled, else it is GPA.		
	5:3	Reserved	
Access:		RO	
	Format:	MBZ	
	2	RFO request	
Access:		RO	
_Custom_GTIReset:		BUS	
RFO request pending: This is a hardware-maintained flag that an RFO (Request for ownership) needs to be sent to BGF.			
This is set to 1 when Ownership pending is activated and reset to 0 when the RFO is sent to uncore via BGF.			
This bit is reflected to MMIO else managed within HW.			
1	Ownership Flow Pending		
	Access:	RO	
	_Custom_GTIReset:	BUS	
Ownership Flow Pending: This is a hardware-maintained flag which would indicate that corresponding flag has lost ownership and pending for RFO.			
This is set to 1 when RFO is needed through snoop hit or activation of valid and reset to 0 when the RFO is completed (data and response received).			
It is reflected to MMIO else managed within HW.			
0	Valid		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
Valid: Determines whether the doorbell is active or not. As part of the register update flow, SW first need to write the upper portion of this register (i.e. 63:32) and update the lower portion along with the VALID flag which activates the monitor system.			
SW has to clear the contents of this register before allocating a new doorbell.			

DRB0..255REGL - Doorbell Lower Address Register 0..255

255	31:6	Address to be monitored	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	Address to be Monitored: Value of the cacheline address that needs to be monitored. This address has to be HPA in case of 2nd level translations are enabled, else it is GPA.		
	5:3	Reserved	
	Access:	RO	
	Format:	MBZ	
2	RFO request		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
RFO request pending: This is a hardware-maintained flag that an RFO (Request for ownership) needs to be sent to BGF. This is set to 1 when Ownership pending is activated and reset to 0 when the RFO is sent to uncore via BGF. This bit is reflected to MMIO else managed within HW.			
1	Ownership Flow Pending		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
Ownership Flow Pending: This is a hardware-maintained flag which would indicate that corresponding flag has lost ownership and pending for RFO. This is set to 1 when RFO is needed through snoop hit or activation of valid and reset to 0 when the RFO is completed (data and response received). It is reflected to MMIO else managed within HW.			
0	Valid		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
Valid: Determines whether the doorbell is active or not. As part of the register update flow, SW first need to write the upper portion of this register (i.e. 63:32) and update the lower portion along with the VALID flag which activates the monitor system. SW has to clear the contents of this register before allocating a new doorbell.			

Doorbell Peek Vector

DRBL_PEEK_VCTR - Doorbell Peek Vector	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	3FF820h
Name:	Doorbell Peek Vector 0
ShortName:	DRBL_PEEK_0
Description:	Doorbells 31:0
Address:	3FF824h
Name:	Doorbell Peek Vector 1
ShortName:	DRBL_PEEK_1
Description:	Doorbells 63:32
Address:	3FF828h
Name:	Doorbell Peek Vector 2
ShortName:	DRBL_PEEK_2
Description:	Doorbells 95:64
Address:	3FF82Ch
Name:	Doorbell Peek Vector 3
ShortName:	DRBL_PEEK_3
Description:	Doorbells 127:96
Address:	3FF830h
Name:	Doorbell Peek Vector 4
ShortName:	DRBL_PEEK_4
Description:	Doorbells 159:128
Address:	3FF834h
Name:	Doorbell Peek Vector 5
ShortName:	DRBL_PEEK_5
Description:	Doorbells 191:160
Address:	3FF838h
Name:	Doorbell Peek Vector 6
ShortName:	DRBL_PEEK_6
Description:	Doorbells 223:192
Address:	3FF83Ch
Name:	Doorbell Peek Vector 7
ShortName:	DRBL_PEEK_7
Description:	Doorbells 255:224



DWord	Bit	Description				
0	31:0	Peek <table border="1" data-bbox="407 302 1466 394"><tr><td data-bbox="407 302 862 344">Default Value:</td><td data-bbox="862 302 1466 344">00000000h Default</td></tr><tr><td data-bbox="407 344 862 394">Access:</td><td data-bbox="862 344 1466 394">RO Variant</td></tr></table> <p data-bbox="407 401 1466 432">Doorbell n has rung when its corresponding peek bit is set.</p>	Default Value:	00000000h Default	Access:	RO Variant
Default Value:	00000000h Default					
Access:	RO Variant					

Doorbell Status Vector

DRBL_STATUS_VCTR - Doorbell Status Vector	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
Address:	3FF800h
Name:	Doorbell Status Vector 0
ShortName:	DRBL_STATUS_0
Description:	Doorbells 31:0
Address:	3FF804h
Name:	Doorbell Status Vector 1
ShortName:	DRBL_STATUS_1
Description:	Doorbells 63:32
Address:	3FF808h
Name:	Doorbell Status Vector 2
ShortName:	DRBL_STATUS_2
Description:	Doorbells 95:64
Address:	3FF80Ch
Name:	Doorbell Status Vector 3
ShortName:	DRBL_STATUS_3
Description:	Doorbells 127:96
Address:	3FF810h
Name:	Doorbell Status Vector 4
ShortName:	DRBL_STATUS_4
Description:	Doorbells 159:128
Address:	3FF814h
Name:	Doorbell Status Vector 5
ShortName:	DRBL_STATUS_5
Description:	Doorbells 191:160
Address:	3FF818h
Name:	Doorbell Status Vector 6
ShortName:	DRBL_STATUS_6
Description:	Doorbells 223:192



Address:	3FF81Ch	
Name:	Doorbell Status Vector 7	
ShortName:	DRBL_STATUS_7	
Description:	Doorbells 255:224	
DWord	Bit	Description
0	31:0	Status
		Default Value: 00000000h Default
		Access: RO Variant
		Doorbell n has rung when its corresponding Status bit is set.

Doorbell Upper Address Registers 0..255

DRB0..255REGU - Doorbell Upper Address Register 0..255		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	01004h - 017FCh	
DWord	Bit	Description
0	31:7	Reserved
		Access: RO
		Format MBZ
	6:0	Address to be monitored
		Access: R/W
		_Custom_GTIRreset: BUS
Upper Address to be Monitored: Value of the cacheline address that needs to be monitored. This address corresponds to address bits [38:32],and has to be HPA in case of 2nd level translations are enabled, else it is GPA.		
..
255	31:7	Reserved
		Access: RO
		Format MBZ
	6:0	Address to be monitored
		Access: R/W
		_Custom_GTIRreset: BUS
Upper Address to be Monitored: Value of the cacheline address that needs to be monitored. This address corresponds to address bits [38:32],and has to be HPA in case of 2nd level translations are enabled, else it is GPA.		



DOUBLE_BUFFER_CTL

DOUBLE_BUFFER_CTL			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	44500h-44503h		
Name:	Double Buffer Control		
ShortName:	DOUBLE_BUFFER_CTL		
Reset:	soft		
DWord	Bit	Description	
0	31:8	Reserved	
		Access: RO	
		Format: MBZ	
	7	Pipe DB Stall D	
		Access: R/W	
		This field is used to stall double buffer updates for pipe D and currently attached transcoder.	
		Value	Name
		0b	Not Stalled
	1b	Stalled	
	6	Pipe DB Stall C	
		Access: R/W	
		This field is used to stall double buffer updates for pipe C and currently attached transcoder.	
		Value	Name
		0b	Not Stalled
	1b	Stalled	
	5	Pipe DB Stall B	
		Access: R/W	
		This field is used to stall double buffer updates for pipe B and currently attached transcoder.	
		Value	Name
		0b	Not Stalled
1b	Stalled		
4	Pipe DB Stall A		
	Access: R/W		
	This field is used to stall double buffer updates for pipe A and currently attached transcoder.		
	Value	Name	
	0b	Not Stalled	
1b	Stalled		

DOUBLE_BUFFER_CTL						
3:1	Reserved					
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
0	Global Double Buffer Update Disable					
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W			
	Access:	R/W				
	Description					
	This field is used to stall double buffer updates for all pipes and transcoders by ORing onto each of the pipe double buffer stalls so that they all become stalled.					
<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 40%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Disabled</td> </tr> <tr> <td>1b</td> <td>Disabled</td> </tr> </tbody> </table>	Value	Name	0b	Not Disabled	1b	Disabled
Value	Name					
0b	Not Disabled					
1b	Disabled					



DP_TP_CTL

DP_TP_CTL												
Register Space:	MMIO: 0/2/0											
Access:	R/W											
Size (in bits):	32											
Address:	60540h-60543h											
Name:	DisplayPort Transport Control											
ShortName:	DP_TP_CTL_A											
Reset:	soft											
Address:	61540h-61543h											
Name:	DisplayPort Transport Control											
ShortName:	DP_TP_CTL_B											
Reset:	soft											
Address:	62540h-62543h											
Name:	DisplayPort Transport Control											
ShortName:	DP_TP_CTL_C											
Reset:	soft											
Address:	63540h-63543h											
Name:	DisplayPort Transport Control											
ShortName:	DP_TP_CTL_D											
Reset:	soft											
DWord	Bit	Description										
0	31	Transport Enable <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This bit enables the DisplayPort transport function.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </table>	Access:	R/W	This bit enables the DisplayPort transport function.		Value	Name	0b	Disable	1b	Enable
	Access:	R/W										
This bit enables the DisplayPort transport function.												
Value	Name											
0b	Disable											
1b	Enable											
	30	FEC Enable <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <th colspan="2" style="text-align: center;">Description</th> </tr> <tr> <td colspan="2"> Forward Error Correction (FEC) coding for Display Ports (DP). The data M and data N must account for the FEC overhead when FEC is enabled. FEC can only be enabled after DP_TP_CTL is enabled. FEC can only be disabled after DP_TP_CTL is disabled. </td> </tr> <tr> <td colspan="2">This field should not be programmed for DP 2.0 128b/132b use case since HW automatically enables FEC.</td> </tr> </table>	Access:	R/W	Description		Forward Error Correction (FEC) coding for Display Ports (DP). The data M and data N must account for the FEC overhead when FEC is enabled. FEC can only be enabled after DP_TP_CTL is enabled. FEC can only be disabled after DP_TP_CTL is disabled.		This field should not be programmed for DP 2.0 128b/132b use case since HW automatically enables FEC.			
Access:	R/W											
Description												
Forward Error Correction (FEC) coding for Display Ports (DP). The data M and data N must account for the FEC overhead when FEC is enabled. FEC can only be enabled after DP_TP_CTL is enabled. FEC can only be disabled after DP_TP_CTL is disabled.												
This field should not be programmed for DP 2.0 128b/132b use case since HW automatically enables FEC.												

DP_TP_CTL													
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>disable</td> </tr> <tr> <td>1b</td> <td>enable</td> </tr> </tbody> </table>	Value	Name	0b	disable	1b	enable					
Value	Name												
0b	disable												
1b	enable												
29:28	Reserved	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
27	Transport Mode Select	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit selects between DisplayPort SST and MST modes of operation. This bit must be programmed for all version of displayport protocol.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>SST mode</td> <td>DisplayPort SST mode</td> </tr> <tr> <td>1b</td> <td>MST mode</td> <td>DisplayPort MST mode</td> </tr> </tbody> </table> <p style="text-align: center;">Restriction</p> <p>The DisplayPort mode (SST or MST) selected here must match the mode selected in the Transcoder DDI Function Control registers for the transcoders attached to this transport. This field must not be changed while the DDI function is enabled.</p>	Access:	R/W	Value	Name	Description	0b	SST mode	DisplayPort SST mode	1b	MST mode	DisplayPort MST mode
Access:	R/W												
Value	Name	Description											
0b	SST mode	DisplayPort SST mode											
1b	MST mode	DisplayPort MST mode											
26	Reserved	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
25	Force ACT	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit forces DisplayPort MST ACT to be sent one time at the next link frame boundary. After ACT is sent, as indicated in the ACT sent status bit, this bit can be cleared and set again to send ACT again.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Do not force</td> <td>Do not force ACT to be sent</td> </tr> <tr> <td>1b</td> <td>Force</td> <td>Force ACT to be sent one time</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0b	Do not force	Do not force ACT to be sent	1b	Force	Force ACT to be sent one time
Access:	R/W												
Value	Name	Description											
0b	Do not force	Do not force ACT to be sent											
1b	Force	Force ACT to be sent one time											
24:21	Reserved	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
20:19	Training Pattern 4 Select	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W									
Access:	R/W												

DP_TP_CTL

		Value	Name	Description
		00b	Training Pattern 4a [Default]	CP2520 Pattern 3: SR-BS-BS-SR-248 00hs (after data symbol scrambling and ANSI8B/10B coding)
		01b	Training Pattern 4b	CP2520 Pattern 2: SR-BF-BF-SR-248 00hs (after data symbol scrambling and ANSI8B/10B coding)
		10b	Training Pattern 4c	CP2520 Pattern 1: SR-CP-CP-SR-248 of 00hs (after data symbol scrambling and ANSI8B/10B coding)
		11b	Reserved	
18	Enhanced Framing Enable			
	Access:	R/W		
	This bit selects enhanced framing for DisplayPort SST.			
	Hardware internally enables enhanced framing for DisplayPort MST.			
		Value	Name	
		0b	Disabled	
		1b	Enabled	
		Restriction		
	In DisplayPort MST mode this bit must be set to Disabled. This field must not be changed while the DDI function is enabled.			
	In DisplayPort v2.0 128b/132b mode this bit must be set to Disabled. This field must not be changed while the DDI function is enabled.			
17:11	Reserved			
	Access:	RO		
	Format:	MBZ		
10:8	DP Link Training Enable			
	Access:	R/W		
	These bits are used for DisplayPort link initialization as defined in the DisplayPort specification. During training patterns, hardware will internally manage enabling and disabling of scrambling. Scrambling disable bit will be ignored at that time.			
	DP_TP_STATUS has an indication that the required number of idle patterns has been sent.			
		Value	Name	Description
		000b	Pattern 1	Training Pattern 1 enabled. [] This pattern is identical for DP 1.4x and DP 2.0 128b/132b use cases.
		001b	Pattern 2	Training Pattern 2 enabled.
		010b	Idle	Idle Pattern enabled. [] This pattern is not a requirement for DP 2.0 128b/132b use cases.
		011b	Normal	Link not in training: Send normal pixels

DP_TP_CTL			
	100b	Pattern 3	Training Pattern 3 enabled. [] This pattern is not defined for DP 2.0 128b/132b use cases.
	101b	Pattern 4	Training Pattern 4 enabled. [] This pattern is not defined for DP2.0 128b/132b use cases.
	Others	Reserved	Reserved
Restriction			
When enabling or re-enabling the port, it must be turned on with pattern 1 enabled.			
7	Reserved		
	Access:		R/W
6	Alternate SR Enable		
	Access:		R/W
This bit enables the DisplayPort Alternate Scrambler Reset, intended for use only with embedded DisplayPort receivers.			
	Value	Name	
	0b	Disable	
	1b	Enable	
Restriction			
This field must not be changed while the DDI function is enabled.			
5:0	Reserved		
	Access:		RO
	Format:		MBZ



DP_TP_STATUS

DP_TP_STATUS						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	60544h-60547h					
Name:	DisplayPort Transport Status					
ShortName:	DP_TP_STATUS_A					
Reset:	soft					
Address:	61544h-61547h					
Name:	DisplayPort Transport Status					
ShortName:	DP_TP_STATUS_B					
Reset:	soft					
Address:	62544h-62547h					
Name:	DisplayPort Transport Status					
ShortName:	DP_TP_STATUS_C					
Reset:	soft					
Address:	63544h-63547h					
Name:	DisplayPort Transport Status					
ShortName:	DP_TP_STATUS_D					
Reset:	soft					
DWord	Bit	Description				
0	31:29	Reserved				
		Access: RO				
		Format: MBZ				
	28	FEC enable live status				
		Access: RO This bit provides live status of FEC enable/disable in hardware.				
	27	Idle Link Frame Status				
		Access: R/WC				
		This bit indicates if a link frame boundary has been sent in idle pattern. This is a sticky bit, cleared by writing 1b to it.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Idle link frame not sent</td> </tr> <tr> <td>1b</td> <td>Idle link frame sent</td> </tr> </tbody> </table>	Value	Name	0b	Idle link frame not sent
Value	Name					
0b	Idle link frame not sent					
1b	Idle link frame sent					

DP_TP_STATUS

26	Active Link Frame Status	
Access:		R/WC
<p>This bit indicates if a link frame boundary has been sent in active (at least one VC enabled). This is a sticky bit, cleared by writing 1b to it.</p>		
Value	Name	
0b	Active link frame not sent	
1b	Active link frame sent	
25	Min Idles Sent	
Access:		RO
<p>This bit indicates that the minimum required number of idle patterns has been sent when DP_TP_CTL is set to send idle patterns. This bit will clear itself when DP_TP_CTL is not longer set to send idle patterns.</p>		
Value	Name	
0b	Min idles not sent	
1b	Min idles sent	
24	ACT Sent Status	
Access:		R/WC
<p>This bit indicates if DisplayPort MST ACT has been sent. This is a sticky bit, cleared by writing 1b to it.</p>		
Value	Name	
0b	ACT not sent	
1b	ACT sent	
23	Mode Status	
Access:		RO
<p>This bit indicates what mode the transport is currently in.</p>		
Value	Name	Description
0b	SST	Single-stream mode
1b	MST	Multi-stream mode
22	DP Stream Status	
Access:		RO
Value	Name	
0b	Init	
1b	Active	

DP_TP_STATUS

21:19	DP Init Status		
	Access:	RO	
	Value	Name	Description
	000b	Pattern1	Training Pattern 1
	001b	Pattern2	Training Pattern 2
	010b	Pattern3	Training Pattern 3
	100b	Idle SST	Sending SST Idle Pattern
	101b	Idle MST	Sending MST Idle Pattern
	110b	Active SST	In Active SST Mode
	111b	Active MST	In Active MST Mode
	011b	Reserved	Reserved
	18:16	Streams Enabled	
		Access:	RO
		This field indicates the number of streams (transcoders) enabled on this port during multistream operation. This field should be ignored in single stream mode.	
		Value	Name
		000b	0
		001b	1
		010b	2
	15:14	Reserved	
		Access:	RO
		Format:	MBZ
13:12	Payload Mapping VC3		
	Access:	RO	
	This field indicates which transcoder is mapped to Virtual Channel 3 during multistream operation. This field should be ignored if the number of streams enabled is less than four. This field should be ignored in single stream mode.		
	Value	Name	Description
	00b	A	Transcoder A mapped to this VC
	01b	B	Transcoder B mapped to this VC

DP_TP_STATUS																	
11:10	Reserved																
	Access:	RO															
	Format:	MBZ															
	9:8 Payload Mapping VC2																
	Access:	RO															
<p>This field indicates which transcoder is mapped to Virtual Channel 2 during multistream operation. This field should be ignored if the number of streams enabled is less than three. This field should be ignored in single stream mode.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>A</td> <td>Transcoder A mapped to this VC</td> </tr> <tr> <td>01b</td> <td>B</td> <td>Transcoder B mapped to this VC</td> </tr> <tr> <td>10b</td> <td>C</td> <td>Transcoder C mapped to this VC</td> </tr> <tr> <td>11b</td> <td>D</td> <td>Transcoder D mapped to this VC</td> </tr> </tbody> </table>			Value	Name	Description	00b	A	Transcoder A mapped to this VC	01b	B	Transcoder B mapped to this VC	10b	C	Transcoder C mapped to this VC	11b	D	Transcoder D mapped to this VC
Value	Name	Description															
00b	A	Transcoder A mapped to this VC															
01b	B	Transcoder B mapped to this VC															
10b	C	Transcoder C mapped to this VC															
11b	D	Transcoder D mapped to this VC															
7:6	Reserved																
	Access:	RO															
	Format:	MBZ															
5:4	5:4 Payload Mapping VC1																
	Access:	RO															
	<p>This field indicates which transcoder is mapped to Virtual Channel 1 during multistream operation. This field should be ignored if the number of streams enabled is less than two. This field should be ignored in single stream mode.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>A</td> <td>Transcoder A mapped to this VC</td> </tr> <tr> <td>01b</td> <td>B</td> <td>Transcoder B mapped to this VC</td> </tr> <tr> <td>10b</td> <td>C</td> <td>Transcoder C mapped to this VC</td> </tr> <tr> <td>11b</td> <td>D</td> <td>Transcoder D mapped to this VC</td> </tr> </tbody> </table>		Value	Name	Description	00b	A	Transcoder A mapped to this VC	01b	B	Transcoder B mapped to this VC	10b	C	Transcoder C mapped to this VC	11b	D	Transcoder D mapped to this VC
	Value	Name	Description														
	00b	A	Transcoder A mapped to this VC														
01b	B	Transcoder B mapped to this VC															
10b	C	Transcoder C mapped to this VC															
11b	D	Transcoder D mapped to this VC															
3:2 Reserved																	
Access:	RO																
Format:	MBZ																

DP_TP_STATUS

	1:0	Payload Mapping VC0	
		Access:	RO
		<p>This field indicates which transcoder is mapped to Virtual Channel 0 during multistream operation. This field should be ignored if the number of streams enabled is less than one. This field should be ignored in single stream mode.</p>	
		Value	Name
		Description	
		00b	A
		Transcoder A mapped to this VC	
		01b	B
		Transcoder B mapped to this VC	
		10b	C
		Transcoder C mapped to this VC	
		11b	D
		Transcoder D mapped to this VC	

DPCLKA_CFGCR0

DPCLKA_CFGCR0								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	164280h-164283h							
Name:	DPCLKA_CFGCR0							
ShortName:	DPCLKA_CFGCR0							
Reset:	global							
This register is not reset by the device 2 FLR.								
DWord	Bit	Description						
0	31	Reserved Access: R/W						
	30	Reserved Access: R/W						
	29	Reserved Access: R/W						
	28:27	Reserved Access: RO Format: MBZ						
	26	Reserved Access: R/W						
	25	Reserved Access: R/W						
	24	DDIC Clock Off Access: R/W This field gates off the clock going to the display engine. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>On</td> </tr> <tr> <td>1b</td> <td>Off [Default]</td> </tr> </tbody> </table>	Value	Name	0b	On	1b	Off [Default]
	Value	Name						
	0b	On						
	1b	Off [Default]						
	23	TC6 Clock Off Access: R/W This field gates off the clock going to the display engine. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>On</td> </tr> <tr> <td>1b</td> <td>Off [Default]</td> </tr> </tbody> </table>	Value	Name	0b	On	1b	Off [Default]
	Value	Name						
0b	On							
1b	Off [Default]							

DPCLKA_CFGCR0

22	TC5 Clock Off Access: R/W This field gates off the clock going to the display engine. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>On</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Off [Default]</td> </tr> </tbody> </table>	Value	Name	0b	On	1b	Off [Default]
Value	Name						
0b	On						
1b	Off [Default]						
21	TC4 Clock Off Access: R/W This field gates off the clock going to the display engine. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>On</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Off [Default]</td> </tr> </tbody> </table>	Value	Name	0b	On	1b	Off [Default]
Value	Name						
0b	On						
1b	Off [Default]						
20	Reserved Access: R/W						
19	Reserved Access: R/W						
18	Reserved Access: R/W						
17	Reserved Access: R/W						
16	Reserved Access: R/W						
15	Reserved Access: R/W						
14	TC3 Clock Off Access: R/W This field gates off the clock going to the display engine. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>On</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Off [Default]</td> </tr> </tbody> </table>	Value	Name	0b	On	1b	Off [Default]
Value	Name						
0b	On						
1b	Off [Default]						
13	TC2 Clock Off Access: R/W This field gates off the clock going to the display engine. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>On</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Off [Default]</td> </tr> </tbody> </table>	Value	Name	0b	On	1b	Off [Default]
Value	Name						
0b	On						
1b	Off [Default]						
12	TC1 Clock Off						

DPCLKA_CFGCR0

		Access:	R/W
		This field gates off the clock going to the display engine.	
		Value	Name
		0b	On
		1b	Off [Default]
11	DDIB Clock Off		
		Access:	R/W
		This field gates off the DDIB clock going to the display engine. DSI1 clock gating is independent and controlled by the MIPI DSI mode programming.	
		Value	Name
		0b	On
		1b	Off [Default]
10	DDIA Clock Off		
		Access:	R/W
		This field gates off the DDIA clock going to the display engine. DSI0 clock gating is independent and controlled by the MIPI DSI mode programming.	
		Value	Name
		0b	On
		1b	Off [Default]
9:8	Reserved		
		Access:	R/W
7:6	Reserved		
		Access:	R/W
5:4	DDIC Clock Select		
		Access:	R/W
		This field selects which DPLL will drive the port clock for DDIC.	
		Value	Name
		00b	DPLL0
		01b	DPLL1
		10b	DPLL4
3:2	DDIB Clock Select		
		Access:	R/W
		This field selects which DPLL will drive the port clock for DDIB and DSI1.	
		Value	Name
		00b	DPLL0
		01b	DPLL1
		10b	DPLL4

DPCLKA_CFGCR0										
	1:0	DDIA Clock Select								
		Access: R/W								
		This field selects which DPLL will drive the port clock for DDIA and DSI0.								
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>DPLL0</td> </tr> <tr> <td>01b</td> <td>DPLL1</td> </tr> <tr> <td>10b</td> <td>DPLL4</td> </tr> </tbody> </table>	Value	Name	00b	DPLL0	01b	DPLL1	10b	DPLL4
	Value	Name								
00b	DPLL0									
01b	DPLL1									
10b	DPLL4									

DPHY_CLK_TIMING_PARAM

DPHY_CLK_TIMING_PARAM						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	162180h-162183h					
Name:	DPHY 0 Clock Lane Timing Parameter					
ShortName:	DPHY_CLK_TIMING_PARAM_0					
Reset:	global					
Address:	6C180h-6C183h					
Name:	DPHY 1 Clock Lane Timing Parameter					
ShortName:	DPHY_CLK_TIMING_PARAM_1					
Reset:	global					
<p>This register specifies the D-PHY timing parameters for the Clock Lane, if SW is overriding the HW defaults. This register is located within the combo-PHY and is used to apply the overrides to the Clock Lane. The DSI Controller within the Display Core has an identical register (DSI_CLK_TIMING_PARAM) that is used to calculate the transition latencies of the Clock Lane. Both registers should be programmed by Software if an override is to be applied to the Clock Lane.</p> <p>All fields are defined in number of Escape clocks.</p>						
Restriction						
<p>Overall restriction is that the timing parameters must be non-zero if SW is overriding the HW timing parameters.</p> <p>The programming of this register must be equal to or less than the programming of it's sister register that lives within the Display Core (DSI_CLK_TIMING_PARAM).</p>						
DWord	Bit	Description				
0	31	CLK_PREPARE Override				
		Access: R/W				
		This field controls the override of the CLK-PREPARE timing parameter.				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>HW maintains [Default]</td> </tr> <tr> <td>1b</td> <td>SW overrides</td> </tr> </tbody> </table>	Value	Name	0b	HW maintains [Default]
Value	Name					
0b	HW maintains [Default]					
1b	SW overrides					
30:28		CLK_PREPARE				
		Access: R/W				
		<p>This parameter defines the time that the Host drives the Clock Lane with the LP-00 Lane state (the Bridge state) immediately before the HS-0 Line state.</p> <p>This field represents a hexadecimal value with a precision of 1.2 i.e. the most significant bit is the integer and the least significant 2 bits are fraction bits. So, the field can represent a range of 0.25 to 1.75 (12.5ns to 87.5ns assuming an Escape clock with a 20MHz frequency)</p> <p>HW maintains this timing parameter at1 Escape clock (minimum50ns)</p>				

DPHY_CLK_TIMING_PARAM

		Value	Name
		001b	0.25 Escape clocks
		010b	0.50 Escape clocks
		011b	0.75 Escape clocks
		100b	1.00 Escape clocks
		101b	1.25 Escape clocks
		110b	1.50 Escape clocks
		111b	1.75 Escape clocks
		Others	Reserved
Programming Notes			
Caution: The MIPI D-PHY specification has a maximum of 95ns for this parameter.			
27	CLK_ZERO Override		
	Access:	R/W	
	This field controls the override of the CLK-ZERO timing parameter		
		Value	Name
		0	HW Maintains
		1	SW overrides
26:24	Reserved		
	Access:	RO	
	Format:	MBZ	
23:20	CLK_ZERO		
	Access:	R/W	
	This parameter defines the time that the Host drives the HS-0 Lane state on the Clock Lane. HW maintains this parameter at 5 Escape clocks (minimum 250ns)		
19	CLK_PRE Override		
	Access:	R/W	
	This field controls the override of the CLK-PRE timing parameter.		
		Value	Name
		0	HW Maintains
		1	SW overrides
18	Reserved		
	Access:	RO	
	Format:	MBZ	

DPHY_CLK_TIMING_PARAM

17:16	CLK_PRE	Access:	R/W	
	<p>This parameter defines the time that the HS clock shall be driven by the Host prior to any Data Lane beginning its transition from the LP state to the HS state. HW maintains this parameter at 8 UI (1 Byte clock). This field will override the parameter with a value measured in Escape clocks which will be much greater than 8 UI.</p>			
	15	CLK_POST Override	Access:	R/W
		<p>This field controls the override of the CLK-POST timing parameter</p>		
		Value	Name	
		0	HW Maintains	
	1	SW overrides		
14:11	Reserved	Access:	RO	
		Format:	MBZ	
10:8	CLK_POST	Access:	R/W	
	<p>This parameter defines the time the Host continues to transmit the HS clock after the last Data Lane has transitioned to the LP state. HW maintains this parameter at 1.25 Escape clocks plus 7 Byte clocks (minimum 62.5ns + 56 UI)</p>			
7	CLK_TRAIL Override	Access:	R/W	
	<p>This field controls the override of the CLK-TRAIL timing parameter</p>			
	Value	Name		
	0	HW Maintains		
1	SW overrides			
6:3	Reserved	Access:	RO	
		Format:	MBZ	
2:0	CLK_TRAIL	Access:	R/W	
	<p>This parameter defines the time that the Host drives the HS-0 Lane state on the Clock Lane after the CLK-POST time has been achieved. HW maintains this parameter at 1.25 Escape clocks (minimum 62.5ns)</p>			



DPHY_DATA_TIMING_PARAM

DPHY_DATA_TIMING_PARAM			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	162184h-162187h		
Name:	DPHY 0 Data Lane Timing Parameter		
ShortName:	DPHY_DATA_TIMING_PARAM_0		
Reset:	global		
Address:	6C184h-6C187h		
Name:	DPHY 1 Data Lane Timing Parameter		
ShortName:	DPHY_DATA_TIMING_PARAM_1		
Reset:	global		
<p>This register specifies the D-PHY timing parameters for the Data Lane, if SW is overriding the HW defaults. This register is located within the combo-PHY and is used to apply the overrides to the Data Lanes. The DSI Controller within the Display Core has an identical register (DSI_DATA_TIMING_PARAM) that is used to calculate the transition latencies of the Data Lanes. Both registers should be programmed by Software if an override is to be applied to the Clock Lane.</p> <p>All fields are defined in number of Escape clocks.</p>			
Restriction			
<p>Overall restriction is that the timing parameters must be non-zero if SW is overriding the HW timing parameters.</p> <p>The programming of this register must be equal to or less than the programming of it's sister register that lives within the Display Core (DSI_DATA_TIMING_PARAM).</p>			
DWord	Bit	Description	
0	31	HS_PREPARE Override	
		Access:	R/W
		This field controls the override of the HS-PREPARE timing parameter.	
		Value	Name
		0	HW maintains
1	SW overrides		
30:27		Reserved	
		Access:	RO
		Format:	MBZ

DPHY_DATA_TIMING_PARAM

26:24	HS_PREPARE	Access:	R/W	<p>This parameter defines the time that the Host drives a Data Lane with the LP-00 Lane state (the Bridge state) immediately before driving the HS-0 Line state.</p> <p>This field represents a hexadecimal value with a precision of 1.2 i.e. the most significant bit is the integer and the least significant 2 bits are fraction bits. So, the field can represent a range of 0.25 to 1.75 (12.5ns to 87.5ns assuming an Escape clock with a 20MHz frequency)</p> <p>HW maintains this parameter at 1 Escape clock (minimum 50ns)</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>001b</td> <td>0.25 Escape clocks</td> </tr> <tr> <td>010b</td> <td>0.50 Escape clocks</td> </tr> <tr> <td>011b</td> <td>0.75 Escape clocks</td> </tr> <tr> <td>100b</td> <td>1.0 Escape clocks</td> </tr> <tr> <td>101b</td> <td>1.25 Escape clocks</td> </tr> <tr> <td>110b</td> <td>1.50 Escape clocks</td> </tr> <tr> <td>111b</td> <td>1.75 Escape clocks</td> </tr> <tr> <td>Others</td> <td>Reserved</td> </tr> </tbody> </table> <div style="border: 1px solid black; padding: 5px; margin-top: 10px; text-align: center;"> Programming Notes </div> <p style="margin-top: 5px;">Caution: The MIPI D-PHY specification has a maximum of 85ns + 6UI for this parameter.</p>	Value	Name	001b	0.25 Escape clocks	010b	0.50 Escape clocks	011b	0.75 Escape clocks	100b	1.0 Escape clocks	101b	1.25 Escape clocks	110b	1.50 Escape clocks	111b	1.75 Escape clocks	Others	Reserved
Value	Name																					
001b	0.25 Escape clocks																					
010b	0.50 Escape clocks																					
011b	0.75 Escape clocks																					
100b	1.0 Escape clocks																					
101b	1.25 Escape clocks																					
110b	1.50 Escape clocks																					
111b	1.75 Escape clocks																					
Others	Reserved																					
23	HS_ZERO Override	Access:	R/W	<p>This field controls the override of the HS-ZERO timing parameter</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>HW maintains</td> </tr> <tr> <td>1</td> <td>SW overrides</td> </tr> </tbody> </table>	Value	Name	0	HW maintains	1	SW overrides												
Value	Name																					
0	HW maintains																					
1	SW overrides																					
22:20	Reserved	Access:	RO	Format:	MBZ																	
19:16	HS_ZERO	Access:	R/W	<p>This parameter defines the time that the Host drives the HS-0 Lane state on a Data Lane.</p> <p>HW maintains this parameter at 2 Escape clocks plus 1 Byte clock (minimum 100ns + 8UI)</p>																		

DPHY_DATA_TIMING_PARAM

	15	HS_TRAIL Override	Access:	R/W	
	This field controls the override of the HS-TRAIL timing parameter				
			Value	Name	
			0	HW maintains	
			1	SW overrides	
	14:11	Reserved	Access:	RO	
			Format:	MBZ	
	10:8	HS_TRAIL	Access:	R/W	
	This parameter defines the time that the Host drives the flipped differential state of the last payload data bit of a HS transmission on a Data Lane. HW maintains this parameter at 1.5 Escape clocks (minimum 75ns)				
	7	HS_EXIT Override	Access:	R/W	
	This field controls the override of the HS-EXIT timing parameter				
			Value	Name	
			0	HW maintains	
			1	SW overrides	
	6:3	Reserved	Access:	RO	
		Format:	MBZ		
2:0	HS_EXIT	Access:	R/W		
This parameter defines the time that the Host drives the LP-11 Lane state (i.e. the Stop state) following a HS burst. HW maintains this parameter at 2 Escape clocks (minimum 100ns)					

DPHY_ESC_CLK_DIV

DPHY_ESC_CLK_DIV		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	162190h-162193h	
Name:	DPHY 0 Escape Clock Divider	
ShortName:	DPHY_ESC_CLK_DIV_0	
Reset:	global	
Address:	6C190h-6C193h	
Name:	DPHY 1 Escape Clock Divider	
ShortName:	DPHY_ESC_CLK_DIV_1	
Reset:	global	
<p>This register defines the clock divider variable M needed to generate an Escape clock from the 8X clock. This register is located within the combo-PHY. There is an identical register (DSI_ESC_CLK_DIV) located within the Display Core. Both of these registers should be programmed by Software.</p> <p>Restriction : The programming of this register must be identical to the programming of its sister register that lives within the Display Core (DSI_ESC_CLK_DIV). If operating in Dual Link mode, then both Combo-PHY registers (DPHY_ESC_CLK_DIV_0 and DPHY_ESC_CLK_DIV_1) have to be programmed to the same value as the sister register that lives within the Display Core's primary port (DSI_ESC_CLK_DIV_0)</p>		
DWord	Bit	Description
0	31:21	Reserved
		Access: RO
	Format: MBZ	
	20:16	Byte Clocks per Escape Clock
Access: RO		
<p>This field reports the number of Byte clocks present within a givenEscape clock. The DSI transcoder calculates this variable based off of the Escape clock divider M. $N = \text{Ceiling}(M/8)$ The DSI complex (transcoder and D-PHY) use this information to emulate an Escape clock using the Byte clock.</p>		
15:9	Reserved	
	Access: RO	
Format: MBZ		
8:0	Escape Clock Divider M	
	Access: R/W	

DPHY_ESC_CLK_DIV					
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td> <p>This field specifies the divider variable (M) needed to derive the Escape clock from the Link clock (i.e. the 8X frequency)</p> <p>Escape frequency= 8X frequency / M</p> <p>The DSI transcoder does not use a physical Escape clock, so there is no physical divider, but the transcoder needs to know the value of M to emulate the Escape clock in Byte clocks.</p> </td> </tr> <tr> <th style="text-align: center;">Restriction</th> </tr> <tr> <td> <p>The Escape clock frequency must be as close to, but not greater than 20MHz. Therefore, the programming of M should be:</p> <p>$M = \text{Ceiling}(8X \text{ Frequency (in MHz)} / 20 \text{ MHz})$</p> </td> </tr> </tbody> </table>	Description	<p>This field specifies the divider variable (M) needed to derive the Escape clock from the Link clock (i.e. the 8X frequency)</p> <p>Escape frequency= 8X frequency / M</p> <p>The DSI transcoder does not use a physical Escape clock, so there is no physical divider, but the transcoder needs to know the value of M to emulate the Escape clock in Byte clocks.</p>	Restriction	<p>The Escape clock frequency must be as close to, but not greater than 20MHz. Therefore, the programming of M should be:</p> <p>$M = \text{Ceiling}(8X \text{ Frequency (in MHz)} / 20 \text{ MHz})$</p>
Description					
<p>This field specifies the divider variable (M) needed to derive the Escape clock from the Link clock (i.e. the 8X frequency)</p> <p>Escape frequency= 8X frequency / M</p> <p>The DSI transcoder does not use a physical Escape clock, so there is no physical divider, but the transcoder needs to know the value of M to emulate the Escape clock in Byte clocks.</p>					
Restriction					
<p>The Escape clock frequency must be as close to, but not greater than 20MHz. Therefore, the programming of M should be:</p> <p>$M = \text{Ceiling}(8X \text{ Frequency (in MHz)} / 20 \text{ MHz})$</p>					

DPHY_TA_TIMING_PARAM

DPHY_TA_TIMING_PARAM			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	162188h-16218Bh		
Name:	DPHY 0 Turnaround Timing Parameter		
ShortName:	DPHY_TA_TIMING_PARAM_0		
Reset:	global		
Address:	6C188h-6C18Bh		
Name:	DPHY 1 Turnaround Timing Parameter		
ShortName:	DPHY_TA_TIMING_PARAM_1		
Reset:	global		
<p>This register specifies the D-PHY timing parameters used for the Bus Turn-Around flow, if SW is overriding the HW defaults.</p> <p>All fields are defined in number of Escape clocks.</p>			
Restriction			
<p>Overall restriction is that the timing parameters must be non-zero if SW is overriding the HW timing parameters.</p> <p>If operating in Dual Link mode, then SW should program both Combo-PHY registers (DPHY_TA_TIMING_PARAM_0 and DPHY_TA_TIMING_PARAM_1), if necessary.</p>			
DWord	Bit	Description	
0	31	TA_SURE Override	
		Access:	R/W
		This field controls the override of the TA-SURE timing parameter	
		Value	Name
		0	HW maintains
		1	SW overrides
	30:21	Reserved	
		Access:	RO
		Format:	MBZ
	20:16	TA_SURE	
Access:		R/W	
<p>This parameter defines the time that the new transmitter waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.</p> <p>This field represents a hexadecimal value with a precision of 3.2 i.e. the most significant 3 bits are the integer and the least significant 2 bits are fraction bits. So, the field can represent a range of 0.25 to 7.75 (12.5ns to 387.5ns assuming an Escape clock with a 20MHz frequency)</p> <p>HW maintains this parameter at 1 Escape clock (minimum 50ns).</p>			

DPHY_TA_TIMING_PARAM

Programming Notes		
<ol style="list-style-type: none"> Caution: The MIPI D-PHY specification has a maximum of 2 Escape clocks for this parameter If operating at or below an 800MHz Link frequency, this parameter should be overridden and programmed to a value of 0 		
15	TA_GO Override Access: R/W	
	This field controls the override of the TA-GO timing parameter	
	Value	Name
	0	HW maintains
1	SW overrides	
14:12	Reserved Access: RO	
	Format: MBZ	
11:8	TA_GO Access: R/W	
	This parameter defines the time that the transmitter drives the Bridge state (LP-00) before releasing control during a Link Turnaround. HW maintains this parameter at 4 Escape clocks (minimum 200ns)	
	Programming Notes	
	Caution: The MIPI D-PHY specification has a fixed requirement of 4 Escape clocks for this parameter	
7	TA_GET Override Access: R/W	
	This field controls the override of the TA-GET timing parameter	
	Value	Name
	0	HW maintains
1	SW overrides	
6:4	Reserved Access: RO	
	Format: MBZ	

DPHY_TA_TIMING_PARAM				
3:0	<p>TA_GET</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This parameter defines the time that the new transmitter drives the Bridge state (LP-00) after accepting control during a Link Turnaround. HW maintains this parameter at 5 Escape clocks (minimum 250ns)</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;">Programming Notes</td> </tr> </table> <p>Caution: The MIPI D-PHY specification has a fixed requirement of 5 Escape clocks for this parameter</p>	Access:	R/W	Programming Notes
Access:	R/W			
Programming Notes				



DPHY_TRIG_EXT

DPHY_TRIG_EXT				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	16218Ch-16218Fh			
Name:	DPHY 0 Trigger Extension			
ShortName:	DPHY_TRIG_EXT_0			
Reset:	global			
Address:	6C18Ch-6C18Fh			
Name:	DPHY 1 Trigger Extension			
ShortName:	DPHY_TRIG_EXT_1			
Reset:	global			
This register specifies the amount of time to extend a Trigger message to the Peripheral.				
DWord	Bit	Description		
0	31:16	Reserved		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
0	15:0	Trigger Extension		
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field specifies the number of Escape clocks to extend a trigger message by. This effectively extends the duration that the trigger is asserted at the Peripherals Protocol Layer. This field is only used if a Trigger Message is initiated from the DSI_LP_MSG register.</p>	Access:	R/W
Access:	R/W			

DPLC_CTL

DPLC_CTL									
Register Space:	MMIO: 0/2/0								
Access:	Double Buffered								
Size (in bits):	32								
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank or pipe not enabled									
Address:	49400h-49403h								
Name:	Pipe A LDPST Control								
ShortName:	DPLC_CTL_A								
Reset:	soft								
Restriction : LDPST is supported for horizontal and vertical pipe sizes up to 4096 pixels.									
Restriction									
<p>In cases where software wants to use the Image enhancement functionality with pre-determined IE values when the pipe starts, the following programming sequence should be followed.</p> <ol style="list-style-type: none"> 1. Enable LDPST with the Orientation and the Tile Size bits programmed correctly. 2. Program IE coefficients 3. Enable pipe. <p>Orientation and Tile Size must not be changed when the LDPST function is enabled.</p>									
DWord	Bit	Description							
0	31	Function Enable							
		Access: Double Buffered							
		This field enables the LDPST function. Histogram is enabled directly by this field. Image enhancement is enabled if both this field and IE Enable are set.							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable	
	Value	Name							
	0b	Disable							
	1b	Enable							
	30	IE Enable							
		Access: Double Buffered							
		This field enables LDPST image enhancement. This field is ignored if the function is disabled.							
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Input pixels are routed to output with no modification</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Input pixels will go through image enhancement before output</td> </tr> </tbody> </table>		Value	Name	Description	0b	Disable	Input pixels are routed to output with no modification	1b	Enable
Value	Name	Description							
0b	Disable	Input pixels are routed to output with no modification							
1b	Enable	Input pixels will go through image enhancement before output							
29	Load IE								
	Access: R/W Set								
		This field is set by software to request the new image enhancement table to be loaded into the working RAMs on the next start of vertical blank or Pipe not enabled.							

DPLC_CTL

DPLC_CTL			
	Hardware clears this field after the load is complete.		
	Value	Name	
	0b	Ready/Done	
	1b	Loading	
28	Orientation		
	Access:	Double Buffered	
	This field sets the orientation. In case of preload when there is a change in Orientation for next frame, this bit needs to be set before the IE correction points are written.		
	Value	Name	Description
	0b	Landscape	16x9 tile arrangement
	1b	Portrait	9x16 tile arrangement
27	Frame Histogram Done		
	Access:	R/WC	
	This bit is set by H/W when done creating histograms for all valid tiles (based on hsize and vsize). S/W should start reading from histogram buffers only when this bit is set. S/W must clear the bit by a write of '1' once the histogram read is complete.		
	Value	Name	Description
	0b	Not Done	Histogram creation not done
	1b	Done	Histogram creation done
26	Histogram Buffer ID		
	Access:	RO	
	This bit is set or cleared by H/W to indicate which double buffered BANK H/W is working on for creating histogram for current frame. This bit toggles one clk after Vblank if Hist_buffer_delay bit is not set.		
	Value	Name	Description
	0b	Bank0	Creating Histogram in Bank0
	1b	Bank1	Creating Histogram in Bank1
25	IE Buffer ID		
	Access:	RO	
	This bit is set or cleared by H/W to indicate which double buffered BANK H/W is using for reading correction factors for current frame. This bit will toggle at Vblank when load IE bit is set.		
	Value	Name	Description
	0b	Bank0	Reading correction factors from Bank 0
	1b	Bank1	Reading correction factors from Bank 0

DPLC_CTL

24	<p>Allow DB Stall</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field controls whether double buffer updates are allowed to be stalled for the double buffered LACE (DPLC) registers.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Allowed</td> </tr> <tr> <td>1b</td> <td>Allowed [Default]</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Not Allowed	1b	Allowed [Default]									
Access:	R/W																	
Value	Name																	
0b	Not Allowed																	
1b	Allowed [Default]																	
23	<p>Fast Access Mode Enable</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">Double Buffered</td> </tr> </table> <p style="text-align: center;">Description</p> <p>Fast LACE defeatured. Do not enable this field.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Disable	1b	Enable									
Access:	Double Buffered																	
Value	Name																	
0b	Disable																	
1b	Enable																	
22	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">Double Buffered</td> </tr> </table>	Access:	Double Buffered															
Access:	Double Buffered																	
21	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">Double Buffered</td> </tr> </table>	Access:	Double Buffered															
Access:	Double Buffered																	
20	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">Double Buffered</td> </tr> </table>	Access:	Double Buffered															
Access:	Double Buffered																	
19	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">Double Buffered</td> </tr> </table>	Access:	Double Buffered															
Access:	Double Buffered																	
18:14	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																	
Format:	MBZ																	
13:12	<p>Enhancement mode</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">Double Buffered</td> </tr> </table> <p>These bits are the control bits to select between Look up table mode and Multiplier mode.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 35%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Direct [Default]</td> <td>Direct look up Mode</td> </tr> <tr> <td>01b</td> <td>Multiplicative</td> <td>Multiplicative Mode</td> </tr> <tr> <td>10b</td> <td>Reserved</td> <td>Reserved</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	Description	00b	Direct [Default]	Direct look up Mode	01b	Multiplicative	Multiplicative Mode	10b	Reserved	Reserved	11b	Reserved	Reserved
Access:	Double Buffered																	
Value	Name	Description																
00b	Direct [Default]	Direct look up Mode																
01b	Multiplicative	Multiplicative Mode																
10b	Reserved	Reserved																
11b	Reserved	Reserved																
11	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">Double Buffered</td> </tr> </table>	Access:	Double Buffered															
Access:	Double Buffered																	

DPLC_CTL	
10	Reserved Access: Double Buffered
9	Reserved Access: Double Buffered
8	Reserved Access: Double Buffered
7	Reserved Access: Double Buffered
6	Reserved Access: Double Buffered
5	Reserved Access: Double Buffered
4	Reserved Access: Double Buffered
3	Reserved Access: Double Buffered
2	Reserved Access: Double Buffered
1	Hist Buffer Delay Access: R/W This field controls when the histogram readback buffer is loaded in H/W. S/W can set this bit while reading the histogram bin registers to ensure that the H/W does not overwrite the histogram registers with the data for the new frame. This bit must be cleared by the S/W as soon as the histogram bin read is complete.
0	Reserved Access: Double Buffered

DPLC_FA_IIR

DPLC_FA_IIR			
Register Space:	MMIO: 0/2/0		
Access:	R/WC		
Size (in bits):	32		
Address:	49468h-4946Bh		
Name:	Pipe A LDPST Fast Access Interrupt Identity		
ShortName:	DPLC_FA_IIR_A		
Reset:	soft		
<p>This register holds the persistent values of the interrupt bits which are unmasked by IMR. Bits set in this register will propagate to the LACE interrupt in the Pipe Interrupts.</p>			
DWord	Bit	Description	
0	31:23	Reserved	
		Access:	RO
		Format:	MBZ
	22	Part B Histogram Copy Done	
		Access:	R/WC
		This field is set by hardware when DMC indicates it has finished copying this part to memory. Clear by writing with a 1.	
		Value	Name
		0b	Not Done
		1b	Done
	21	Part B Load IE	
		Access:	R/WC
		This field is set by hardware on the rising edge of the load of the image enhancement table for this part. Clear by writing with a 1.	
Value		Name	
0b		Ready/Done	
1b		Loading	
20	Part B Histogram Ready		
	Access:	R/WC	
	This field is set by hardware on the rising edge of when the histogram for this part is ready inside LACE. Clear by writing with a 1.		
	Value	Name	
	0b	Not ready	
	1b	Ready	

DPLC_FA_IIR

19	<p>Part B IET Overlap</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>This field is set by LACE hardware when the IET for this part is not loaded (Part Load IE bit set) before the other part is loaded. Clear by writing with a 1.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Late</td> </tr> <tr> <td>1b</td> <td>Late</td> </tr> </tbody> </table>	Access:	R/WC	Value	Name	0b	Not Late	1b	Late
Access:	R/WC								
Value	Name								
0b	Not Late								
1b	Late								
18	<p>Part B IET Late</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>This field is set by LACE hardware when the IET for this part is not loaded (Part Load IE bit set) before this part starts in the next frame. Clear by writing with a 1.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Late</td> </tr> <tr> <td>1b</td> <td>Late</td> </tr> </tbody> </table>	Access:	R/WC	Value	Name	0b	Not Late	1b	Late
Access:	R/WC								
Value	Name								
0b	Not Late								
1b	Late								
17	<p>Part B Histogram Overlap</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>This field is set by LACE hardware when the histogram for this part is not read out (Part Histogram Done bit cleared) before the other part histogram becomes ready. Clear by writing with a 1.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Overlap</td> </tr> <tr> <td>1b</td> <td>Overlap</td> </tr> </tbody> </table>	Access:	R/WC	Value	Name	0b	Not Overlap	1b	Overlap
Access:	R/WC								
Value	Name								
0b	Not Overlap								
1b	Overlap								
16	<p>Part B Histogram Late</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>This field is set by LACE hardware when the histogram for this part is not read out (Part Histogram Done bit cleared) before this part starts in the next frame. Clear by writing with a 1.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Late</td> </tr> <tr> <td>1b</td> <td>Late</td> </tr> </tbody> </table>	Access:	R/WC	Value	Name	0b	Not Late	1b	Late
Access:	R/WC								
Value	Name								
0b	Not Late								
1b	Late								
15:7	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								

DPLC_FA_IIR

6	<p>Part A Histogram Copy Done</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>This field is set by hardware when DMC indicates it has finished copying this part to memory. Clear by writing with a 1.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 60%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Done</td> </tr> <tr> <td>1b</td> <td>Done</td> </tr> </tbody> </table>	Access:	R/WC	Value	Name	0b	Not Done	1b	Done
Access:	R/WC								
Value	Name								
0b	Not Done								
1b	Done								
5	<p>Part A Load IE</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>This field is set by hardware on the rising edge of the load of the image enhancement table for this part. Clear by writing with a 1.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 60%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Ready/Done</td> </tr> <tr> <td>1b</td> <td>Loading</td> </tr> </tbody> </table>	Access:	R/WC	Value	Name	0b	Ready/Done	1b	Loading
Access:	R/WC								
Value	Name								
0b	Ready/Done								
1b	Loading								
4	<p>Part A Histogram Ready</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>This field is set by hardware on the rising edge of when the histogram for this part is ready inside LACE. Clear by writing with a 1.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 60%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not ready</td> </tr> <tr> <td>1b</td> <td>Ready</td> </tr> </tbody> </table>	Access:	R/WC	Value	Name	0b	Not ready	1b	Ready
Access:	R/WC								
Value	Name								
0b	Not ready								
1b	Ready								
3	<p>Part A IET Overlap</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>This field is set by hardware when the IET for this part is not loaded (Part Load IE bit set) before the other part is loaded. Clear by writing with a 1.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 60%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Late</td> </tr> <tr> <td>1b</td> <td>Late</td> </tr> </tbody> </table>	Access:	R/WC	Value	Name	0b	Not Late	1b	Late
Access:	R/WC								
Value	Name								
0b	Not Late								
1b	Late								
2	<p>Part A IET Late</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>This field is set by hardware when the IET for this part is not loaded (Part Load IE bit set) before this part starts in the next frame. Clear by writing with a 1.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 60%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Late</td> </tr> <tr> <td>1b</td> <td>Late</td> </tr> </tbody> </table>	Access:	R/WC	Value	Name	0b	Not Late	1b	Late
Access:	R/WC								
Value	Name								
0b	Not Late								
1b	Late								

DPLC_FA_IIR

1	Part A Histogram Overlap	
	Access:	R/WC
This field is set by hardware when the histogram for this part is not read out (Part Histogram Done bit cleared) before the other part histogram becomes ready. Clear by writing with a 1.		
Value		Name
0b		Not Overlap
1b		Overlap
0	Part A Histogram Late	
	Access:	R/WC
This field is set by hardware when the histogram for this part is not read out (Part Histogram Done bit cleared) before this part starts in the next frame. Clear by writing with a 1.		
Value		Name
0b		Not Late
1b		Late

DPLC_FA_IMR

DPLC_FA_IMR				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	49464h-49467h			
Name:	Pipe A LDPST Fast Access Interrupt Mask			
ShortName:	DPLC_FA_IMR_A			
Reset:	soft			
This register contains a bit mask which selects the events that will be reported in the IIR.				
DWord	Bit	Description		
0	31:23	Reserved		
		Access:	RO	
		Format:	MBZ	
	22		Part B Histogram Copy Done Mask	
			Access:	R/W
			Value	Name
			0b	Unmask
			1b	Mask [Default]
	21		Part B Load IE Mask	
			Access:	R/W
			Value	Name
			0b	Unmask
			1b	Mask [Default]
	20		Part B Histogram Ready Mask	
			Access:	R/W
Value			Name	
0b			Unmask	
1b			Mask [Default]	

DPLC_FA_IMR			
	19	Part B IET Overlap Mask	
		Access: R/W	
		Value	Name
		0b	Unmask
	1b	Mask [Default]	
	18	Part B IET Late Mask	
		Access: R/W	
		Value	Name
		0b	Unmask
	1b	Mask [Default]	
	17	Part B Histogram Overlap Mask	
		Access: R/W	
		Value	Name
		0b	Unmask
	1b	Mask [Default]	
	16	Part B Histogram Late Mask	
		Access: R/W	
		Value	Name
		0b	Unmask
	1b	Mask [Default]	
	15:7	Reserved	
		Access: RO	
		Format: MBZ	
	6	Part A Histogram Copy Done Mask	
Access: R/W			
Value		Name	
0b		Unmask	
1b	Mask [Default]		

DPLC_FA_IMR			
	5	Part A Load IE Mask	
		Access: R/W	
		Value	Name
		0b	Unmask
		1b	Mask [Default]
		Part A Histogram Ready Mask	
	4	Access: R/W	
		Value	Name
		0b	Unmask
		1b	Mask [Default]
		Part A IET Overlap Mask	
		3	Access: R/W
	Value		Name
	0b		Unmask
	1b		Mask [Default]
	Part A IET Late Mask		
	2		Access: R/W
		Value	Name
		0b	Unmask
		1b	Mask [Default]
		Part A Histogram Overlap Mask	
		1	Access: R/W
	Value		Name
	0b		Unmask
1b	Mask [Default]		
Part A Histogram Late Mask			
0	Access: R/W		
	Value	Name	
	0b	Unmask	
	1b	Mask [Default]	



DPLC_FA_STATUS

DPLC_FA_STATUS			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	49460h-49463h		
Name:	Pipe A LDPST Fast Access Status		
ShortName:	DPLC_FA_STATUS_A		
Reset:	soft		
DWord	Bit	Description	
0	31:19	Reserved	
		Access: RO	
		Format: MBZ	
	18	Part B Histogram Copy Done	
		Access: R/W Set	
		This field is set by DMC when it finishes copying this part to memory. LACE hardware clears this field immediately. The pulse is used to set the histogram copy done interrupt.	
		Value	Name
		0b	Not Done
	1b	Done	
	17	Part B Load IE	
		Access: R/W Set	
		This field is set by DSB to request LACE hardware to load the new image enhancement table for this part. LACE hardware clears this field at the end of this part.	
Value		Name	
0b		Ready/Done	
1b	Loading		
16	Part B Histogram Ready		
	Access: R/WC		
	This field is set by LACE hardware when the histogram for this part is ready inside LACE. DMC writes 1 to clear this field after reading out the histogram.		
	Value	Name	
	0b	Not ready	
1b	Ready		
15:3	Reserved		
	Access: RO		
	Format: MBZ		

DPLC_FA_STATUS									
2	<p>Part A Histogram Copy Done</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Set</td> </tr> </table> <p>This field is set by DMC when it finishes copying this part to memory. LACE hardware clears this field immediately. The pulse is used to set the histogram copy done interrupt.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Done</td> </tr> <tr> <td>1b</td> <td>Done</td> </tr> </tbody> </table>	Access:	R/W Set	Value	Name	0b	Not Done	1b	Done
Access:	R/W Set								
Value	Name								
0b	Not Done								
1b	Done								
1	<p>Part A Load IE</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Set</td> </tr> </table> <p>This field is set by DSB to request LACE hardware to load the new image enhancement table for this part. LACE hardware clears this field at the end of this part.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Ready/Done</td> </tr> <tr> <td>1b</td> <td>Loading</td> </tr> </tbody> </table>	Access:	R/W Set	Value	Name	0b	Ready/Done	1b	Loading
Access:	R/W Set								
Value	Name								
0b	Ready/Done								
1b	Loading								
0	<p>Part A Histogram Ready</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/WC</td> </tr> </table> <p>This field is set by LACE hardware when the histogram for this part is ready inside LACE. DMC writes 1 to clear this field after reading out the histogram.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not ready</td> </tr> <tr> <td>1b</td> <td>Ready</td> </tr> </tbody> </table>	Access:	R/WC	Value	Name	0b	Not ready	1b	Ready
Access:	R/WC								
Value	Name								
0b	Not ready								
1b	Ready								



DPLC_FA_SURF

DPLC_FA_SURF		
Register Space:	MMIO: 0/2/0	
Access:	Double Buffered	
Size (in bits):	32	
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank or pipe not enabled		
Address:	49470h-49473h	
Name:	Pipe A LDPST Fast Access Surface Part A	
ShortName:	DPLC_FA_SURF_PARTA_A	
Reset:	soft	
Address:	49474h-49477h	
Name:	Pipe A LDPST Fast Access Surface Part B	
ShortName:	DPLC_FA_SURF_PARTB_A	
Reset:	soft	
DWord	Bit	Description
0	31:12	Surface Base Address
		Access: Double Buffered
		This field specifies the surface base address bits 31:12 that the LACE histogram is copied to in fast access mode. It is mapped to physical pages through the global GTT.
		Restriction
The surface must be linear. This address must be at least 4KB aligned.		
11:0	Reserved	Access: RO
		Format: MBZ

DPLC_FA_SURF_LIVE

DPLC_FA_SURF_LIVE					
Register Space:	MMIO: 0/2/0				
Access:	RO				
Size (in bits):	32				
Address:	49478h-4947Bh				
Name:	Pipe A LDPST Fast Access Surface Live Part A				
ShortName:	DPLC_FA_SURF_LIVE_PARTA_A				
Reset:	soft				
Address:	4947Ch-4947Fh				
Name:	Pipe A LDPST Fast Access Surface Live Part B				
ShortName:	DPLC_FA_SURF_LIVE_PARTB_A				
Reset:	soft				
DWord	Bit	Description			
0 The live register updates at the start of the associated part.	31:12	Surface Base Address <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>This field specifies the live (double-buffered value in use currently) surface base address.</p>	Access:	RO	
	Access:	RO			
11:0	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				



DPLC_HIST_DATA

DPLC_HIST_DATA		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	49408h-4940Bh	
Name:	Pipe A LDPST Histogram Data	
ShortName:	DPLC_HIST_DATA_A	
Reset:	soft	
<p>This register contains the histogram values for the array of LDPST Histogram table entries. The data format is arranged as 32 dwords for each tile, containing 32 bins. The index register controls which bin and dword is accessed.</p>		
DWord	Bit	Description
0	31:17	Reserved
		Access: RO
	Format: MBZ	
	16:0	Bin
Access: RO Histogram Data for Bin		

DPLC_HIST_INDEX

DPLC_HIST_INDEX							
Register Space:	MMIO: 0/2/0						
Access:	R/W						
Size (in bits):	32						
Address:	49404h-49407h						
Name:	Pipe A LDPST Histogram Index						
ShortName:	DPLC_HIST_INDEX_A						
Reset:	soft						
Description							
<p>The LDPST Histogram table tile entries are accessed through index and data registers. Each tile is composed of 32 histogram bins in 32 data Dwords. The index fields address the individual tiles and Dwords. Hardware will automatically walk the indexes through each Dword and raster scan through the X and Y, starting from the upper left corner of the display. The automatic walk is based on the programmed pipe source size. Software can manually program the index to access specific tiles and Dwords.</p> <p>There are 260 tiles arranged in a 20x13 (horizontal x vertical) or 13x20 array, depending on the DPLC_CTL Orientation setting.</p>							
DWord	Bit	Description					
0	31:21	Reserved					
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
	Access:	RO					
	Format:	MBZ					
20:16	Y Index						
	<table border="1"> <tr> <td>Access:</td> <td>Write/Read Status</td> </tr> </table> <p>This index points to the current vertical tile row in the array. This index auto increments by one after each horizontal tile row is completed. It will automatically rollover when the final (20th or 13th) vertical tile row is completed.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,19]</td> <td></td> </tr> </tbody> </table>	Access:	Write/Read Status	Value	Name	[0,19]	
	Access:	Write/Read Status					
Value	Name						
[0,19]							
<table border="1"> <tr> <td>Access:</td> <td>Write/Read Status</td> </tr> </table> <p>This index points to current horizontal tile in the array. This index auto increments by one after the final (32nd) Dword is accessed. It will automatically rollover when the final (20th or 13th) horizontal tile is completed.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,19]</td> <td></td> </tr> </tbody> </table>	Access:	Write/Read Status	Value	Name	[0,19]		
Access:	Write/Read Status						
Value	Name						
[0,19]							
15:13	Reserved						
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
12:8	X Index						
	<table border="1"> <tr> <td>Access:</td> <td>Write/Read Status</td> </tr> </table> <p>This index points to current horizontal tile in the array. This index auto increments by one after the final (32nd) Dword is accessed. It will automatically rollover when the final (20th or 13th) horizontal tile is completed.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,19]</td> <td></td> </tr> </tbody> </table>	Access:	Write/Read Status	Value	Name	[0,19]	
	Access:	Write/Read Status					
Value	Name						
[0,19]							
<table border="1"> <tr> <td>Access:</td> <td>Write/Read Status</td> </tr> </table> <p>This index points to current horizontal tile in the array. This index auto increments by one after the final (32nd) Dword is accessed. It will automatically rollover when the final (20th or 13th) horizontal tile is completed.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,19]</td> <td></td> </tr> </tbody> </table>	Access:	Write/Read Status	Value	Name	[0,19]		
Access:	Write/Read Status						
Value	Name						
[0,19]							

DPLC_HIST_INDEX				
7:5	Reserved			
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
Access:	RO			
Format:	MBZ			
4:0	DW Index			
	<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Write/Read Status</td> </tr> </table>	Access:	Write/Read Status	
	Access:	Write/Read Status		
	<p>This index points to the next Dword within the tile.</p> <p>This index auto increments by one after each read to the data register is completed. It will automatically rollover when the final (32nd) Dword is accessed.</p>			
<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,31]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,31]	
Value	Name			
[0,31]				

DPLC_IE_DATA

DPLC_IE_DATA		
Register Space:	MMIO: 0/2/0	
Access:	Write/Read Status	
Size (in bits):	32	
Address:	49410h-49413h	
Name:	Pipe A LDPST Image Enhancement Data	
ShortName:	DPLC_IE_DATA_A	
Reset:	soft	
<p>This register contains the image enhanced pixel values for the array of LDPST Image Enhancement table entries. The data format is arranged as 17 dwords for each tile, containing 33 image enhancement points. The points are packed two per dword, aligned on 16 bit boundaries. The index register controls which bin and dword is accessed.</p> <p>Point 34 is invalid and not used.</p> <p>Direct Lookup mode: If the calculated Image enhancement value is using less than 12 bits, it must be shifted left to 12 bits before programming.</p> <p>Multiplicative mode: Multiplicative image enhancement values must be programmed directly in the 3.9 fixed point format.</p>		
DWord	Bit	Description
0	31:28	Reserved
		Access: RO
		Format: MBZ
	27:16	Odd Point
		Access: Write/Read Status Enhancement Data for Point $2*N+1$
	15:12	Reserved
		Access: RO
		Format: MBZ
11:0	Even Point	
	Access: Write/Read Status Enhancement Data for Point $2*N$	



DPLC_IE_INDEX

DPLC_IE_INDEX	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	4940Ch-4940Fh
Name:	Pipe A LDPST Image Enhancement Index
ShortName:	DPLC_IE_INDEX_A
Reset:	soft

Description
<p>The LDPST Histogram table tile entries are accessed through index and data registers. Each tile is composed of 33 image enhancement points in 17 data Dwords. Any IE data writes must start from DW index 0 and update all 17 Dwords</p> <p>The index fields address the individual tiles and Dwords. Hardware will automatically walk the indexes through each Dword and raster scan through the X and Y, starting from the upper left corner of the display. The automatic walk is based on the programmed pipe source size. Software can manually program the index to access specific tiles and Dwords.</p> <p>There are 260 tiles arranged in a 20x13 (horizontal x vertical) or 13x20 array, depending on the DPLC_CTL Orientation setting.</p>

DWord	Bit	Description	
0	31:21	Reserved	
		Access: RO	
		Format: MBZ	
20:16	Y Index	Access: Write/Read Status	
		<p>This index points to the current vertical tile row in the array. This index auto increments by one after each horizontal tile row is completed. It will automatically rollover when the final (20th or 13th) vertical tile row is completed.</p>	
		Value	Name
		[0,19]	
15:13	Reserved	Access: RO	
		Format: MBZ	

DPLC_IE_INDEX							
12:8	X Index <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">Write/Read Status</td> </tr> </table> <p>This index points to current horizontal tile in the array. This index auto increments by one after the final (17th) Dword is accessed. It will automatically rollover when the final (20th or 13th) horizontal tile is completed.</p> <table border="1" style="width: 100%; text-align: center;"> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> <tr> <td>[0,19]</td> <td></td> </tr> </table>	Access:	Write/Read Status	Value	Name	[0,19]	
	Access:	Write/Read Status					
	Value	Name					
	[0,19]						
7:5	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
	Access:	RO					
Format:	MBZ						
4:0	DW Index <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">Write/Read Status</td> </tr> </table> <p>This index points to the next Dword within the tile. This index auto increments by one after each read or write to the data register is completed. It will automatically rollover when the final (17th) Dword is accessed.</p> <table border="1" style="width: 100%; text-align: center;"> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> <tr> <td>[0,16]</td> <td></td> </tr> </table>	Access:	Write/Read Status	Value	Name	[0,16]	
	Access:	Write/Read Status					
	Value	Name					
	[0,16]						



DPLC_PART_CTL

DPLC_PART_CTL		
Register Space:	MMIO: 0/2/0	
Access:	Double Buffered	
Size (in bits):	32	
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank or pipe not enabled		
Address:	49430h-49433h	
Name:	Pipe A LDPST Partition Control	
ShortName:	DPLC_PART_CTL_A	
Reset:	soft	
DWord	Bit	Description
0	31:26	Reserved
		Access: RO
		Format: MBZ
	25:21	Part B End Tile Row
		Access: Double Buffered This field specifies the tile row that ends part B.
	20:16	Part B Start Tile Row
		Access: Double Buffered This field specifies the tile row that starts part B.
15:10	Reserved	
	Access: RO	
	Format: MBZ	
9:5	Part A End Tile Row	
	Access: Double Buffered This field specifies the tile row that ends part A.	
4:0	Part A Start Tile Row	
	Access: Double Buffered This field specifies the tile row that starts part A.	

DPLC_PTRCFG

DPLC_PTRCFG				
Register Space:		MMIO: 0/2/0		
Access:		Double Buffered		
Size (in bits):		32		
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank or pipe not enabled				
Address:	49434h-49437h			
Name:	Pipe A LDPST Pointer Config Part A			
ShortName:	DPLC_PTRCFG_PARTA_A			
Reset:	soft			
Address:	49438h-4943Bh			
Name:	Pipe A LDPST Pointer Config Part B			
ShortName:	DPLC_PTRCFG_PARTB_A			
Reset:	soft			
DWord	Bit	Description		
0	31:0	Histogram Index <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> This field specifies the histogram index for fast LACE access.	Access:	Double Buffered
Access:	Double Buffered			



DPLC_PTRCFG_LIVE

DPLC_PTRCFG_LIVE				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	49444h-49447h			
Name:	Pipe A LDPST Pointer Config Live Part A			
ShortName:	DPLC_PTRCFG_LIVE_PARTA_A			
Reset:	soft			
Address:	49448h-4944Bh			
Name:	Pipe A LDPST Pointer Config Live Part B			
ShortName:	DPLC_PTRCFG_LIVE_PARTB_A			
Reset:	soft			
DWord	Bit	Description		
0	31:0	<p>Histogram Index</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>This field specifies the live (double-buffered value in use currently) histogram index for fast LACE access.</p>	Access:	RO
Access:	RO			
0		The live register updates at the start of the associated part.		

DPLC_RDLENGTH

DPLC_RDLENGTH					
Register Space:		MMIO: 0/2/0			
Access:		Double Buffered			
Size (in bits):		32			
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank or pipe not enabled					
Address:	4943Ch-4943Fh				
Name:	Pipe A LDPST Read Length Part A				
ShortName:	DPLC_RDLENGTH_PARTA_A				
Reset:	soft				
Address:	49440h-49443h				
Name:	Pipe A LDPST Read Length Part B				
ShortName:	DPLC_RDLENGTH_PARTB_A				
Reset:	soft				
DWord	Bit	Description			
0	31:16	Reserved			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
	Format:	MBZ			
15:0	Read Length				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the number of cachelines of histogram to read for fast LACE access. Program CEILING(number of histogram DWords/16).</p>	Access:	Double Buffered		
Access:	Double Buffered				



DPLC_RDLENGTH_LIVE

DPLC_RDLENGTH_LIVE			
Register Space:	MMIO: 0/2/0		
Access:	RO		
Size (in bits):	32		
Address:	4944Ch-4944Fh		
Name:	Pipe A LDPST Read Length Live Part A		
ShortName:	DPLC_RDLENGTH_LIVE_PARTA_A		
Reset:	soft		
Address:	49450h-49453h		
Name:	Pipe A LDPST Read Length Live Part B		
ShortName:	DPLC_RDLENGTH_LIVE_PARTB_A		
Reset:	soft		
DWord	Bit	Description	
0	31:16	Reserved	
The live register updates at the start of the associated part.		Access:	RO
		Format:	MBZ
	15:0	Read Length	
		Access:	
			RO
		This field specifies the live (double-buffered value in use currently) number of cachelines of histogram to read for fast LACE access.	

DPLL_CFGCR0

DPLL_CFGCR0		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	164284h-164287h	
Name:	DPLL0_CFGCR0	
ShortName:	DPLL0_CFGCR0	
Reset:	global	
Address:	16428Ch-16428Fh	
Name:	DPLL1_CFGCR0	
ShortName:	DPLL1_CFGCR0	
Reset:	global	
Address:	16429Ch-16429Fh	
Name:	TBTPLL_CFGCR0	
ShortName:	TBTPLL_CFGCR0	
Reset:	global	
Address:	164294h-164297h	
Name:	DPLL4_CFGCR0	
ShortName:	DPLL4_CFGCR0	
Reset:	global	
<p>This register is used to configure the DPLL mode, frequency, and SSC. This register is not reset by the device 2 FLR.</p>		
DWord	Bit	Description
0	31:25	Reserved
		Access: RO
		Format: MBZ
	24:10	DCO Fraction
		Default Value: 0x4000
		Access: R/W (DCO Frequency/Reference Frequency - INT(DCO Frequency/Reference Frequency)) * 2 ¹⁵
	9:0	DCO Integer
		Default Value: 0x151
		Access: R/W INT (DCO Frequency/Reference Frequency)



DPLL_CFGCR1

DPLL_CFGCR1		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	164288h-16428Bh	
Name:	DPLL0_CFGCR1	
ShortName:	DPLL0_CFGCR1	
Reset:	global	
Address:	164290h-164293h	
Name:	DPLL1_CFGCR1	
ShortName:	DPLL1_CFGCR1	
Reset:	global	
Address:	1642A0h-1642A3h	
Name:	TBTPLL_CFGCR1	
ShortName:	TBTPLL_CFGCR1	
Reset:	global	
Address:	164298h-16429Bh	
Name:	DPLL4_CFGCR1	
ShortName:	DPLL4_CFGCR1	
Reset:	global	
This register, together with DPLL_CFGCR0, is used to configure the DPLL frequency.		
This register is not reset by the device 2 FLR.		
Programming Notes		
The post divider is P*Q*K		
DWord	Bit	Description
0	31:18	Reserved
		Access: RO
	Format: MBZ	
	17:10	Qdiv Ratio
Access: R/W		
This field specifies the Q divider ratio. This field is only used when Qdiv Mode is set to Enable to get a divider value other than 1.		

DPLL_CFGCR1

9	Qdiv Mode		
		Access:	R/W
This field enables the Q divider when the ratio is not 1.			
		Value	Name
		Description	
		0b	Disable
		1b	Enable
		Q divider = 1	Q divider = Qdiv Ratio
Restriction			
If K is not 2, Q MUST be 1 to ensure 50% duty cycle.			
8:6	Kdiv		
		Access:	R/W
This field specifies the K divider ratio.			
		Value	Name
		001b	1 [Default]
		010b	2
		100b	3
5:2	Pdiv		
		Access:	R/W
This field specifies the P divider ratio.			
		Value	Name
		0001b	2
		0010b	3 [Default]
		0100b	5
		1000b	7
1:0	cfselovrd		
		Access:	R/W
Display controller programs this field to set desired reference clock source in the case of genlocked systems.			
		Value	Name
		Description	
		00b	Normal XTAL
		01b	Unfiltered genlock ref
		11b	Filtered genlock ref
		10b	Reserved
		Normal XTAL cannot be picked as genlock clock source if the transcoder is programmed as genlock remote secondary.	



DPLL_DIV0

DPLL_DIV0				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	164B00h-164B03h			
Name:	DPLL0_DIV0			
ShortName:	DPLL0_DIV0			
Reset:	global			
Address:	164C00h-164C03h			
Name:	DPLL1_DIV0			
ShortName:	DPLL1_DIV0			
Reset:	global			
Address:	164E00h-164E03h			
Name:	DPLL4_DIV0			
ShortName:	DPLL4_DIV0			
Reset:	global			
DPLL tuning.				
DWord	Bit	Description		
0	31:30	i_truelock_criteria_1_0		
		<table border="1"> <tr> <td>Default Value:</td> <td>01b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>True lock indicator criteria. After early lock generation, external PLL lock indicator asserted high when phase error is less than threshold value. 00: 16 consecutive cycles 01: 32 consecutive cycles 10: 48 consecutive cycles 11: 64 consecutive cycles</p>	Default Value:	01b
Default Value:	01b			
Access:	R/W			
	29:28	i_earlylock_criteria_1_0		
		<table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Early lock indicator criteria. Early PLL lock indicator asserted high when phase error is less than threshold value. 00: 16 consecutive cycles 01: 32 consecutive cycles 10: 48 consecutive cycles 11: 64 consecutive cycles</p>	Default Value:	11b
Default Value:	11b			
Access:	R/W			

DPLL_DIV0

27:25	i_afc_startup_2_0	
	Default Value:	000b
	Access:	R/W
	<p>This is for AFC start point.</p> <p>000: fine = 511</p> <p>001: fine = 639 (+128)</p> <p>010: fine = 767 (+256)</p> <p>011: fine = 895 (+384)</p> <p>100: NA</p> <p>101: fine = 127 (-384)</p> <p>110: fine = 255 (-256)</p> <p>111: fine = 383 (-128).</p>	
24	i_divretimeren	
	Access:	R/W
Retiming of feedback clock.		
23:21	i_gainctrl_2_0	
	Default Value:	001b
	Access:	R/W
	Adjustable gain for loop filter. Both coefficients shifted right by gainctrl before lock.	
20:16	i_int_coeff_4_0	
	Default Value:	7h
	Access:	R/W
integral coeff. = $2^{(-int_coeff)}$, targeting up to 2^{-11} .		
15:12	i_prop_coeff_3_0	
	Default Value:	0010b
	Access:	R/W
proportional coeff. = $2^{(-prop_coeff+1)}$.		
11:8	i_fbprediv_3_0	
	Default Value:	0010b
	Access:	R/W
	<p>Predivider ratio</p> <p>0000,0001 : reserved</p> <p>0010: /2</p> <p>0100: /4</p> <p>0011: reserved</p> <p>Rest: reserved</p>	

DPLL_DIV0					
7:0	i_fbdiv_intgr <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="text-align: center;">69h</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> Feedback divider post division (M2 integer).	Default Value:	69h	Access:	R/W
Default Value:	69h				
Access:	R/W				

DPLL_ENABLE

DPLL_ENABLE			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	46010h-46013h		
Name:	PortA PLL Enable		
ShortName:	PORTA_PLL_ENABLE		
Reset:	soft		
Address:	46014h-46017h		
Name:	PortB PLL Enable		
ShortName:	PORTB_PLL_ENABLE		
Reset:	soft		
Address:	46018h-4601Bh		
Name:	PortC PLL Enable		
ShortName:	PORTC_PLL_ENABLE		
Reset:	soft		
Address:	4601Ch-4601Fh		
Name:	PortD PLL Enable		
ShortName:	PORTD_PLL_ENABLE		
Reset:	soft		
Address:	46030h-46033h		
Name:	Port TC1 PLL Enable		
ShortName:	PORTTC1_PLL_ENABLE		
Reset:	soft		
These registers are used to enable the PLLs for driving the ports.			
DWord	Bit	Description	
0	31	PLL Enable	
		Access: R/W	
		This field enables or disables the PLL.	
		Value	Name
		0b	Disable
1b	Enable		

DPLL_ENABLE								
	30	PLL Lock Access: RO This fields indicates the status of the PLL Lock. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Not locked or not enabled</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Locked</td> </tr> </tbody> </table>	Value	Name	0b	Not locked or not enabled	1b	Locked
	Value	Name						
	0b	Not locked or not enabled						
	1b	Locked						
	29	Reserved Access: RO Format: MBZ						
	28	Reserved Access: RO Format: MBZ						
	27	Power Enable Access: R/W This field enables or disables the PLL power. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
	Value	Name						
	0b	Disable						
	1b	Enable						
	26	Power State Access: RO This fields indicates the status of the PLL power. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disabled</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled
	Value	Name						
0b	Disabled							
1b	Enabled							
25:12	Reserved Access: RO Format: MBZ							
11	Reserved Access: RO Format: MBZ							
10:0	Reserved Access: RO Format: MBZ							

DPLL_SSC

DPLL_SSC			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	164B10h-164B13h		
Name:	DPLL0_SSC		
ShortName:	DPLL0_SSC		
Reset:	global		
Address:	164C10h-164C13h		
Name:	DPLL1_SSC		
ShortName:	DPLL1_SSC		
Reset:	global		
Address:	164E10h-164E13h		
Name:	DPLL4_SSC		
ShortName:	DPLL4_SSC		
Reset:	global		
DPLL SSC tuning			
DWord	Bit	Description	
0	31:29	iref_ndivratio	
		Default Value:	0x4
		Access:	R/W
			Refclock divider control
	28:26	sscstepnum_offset	
		Access:	R/W
			SSC step number offset
	25	sscinj_adapt_en_h	
		Access:	R/W
		SSC injection Adaptive Gain Change Enable	
Value		Name	
0b		Disable	
1b	Enable		

DPLL_SSC							
24	sscinj_en_h Access: R/W SSC injection enable <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
	Value	Name					
	0b	Disable					
	1b	Enable					
	sscsteplength Access: R/W Num of refclk cycles of one SSC step						
	sscfll_update_sel Access: R/W Select frequency update rate for FLL SSC						
	sscstepnum Default Value: 0x4 Access: R/W SSC step number						
	ssc_openloop_en Access: R/W Openloop SSC enable						
sscscen Access: R/W Enables SSC modulator <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable	
Value	Name						
0b	Disable						
1b	Enable						
sscfllen Access: R/W Enable frequency adjustment for FLL SSC							
bias_gb_sel Default Value: 0x3 Access: R/W Select guard band after bias calibration							

DPLL_SSC			
	5:0	init_dcoamp	
		Default Value:	0x3F
		Access:	R/W
		Initial DCOAMP value	



DPST_BIN

DPST_BIN					
Register Space:	MMIO: 0/2/0				
Access:	Double Buffered				
Size (in bits):	32				
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank					
Address:	490C4h-490C7h				
Name:	Pipe DPST Bin Data				
ShortName:	DPST_BIN_A				
Reset:	soft				
Address:	491C4h-491C7h				
Name:	Pipe DPST Bin Data				
ShortName:	DPST_BIN_B				
Reset:	soft				
Address:	492C4h-492C7h				
Name:	Pipe DPST Bin Data				
ShortName:	DPST_BIN_C				
Reset:	soft				
Address:	493C4h-493C7h				
Name:	Pipe DPST Bin Data				
ShortName:	DPST_BIN_D				
Reset:	soft				
Access to this address are steered to the correct register by programming the Bin Register Function Select and the Bin Register Index. Updates take place at the start of vertical blank.					
DWord	Bit	Description			
0	31	Busy Bit <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>If (DPST_CTL:Bin Register Function Select = Threshold Count) { This is a read only bit. If set, the engine is busy and the rest of the register is undefined. If clear, the register contains valid data. } Else (Image Enhancement) { This bit is reserved. }</p>	Access:	Double Buffered	
	Access:	Double Buffered			
30:24	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				

DPST_BIN			
23:0	<p>Data</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>If (DPST_CTL : Bin Register Function Select = Threshold Count) { Bits 23:0 are read only bits when the Restore DPST bit (DPST_CTL) is cleared and read/write when the Restore DPST bit is set. They indicate the total number of pixels in this bin. The bin value is updated when guardband interrupt delay is met, and is not valid until after a histogram event has occurred. The bin value will stop incrementing once the maximum has been reached. } Else (Image Enhancement) { Bits 23:10 are reserved and should be written as zeroes. Bits 9:0 are R/W double-buffered and program the correction value for this bin. Writes to this register are double buffered on the next vblank. The value written here is the 10bit corrected channel value for the lowest point of the bin. }</p>	Access:	Double Buffered
Access:	Double Buffered		



DPST_CTL

DPST_CTL			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	490C0h-490C3h		
Name:	Pipe DPST Control		
ShortName:	DPST_CTL_A		
Reset:	soft		
Address:	491C0h-491C3h		
Name:	Pipe DPST Control		
ShortName:	DPST_CTL_B		
Reset:	soft		
Address:	492C0h-492C3h		
Name:	Pipe DPST Control		
ShortName:	DPST_CTL_C		
Reset:	soft		
Address:	493C0h-493C3h		
Name:	Pipe DPST Control		
ShortName:	DPST_CTL_D		
Reset:	soft		
DWord	Bit	Description	
0	31	IE Histogram Enable	
		Access: R/W	
		This bit enables the Image Enhancement histogram logic to collect data. The collected data will be valid after a histogram event has occurred.	
		Value	Name
		0b	Disable
		1b	Enable
		Programming Notes	
		If histogram is enabled while no planes are enabled on the pipe, it may get an incorrect pixel count for a frame.	
30:29		Reserved	
		Access: RO	
		Format: MBZ	
28		Restore DPST	

DPST_CTL													
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit controls the restore of the following information within the DPST</p> <ul style="list-style-type: none"> The DPST Histogram The Guardband Interrupt Delay counter The Histogram Event Status (DPST_GUARD) <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No restore</td> </tr> <tr> <td>1b</td> <td>Restore</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	No restore	1b	Restore			
Access:	R/W												
Value	Name												
0b	No restore												
1b	Restore												
27	IE Modification Table Enable	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit enables the Image Enhancement modification table. When enabled, modifications begin after the next vertical blank.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Disable	1b	Enable			
Access:	R/W												
Value	Name												
0b	Disable												
1b	Enable												
26:25	Reserved	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
24	Histogram Mode Select	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>YUV</td> <td>YUV Luma Mode</td> </tr> <tr> <td>1b</td> <td>HSV</td> <td>HSV Intensity Mode</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0b	YUV	YUV Luma Mode	1b	HSV	HSV Intensity Mode
Access:	R/W												
Value	Name	Description											
0b	YUV	YUV Luma Mode											
1b	HSV	HSV Intensity Mode											
23:16	Guardband Interrupt Delay Counter	<table border="1"> <tr> <td>Access:</td> <td>Write/Read Status</td> </tr> </table> <p>This field reflects the status of the counter within the DPST that controls the guardband interrupt function (i.e. the setting of the Histogram Event Status bit in DPST_GUARD). This counter is maintained within HW (i.e. outside of this register)</p> <p>The behavior of this field is dependent on the access type:</p> <ul style="list-style-type: none"> When reading from this register, this field represents the current value of the counter. When writing to this register with the Restore DPST bit set, this field represents the value to initialize the counter with. Note that if the Restore DPST bit is not set when writing to this register, then HW will take no action on the value written to this field. 	Access:	Write/Read Status									
Access:	Write/Read Status												

DPST_CTL

15	IE Table Value Format	
Access:		R/W
This field indicates what format is used for the image enhancement table values in multiplicative mode. The other modes use a 0.10 (0 integer and 10 fractional bits) format.		
Value	Name	Description
0b	1.9	1 integer and 9 fractional bits
1b	2.8	2 integer and 8 fractional bits
14:13	Enhancement mode	
Access:		R/W
Value	Name	Description
00b	Direct	Direct look up mode
01b	Additive	Additive mode
10b	Multiplicative	Multiplicative mode
11b	Reserved	Reserved
12	Reserved	
Access:		RO
Format:		MBZ
11	Bin Register Function Select	
Access:		R/W
This field indicates what data is being written to or read from the bin data register.		
Value	Name	Description
0b	TC	Threshold Count. A read from the bin data register returns that bin's threshold value from the most recent vblank load event (guardband threshold trip). Valid range for the Bin Index is 0 to 31.
1b	IE	Image Enhancement Value. Valid range for the Bin Index is 0 to 32
10:7	Reserved	
Access:		RO
Format:		MBZ
6:0	Bin Register Index	
Access:		R/W
This field indicates the bin number whose data can be accessed through the bin data register. This value is automatically incremented by a read or a write to the bin data register if the busy bit is not set.		

DPST_GUARD

DPST_GUARD											
Register Space:	MMIO: 0/2/0										
Access:	Double Buffered										
Size (in bits):	32										
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank											
Address:	490C8h-490CBh										
Name:	Pipe DPST Threshold Guardband										
ShortName:	DPST_GUARD_A										
Reset:	soft										
Address:	491C8h-491CBh										
Name:	Pipe DPST Threshold Guardband										
ShortName:	DPST_GUARD_B										
Reset:	soft										
Address:	492C8h-492CBh										
Name:	Pipe DPST Threshold Guardband										
ShortName:	DPST_GUARD_C										
Reset:	soft										
Address:	493C8h-493CBh										
Name:	Pipe DPST Threshold Guardband										
ShortName:	DPST_GUARD_D										
Reset:	soft										
Updates take place at the start of vertical blank.											
DWord	Bit	Description									
0	31	Histogram Interrupt enable									
		Access: Double Buffered									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>This generates a histogram interrupt once a Histogram event occurs.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Disable	Disabled	1b	Enable	This generates a histogram interrupt once a Histogram event occurs.
		Value	Name	Description							
0b	Disable	Disabled									
1b	Enable	This generates a histogram interrupt once a Histogram event occurs.									

DPST_GUARD

	30	Histogram Event status	
		Access:	R/WC
		Description	
		When a Histogram event has occurred, this will get set by the hardware. For any more Histogram events to occur, clear this bit by writing a '1'.	
		Note that if Software writes a 1 to this bit in the presence of the "Restore DPST" bit being set (DPST_CTL), then Hardware will generate an event to set this bit after the write (i.e. the access behavior of the bit will appear to be R/W). Otherwise, if the "Restore DPST" bit is cleared, then a write of 1 to this bit will clear the bit, if the bit is set (i.e. the access behavior of the bit will be R/WC).	
		Value	Name
		Description	
		0b	Not Occurred
		1b	Occurred
		Histogram event has not occurred	Histogram event has occurred
	29:22	Guardband Interrupt Delay	
		Access:	Double Buffered
		An interrupt is always generated after this many consecutive frames of the guardband threshold being surpassed. This value is double buffered on start of vblank.	
		Restriction	
		A value of 0 is invalid.	
	21:0	Threshold Guardband	
		Access:	Double Buffered
		This value is used to determine the guardband for the threshold interrupt generation. This single value is used for all the segments. This value is double buffered on start of vblank. This value is shifted left 2 bits (multiplied by 4) for use with the 24 bit bin values.	

Driver Media Force Wake Ack

DRIVER_MEDIA_FWAKE_ACK - Driver Media Force Wake Ack					
Register Space:	MMIO: 0/2/0				
Size (in bits):	32				
Address:	00D88h				
<p>Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16]. To set bit0, for example, the data would be 0x0001_0001. To clear bit0, for example, the data would be 0x0001_0000. Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.</p>					
DWord	Bit	Description			
0	31:16	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
	Access:	RO			
15:0	GPM Driver Media ForceWake Ack <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>1'b0 : GT Media Can be powered down (default) 1'b1 : GT Media cannot be powered down</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				



DRIVER MEDIA FORCE WAKE REQ

DRIVER_MEDIA_FWAKE - DRIVER MEDIA FORCE WAKE REQ					
Register Space:	MMIO: 0/2/0				
Size (in bits):	32				
Address:	0A270h				
The newly loaded Gfx driver must first initialize this register by clearing all bits (0xFF00).					
DWord	Bit	Description			
0	31:16	Multiple Force Wake Mask			
		Access:	R/W		
		_Custom_GTIReset:	DEV		
		Mask bits applied to [15:0] of same register. If mask is set to 1, corresponding bit in [15:0] is written. If mask is set to 0, corresponding bit in [15:0] is unaffected.			
		15	Force Wake Request for Thread 15	Access:	R/W
				_Custom_GTIReset:	DEV
		Thread 15 - When set with corresponding mask bit 31, Media cannot be powered down.			
14	Force Wake Request for Thread 14	Access:	R/W		
		_Custom_GTIReset:	DEV		
		Thread 14 - When set with corresponding mask bit 30, Media cannot be powered down.			
13	Force Wake Request for Thread 13	Access:	R/W		
		_Custom_GTIReset:	DEV		
		Thread 13 - When set with corresponding mask bit 29, Media cannot be powered down.			
12	Force Wake Request for Thread 12	Access:	R/W		
		_Custom_GTIReset:	DEV		
		Thread 12 - When set with corresponding mask bit 28, Media cannot be powered down.			
11	Force Wake Request for Thread 11	Access:	R/W		
		_Custom_GTIReset:	DEV		
		Thread 11 - When set with corresponding mask bit 27, Media cannot be powered down.			

DRIVER_MEDIA_FWAKE - DRIVER MEDIA FORCE WAKE REQ

10	Force Wake Request for Thread 10			
	Access:	R/W		
	_Custom_GTIRreset:	DEV		
	Thread 10 - When set with corresponding mask bit 26, Media cannot be powered down.			
	9	Force Wake Request for Thread 9		
		Access:	R/W	
		_Custom_GTIRreset:	DEV	
		Thread 9 - When set with corresponding mask bit 25, Media cannot be powered down.		
		8	Force Wake Request for Thread 8	
			Access:	R/W
_Custom_GTIRreset:			DEV	
Thread 8 - When set with corresponding mask bit 24, Media cannot be powered down.				
7			Force Wake Request for Thread 7	
			Access:	R/W
	_Custom_GTIRreset:		DEV	
	Thread 7 - When set with corresponding mask bit 23, Media cannot be powered down.			
	6		Force Wake Request for Thread 6	
			Access:	R/W
		_Custom_GTIRreset:	DEV	
		Thread 6 - When set with corresponding mask bit 22, Media cannot be powered down.		
		5	Force Wake Request for Thread 5	
			Access:	R/W
_Custom_GTIRreset:			DEV	
Thread 5 - When set with corresponding mask bit 21, Media cannot be powered down.				
4			Force Wake Request for Thread 4	
			Access:	R/W
	_Custom_GTIRreset:		DEV	
	Thread 4 - When set with corresponding mask bit 20, Media cannot be powered down.			
	3		Force Wake Request for Thread 3	
			Access:	R/W
		_Custom_GTIRreset:	DEV	
		Thread 3 - When set with corresponding mask bit 19, Media cannot be powered down.		

DRIVER_MEDIA_FWAKE - DRIVER MEDIA FORCE WAKE REQ

	2	Force Wake Request for Thread 2	
		Access:	R/W
		_Custom_GTIReset:	DEV
	Thread 2 - When set with corresponding mask bit 18, Media cannot be powered down.		
	1	Force Wake Request for Thread 1	
		Access:	R/W
		_Custom_GTIReset:	DEV
	Thread 1 - When set with corresponding mask bit 17, Media cannot be powered down.		
	0	Force Wake Request for Thread 0	
Access:		R/W	
_Custom_GTIReset:		DEV	
Thread 0 - When set with corresponding mask bit 16, Media cannot be powered down.			

Driver Render Force Wake Ack

DRIVER_RENDER_FWAKE_ACK - Driver Render Force Wake Ack		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	00D84h	
<p>Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16]. To set bit0, for example, the data would be 0x0001_0001. To clear bit0, for example, the data would be 0x0001_0000. Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.</p>		
DWord	Bit	Description
0	31:16	Reserved
		Access: RO
	Format: MBZ	
	15:0	GPM Driver ForceWake Ack
Access: R/W		
_Custom_GTIReset: BUS		
		1'b0 : GT Render Can be powered down (default) 1'b1 : GT Render cannot be powered down



Driver VDBox0 Force Wake Ack

DRIVER_VDBOX0_FWAKE_ACK - Driver VDBox0 Force Wake Ack						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	00D50h					
Name:	Driver VDBox0 Force Wake Ack					
ShortName:	DRIVER_VDBOX0_FWAKE_ACK					
This register is used for GPM to handshake the driver's VDBox0 forcewake request						
DWord	Bit	Description				
0	31:16	Reserved				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	15:0	GPM Driver Vdbox0 ForceWake Ack				
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS
		Access:	R/W			
_Custom_GTIReset:	BUS					
1'b0 : GT Media Slice 0 can be powered down (default) 1'b1 : GT Media Slice 0 cannot be powered down						

Driver VDBox1 Force Wake Ack

DRIVER_VDBOX1_FWAKE_ACK - Driver VDBox1 Force Wake Ack		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	00D54h	
Name:	Driver VDBox1 Force Wake Ack	
ShortName:	DRIVER_VDBOX1_FWAKE_ACK	
This register is used for GPM to handshake the driver's VDBox1 forcewake request		
DWord	Bit	Description
0	31:16	Reserved
		Access: RO
	Format: MBZ	
	15:0	GPM Driver Vdbox1 ForceWake Ack
Access: R/W		
_Custom_GTIReset: BUS		
1'b0 : GT Media Slice 0 can be powered down (default)		
1'b1 : GT Media Slice 0 cannot be powered down		



Driver VDBOX2 Force Wake Ack

DRIVER_VDBOX2_FWAKE_ACK - Driver VDBOX2 Force Wake Ack						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	00D58h					
Name:	Driver VDBOX2 Force Wake Ack					
ShortName:	DRIVER_VDBOX2_FWAKE_ACK					
This register is used for GPM to handshake the driver's VDBOX2 forcewake request						
DWord	Bit	Description				
0	31:16	Reserved				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	15:0	GPM Driver Vdbox2 ForceWake Ack				
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS
		Access:	R/W			
_Custom_GTIReset:	BUS					
1'b0 : GT Media Slice 1 can be powered down (default) 1'b1 : GT Media Slice 1 cannot be powered down						

Driver VDBOX3 Force Wake Ack

DRIVER_VDBOX3_FWAKE_ACK - Driver VDBOX3 Force Wake Ack		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	00D5Ch	
Name:	Driver VDBOX3 Force Wake Ack	
ShortName:	DRIVER_VDBOX3_FWAKE_ACK	
This register is used for GPM to handshake the driver's VDBOX3 forcewake request		
DWord	Bit	Description
0	31:16	Reserved
		Access: RO
	Format: MBZ	
	15:0	GPM Driver Vdbox3 ForceWake Ack
Access: R/W		
_Custom_GTIReset: BUS		
1'b0 : GT Media Slice 1 can be powered down (default)		
1'b1 : GT Media Slice 1 cannot be powered down		



Driver VDBOX4 Force Wake Ack

DRIVER_VDBOX4_FWAKE_ACK - Driver VDBOX4 Force Wake Ack						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	00D60h					
Name:	Driver VDBOX4 Force Wake Ack					
ShortName:	DRIVER_VDBOX4_FWAKE_ACK					
This register is used for GPM to handshake the driver's VDBOX4 forcewake request						
DWord	Bit	Description				
0	31:16	Reserved				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	15:0	GPM Driver Vdbox4 ForceWake Ack				
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS
		Access:	R/W			
_Custom_GTIReset:	BUS					
1'b0 : GT Media Slice 2 can be powered down (default) 1'b1 : GT Media Slice 2 cannot be powered down						

Driver VDBox5 Force Wake Ack

DRIVER_VDBOX5_FWAKE_ACK - Driver VDBox5 Force Wake Ack		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	00D64h	
Name:	Driver VDBox5 Force Wake Ack	
ShortName:	DRIVER_VDBOX5_FWAKE_ACK	
This register is used for GPM to handshake the driver's VDBox5 forcewake request		
DWord	Bit	Description
0	31:16	Reserved
		Access: RO
	Format: MBZ	
	15:0	GPM Driver Vdbox5 ForceWake Ack
Access: R/W		
_Custom_GTIReset: BUS		
1'b0 : GT Media Slice 2 can be powered down (default)		
1'b1 : GT Media Slice 2 cannot be powered down		



Driver VDBOX6 Force Wake Ack

DRIVER_VDBOX6_FWAKE_ACK - Driver VDBOX6 Force Wake Ack						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	00D68h					
Name:	Driver VDBOX6 Force Wake Ack					
ShortName:	DRIVER_VDBOX6_FWAKE_ACK					
This register is used for GPM to handshake the driver's VDBOX6 forcewake request						
DWord	Bit	Description				
0	31:16	Reserved				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	15:0	GPM Driver Vdbox6 ForceWake Ack				
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS
		Access:	R/W			
_Custom_GTIReset:	BUS					
1'b0 : GT Media Slice 3 can be powered down (default) 1'b1 : GT Media Slice 3 cannot be powered down						

Driver VDBox7 Force Wake Ack

DRIVER_VDBOX7_FWAKE_ACK - Driver VDBox7 Force Wake Ack		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	00D6Ch	
Name:	Driver VDBox7 Force Wake Ack	
ShortName:	DRIVER_VDBOX7_FWAKE_ACK	
This register is used for GPM to handshake the driver's VDBox7 forcewake request		
DWord	Bit	Description
0	31:16	Reserved
		Access: RO
	Format: MBZ	
	15:0	GPM Driver Vdbox7 ForceWake Ack
Access: R/W		
_Custom_GTIReset: BUS		
		1'b0 : GT Media Slice 3 can be powered down (default)
		1'b1 : GT Media Slice 3 cannot be powered down



Driver VEBox0 Force Wake Ack

DRIVER_VEBOX0_FWAKE_ACK - Driver VEBox0 Force Wake Ack						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	00D70h					
Name:	Driver VEBox0 Force Wake Ack					
ShortName:	DRIVER_VEBOX0_FWAKE_ACK					
This register is used for GPM to handshake the driver's VEBox0 forcwake request						
DWord	Bit	Description				
0	31:16	Reserved				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	15:0	GPM Driver Vebox0 ForceWake Ack				
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS
		Access:	R/W			
_Custom_GTIReset:	BUS					
1'b0 : GT Media Slice 0 can be powered down (default) 1'b1 : GT Media Slice 0 cannot be powered down						

Driver VEBox1 Force Wake Ack

DRIVER_VEBOX1_FWAKE_ACK - Driver VEBox1 Force Wake Ack				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	00D74h			
Name:	Driver VEBox1 Force Wake Ack			
ShortName:	DRIVER_VEBOX1_FWAKE_ACK			
This register is used for GPM to handshake the driver's VEBox1 forcwake request				
DWord	Bit	Description		
0	31:16	Reserved		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
	15:0	GPM Driver Vebox1 ForceWake Ack		
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>1'b0 : GT Media Slice 1 can be powered down (default) 1'b1 : GT Media Slice 1 cannot be powered down</p>	Access:	R/W
Access:	R/W			
_Custom_GTIReset:	BUS			



Driver Vebox2 Force Wake Ack

DRIVER_VEBOX2_FWAKE_ACK - Driver Vebox2 Force Wake Ack

Register Space: MMIO: 0/2/0

Size (in bits): 32

This register stores the ACK, from GPMunit, once the driver forcewake has been serviced. Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].

To set bit0, for example, the data would be 0x0001_0001.

To clear bit0, for example, the data would be 0x0001_0000.

Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.

DWord	Bit	Description	
0	31:16	Reserved	
		Access:	RO
		Format:	MBZ
	15:0	GPM Driver Vebox2 ForceWake Ack	
		Access:	R/W
		_Custom_GTIReset:	BUS
1'b0 : GT Media Can be powered down (default) 1'b1 : GT Media cannot be powered down			

Driver Vebox3 Force Wake Ack

DRIVER_VEBOX3_FWAKE_ACK - Driver Vebox3 Force Wake Ack						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	00D7Ch					
Name:	Driver Vebox3 Force Wake Ack					
ShortName:	DRIVER_VEBOX3_FWAKE_ACK					
<p>This register stores the Force wake ACK, from GPM, for driver forcewake to VEBOX3 Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].</p> <p>To set bit0, for example, the data would be 0x0001_0001.</p> <p>To clear bit0, for example, the data would be 0x0001_0000.</p> <p>Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.</p>						
DWord	Bit	Description				
0	31:16	Reserved				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	15:0	GPM Driver Vebox3 ForceWake Ack				
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS
		Access:	R/W			
_Custom_GTIReset:	BUS					
<p>1'b0 : GT Media Can be powered down (default)</p> <p>1'b1 : GT Media cannot be powered down</p>						

DROOPBUBBLE_CONTROL_DSSM

DROOPBUBBLE_CONTROL_DSSM - DROOPBUBBLE_CONTROL_DSSM				
Register Space:	MMIO: GTTMMADR			
Source:	BSpec			
Size (in bits):	32			
Address:	08D00h			
Didt droop detector control register DSSM				
DWord	Bit	Description		
01	31:11	Reserved		
		Access:	RO	
		Format:	MBZ	
	10:9	ENCODER_SELECT		
		Access:	R/W	
		_Custom_GTIReset:	BUS	
		Selects type of thermometer decode		
		Value	Name	Description
		00b	[Default]	8-bit thermometer decode
		01b		7-bit thermometer decode
		10b		6-bit thermometer decode
	11b		5-bit thermometer decode	
8:7	METHOD_SELECT			
	Access:	R/W		
	_Custom_GTIReset:	BUS		
	Selects which method(s) is used to choose the bubble/dummy patterns			
	Value	Name	Description	
	00b	[Default]	Neither method selected (i.e., no control)	
	01b		Use Absolute Threshold (Fast Filter Set)	
	10b		Use Relative Threshold (Slow Filter Set)	
11b		Both Sets Enabled Simultaneously		

DROOPBUBBLE_CONTROL_DSSM - DROOPBUBBLE_CONTROL_DSSM

6	REUSE_FOR_PERF_COUNTERS_ENABLE			
	Access:		R/W	
	_Custom_GTIReset:		BUS	
	Reuse Assert_bubbles_limit and Assert_dummy_limit as the Droop_Limit_Perf andOvershoot_Limit_Perf values respectively so that a register write can be avoided when they can be the same values			
	Value	Name	Description	
	0b	[Default]	Reuse the same values	
	1b		Droop_Limit_Perf and Overshoot_Limit_Perf values are independent drom Assert_bubbles_limit and Assert_dummy_limits	
	5	BUBBLE_CONTROL_OUTPUT_ENABLE		
		Access:		R/W
		_Custom_GTIReset:		BUS
Enable for output of dynamic bubble/dummy instruction patterns				
Value		Name	Description	
0b		[Default]	Normal pattern only (no bubbles or dummy instructions)	
1b			Bubbles or dummy instructions allowed	
4	SELECT_DOUBLE_BUFFERED_REGISTER_SWITCH			
	Access:		R/W	
	_Custom_GTIReset:		BUS	
	Controls the set selection			
	Value	Name	Description	
	0b	[Default]	Don't change	
3	ENABLE_DANGEROUS_OVERSHOOT_REPORTING			
	Access:		R/W	
	_Custom_GTIReset:		BUS	
	Controls dangerous overshoot reporting			
	Value	Name	Description	
	0b	[Default]	Reporting not enabled	
1b		Reporting Enabled		

DROOPBUBBLE_CONTROL_DSSM - DROOPBUBBLE_CONTROL_DSSM

	2	ENABLE_DANGEROUS_OVERSHOOT_ACTION		
		Access:		R/W
		_Custom_GTIRreset:		BUS
		Used to enable action on dangerous overshoot. Dangerous droop is overshoot or aliasing		
		Value	Name	Description
	0b	[Default]	Action not enabled	
	1b		Action Enabled	
	1	ENABLE_DANGEROUS_DROOP_REPORTING		
		Access:		R/W
		_Custom_GTIRreset:		BUS
		Controls dangerous droop reporting		
		Value	Name	Description
	0b	[Default]	Reporting not enabled	
	1b		Reporting Enabled	
	0	ENABLE_DANGEROUS_DROOP_ACTION		
Access:		R/W		
_Custom_GTIRreset:		BUS		
Used to enable action on dangerous droop. Dangerous droop is undershoot				
Value		Name	Description	
0b	[Default]	Action not enabled		
1b		Action Enabled		

DROOPBUBBLE_CONTROL_DSSM1

DROOPBUBBLE_CONTROL_DSSM1 - DROOPBUBBLE_CONTROL_DSSM1				
Register Space:	MMIO: GTTMMADR			
Source:	BSpec			
Size (in bits):	32			
Address:	08D80h			
Droop detector control register DSSM				
DWord	Bit	Description		
0	31:11	Reserved		
		Access:	RO	
		Format:	MBZ	
	10:9	ENCODER_SELECT		
		Access:	R/W	
		_Custom_GTIReset:	BUS	
		Selects type of thermometer decode		
		Value	Name	Description
		00b	[Default]	8-bit thermometer decode
		01b		7-bit thermometer decode
	10b		6-bit thermometer decode	
	11b		5-bit thermometer decode	
	8:7	METHOD_SELECT		
Access:		R/W		
_Custom_GTIReset:		BUS		
Selects which method(s) is used to choose the bubble/dummy patterns				
Value		Name	Description	
00b		[Default]	Neither method selected (i.e., no control)	
01b			Use Absolute Threshold (Fast Filter Set)	
10b		Use Relative Threshold (Slow Filter Set)		
11b		Both Sets Enabled Simultaneously		

DROOPBUBBLE_CONTROL_DSSM1 - DROOPBUBBLE_CONTROL_DSSM1

6	REUSE_FOR_PERF_COUNTERS_ENABLE			
	Access:		R/W	
	_Custom_GTIRreset:		BUS	
	Reuse Assert_bubbles_limit and Assert_dummy_limit as the Droop_Limit_Perf and Overshoot_Limit_Perf values respectively so that a register write can be avoided when they can be the same values			
	Value	Name	Description	
	0b	[Default]	Reuse the same values	
	1b		Droop_Limit_Perf and Overshoot_Limit_Perf values are independent from Assert_bubbles_limit and Assert_dummy_limits	
	5	BUBBLE_CONTROL_OUTPUT_ENABLE		
		Access:		R/W
		_Custom_GTIRreset:		BUS
Enable for output of dynamic bubble/dummy instruction patterns				
Value		Name	Description	
0b		[Default]	Normal pattern only (no bubbles or dummy instructions)	
1b			Bubbles or dummy instructions allowed	
4	SELECT_DOUBLE_BUFFERED_REGISTER_SWITCH			
	Access:		R/W	
	_Custom_GTIRreset:		BUS	
	Controls the set selection			
	Value	Name	Description	
	0b	[Default]	Don't change	
3	ENABLE_DANGEROUS_OVERSHOOT_REPORTING			
	Access:		R/W	
	_Custom_GTIRreset:		BUS	
	Controls dangerous overshoot reporting			
	Value	Name	Description	
	0b	[Default]	Reporting not enabled	
1b		Reporting Enabled		

DROOPBUBBLE_CONTROL_DSSM1 - DROOPBUBBLE_CONTROL_DSSM1

	2	ENABLE_DANGEROUS_OVERSHOOT_ACTION		
		Access:		R/W
		_Custom_GTIRreset:		BUS
		Used to enable action on dangerous overshoot. Dangerous droop is overshoot or aliasing		
		Value	Name	Description
	0b	[Default]	Action not enabled	
	1b		Action Enabled	
	1	ENABLE_DANGEROUS_DROOP_REPORTING		
		Access:		R/W
		_Custom_GTIRreset:		BUS
		Controls dangerous droop reporting		
		Value	Name	Description
	0b	[Default]	Reporting not enabled	
	1b		Reporting Enabled	
	0	ENABLE_DANGEROUS_DROOP_ACTION		
Access:		R/W		
_Custom_GTIRreset:		BUS		
Used to enable action on dangerous droop. Dangerous droop is undershoot				
Value		Name	Description	
0b	[Default]	Action not enabled		
1b		Action Enabled		



DROOPBUBBLE_CONTROL_L3

DROOPBUBBLE_CONTROL_L3 - DROOPBUBBLE_CONTROL_L3				
Register Space:	MMIO: GTTMMADR			
Source:	BSpec			
Size (in bits):	32			
Address:	08C80h			
Didt droop detector control register L3				
DWord	Bit	Description		
0	31:11	Reserved		
		Access:	RO	
		Format:	MBZ	
	10:9	ENCODER_SELECT		
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
		Selects type of thermometer decode		
		Value	Name	Description
		00b	[Default]	8-bit thermometer decode
		01b		7-bit thermometer decode
		10b		6-bit thermometer decode
	11b		5-bit thermometer decode	
	8:7	METHOD_SELECT		
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
Selects which method(s) is used to choose the bubble/dummy patterns				
Value		Name	Description	
00b		[Default]	Neither method selected (i.e., no control)	
01b			Use Absolute Threshold (Fast Filter Set)	
10b			Use Relative Threshold (Slow Filter Set)	
11b		Both Sets Enabled Simultaneously		

DROOBBUBBLE_CONTROL_L3 - DROOBBUBBLE_CONTROL_L3

	6	REUSE_FOR_PERF_COUNTERS_ENABLE		
	Access:			R/W
	_Custom_GTIRreset:			BUS
	Reuse Assert_bubbles_limit and Assert_dummy_limit as the Droop_Limit_Perf andOvershoot_Limit_Perf values respectively so that a register write can be avoided when they can be the same values			
	Value	Name	Description	
	0b	[Default]	Reuse the same values	
	1b		Droop_Limit_Perf and Overshoot_Limit_Perf values are independent drom Assert_bubbles_limit and Assert_dummy_limits	
	5	BUBBLE_CONTROL_OUTPUT_ENABLE		
	Access:			R/W
	_Custom_GTIRreset:			BUS
	Enable for output of dynamic bubble/dummy instruction patterns			
	Value	Name	Description	
0b	[Default]	Normal pattern only (no bubbles or dummy instructions		
1b		Bubbles or dummy instructions allowed		
4	SELECT_DOUBLE_BUFFERED_REGISTER_SWITCH			
Access:			R/W	
_Custom_GTIRreset:			BUS	
Controls the set selection				
Value	Name	Description		
0b	[Default]	Don't change		
1b		Switch set		
3	ENABLE_DANGEROUS_OVERSHOOT_REPORTING			
Access:			R/W	
_Custom_GTIRreset:			BUS	
Controls dangerous overshoot reporting				
Value	Name	Description		
0b	[Default]	Reporting not enabled		
1b		Reporting Enabled		

DROOPBUBBLE_CONTROL_L3 - DROOPBUBBLE_CONTROL_L3

2	ENABLE_DANGEROUS_OVERSHOOT_ACTION			
	Access:		R/W	
	_Custom_GTIRreset:		BUS	
	Used to enable action on dangerous overshoot. Dangerous droop is overshoot or aliasing			
	Value	Name	Description	
	0b	[Default]	Action not enabled	
	1b		Action Enabled	
	1	ENABLE_DANGEROUS_DROOP_REPORTING		
		Access:		R/W
		_Custom_GTIRreset:		BUS
		Controls dangerous droop reporting		
		Value	Name	Description
		0b	[Default]	Reporting not enabled
	1b		Reporting Enabled	
	0	ENABLE_DANGEROUS_DROOP_ACTION		
Access:		R/W		
_Custom_GTIRreset:		BUS		
Used to enable action on dangerous droop. Dangerous droop is undershoot				
Value		Name	Description	
0b		[Default]	Action not enabled	
1b		Action Enabled		

DROOPBUBBLE_EMERG_ACTION_DSSM

DROOPBUBBLE_EMERG_ACTION_DSSM - DROOPBUBBLE_EMERG_ACTION_DSSM			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08D04h		
Register is used to define the emergency trip actions			
DWord	Bit	Description	
0	31:26	Reserved	
		Access: RO	
	25:24	Emergency overshoot Sampler Bubble Pattern	
		Default Value: 00b	
		Access: R/W	
		_Custom_GTIReset: BUS	
			00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.
	23:21	Emergency overshoot Sampler Duty Cycle	
		Default Value: 000b	
		Access: R/W	
		_Custom_GTIReset: BUS	
			000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).
20:19	Emergency overshoot EU Bubble Pattern		
	Default Value: 00b		
	Access: R/W		
	_Custom_GTIReset: BUS		
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.	

DROOPBUBBLE_EMERG_ACTION_DSSM - DROOPBUBBLE_EMERG_ACTION_DSSM

	18:16	Emergency overshoot EU Duty Cycle	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).	
	15:10	Reserved	
		Access:	RO
		Format:	MBZ
	9:8	Emergency droop Sampler Bubble Pattern	
		Default Value:	00b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.	
	7:5	Emergency droop Sampler Duty Cycle	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).	

DROOPBUBBLE_EMERG_ACTION_DSSM - DROOPBUBBLE_EMERG_ACTION_DSSM

	4:3	<p>Emergency droop EU Bubble Pattern</p> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.</p>	Default Value:	00b	Access:	R/W	_Custom_GTIRreset:	BUS
	Default Value:	00b						
Access:	R/W							
_Custom_GTIRreset:	BUS							
2:0	<p>Emergency droop EU Duty Cycle</p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).</p>	Default Value:	000b	Access:	R/W	_Custom_GTIRreset:	BUS	
Default Value:	000b							
Access:	R/W							
_Custom_GTIRreset:	BUS							



DROOPBUBBLE_EMERG_ACTION_DSSM1

DROOPBUBBLE_EMERG_ACTION_DSSM1 - DROOPBUBBLE_EMERG_ACTION_DSSM1		
Register Space:	MMIO: GTTMMADR	
Source:	BSpec	
Size (in bits):	32	
Address:	08D84h	
Register is used to define the emergency trip actions		
DWord	Bit	Description
0	31:26	Reserved
		Access: RO
	25:24	Emergency overshoot Sampler Bubble Pattern
		Default Value: 00b
		Access: R/W
		_Custom_GTIReset: BUS
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.
	23:21	Emergency overshoot Sampler Duty Cycle
		Default Value: 000b
		Access: R/W
		_Custom_GTIReset: BUS
		000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).
20:19	Emergency overshoot EU Bubble Pattern	
	Default Value: 00b	
	Access: R/W	
	_Custom_GTIReset: BUS	
	00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.	

DROOPBUBBLE_EMERG_ACTION_DSSM1 - DROOPBUBBLE_EMERG_ACTION_DSSM1

	18:16	Emergency overshoot EU Duty Cycle	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).	
	15:10	Reserved	
		Access:	RO
		Format:	MBZ
	9:8	Emergency droop Sampler Bubble Pattern	
		Default Value:	00b
		Access:	R/W
		_Custom_GTIReset:	BUS
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.	
	7:5	Emergency droop Sampler Duty Cycle	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).	

DROOPBUBBLE_EMERG_ACTION_DSSM1 - DROOPBUBBLE_EMERG_ACTION_DSSM1

	4:3	Emergency droop EU Bubble Pattern	
		Default Value:	00b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.	
	2:0	Emergency droop EU Duty Cycle	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).	

DROOPBUBBLE_EMERG_ACTION_L3

DROOPBUBBLE_EMERG_ACTION_L3 - DROOPBUBBLE_EMERG_ACTION_L3		
Register Space:	MMIO: GTTMMADR	
Source:	BSpec	
Size (in bits):	32	
Address:	08C84h	
Register is used to define the emergency trip actions		
DWord	Bit	Description
0	31:21	Reserved Access: RO
	20:19	Emergency overshoot L3 Bubble Pattern Default Value: 00b Access: R/W _Custom_GTIReset: BUS 00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.
	18:16	Emergency overshoot L3 Duty Cycle Default Value: 000b Access: R/W _Custom_GTIReset: BUS 000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).
	15:5	Reserved Access: RO

DROOPBUBBLE_EMERG_ACTION_L3 - DROOPBUBBLE_EMERG_ACTION_L3

	4:3	Emergency droop L3 Bubble Pattern	
		Default Value:	00b
		Access:	R/W
		_Custom_GTIReset:	BUS
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.	
	2:0	Emergency droop L3 Duty Cycle	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).	

DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM

DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM - DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08D0Ch		
Timeout0 and Timeout1 Actions			
DWord	Bit	Description	
0	31:25	Reserved	
		Access:	RO
		Format:	MBZ
	24:23	Timeout 1 Sampler Bubble Pattern	
		Default Value:	00b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.	
	22:20	Timeout1 Sampler Duty Cycle	
		Default Value:	000b
		Access:	R/W
_Custom_GTIRreset:		BUS	
000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).			
19:18	Timeout1 EU Bubble Pattern		
	Default Value:	00b	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.		

DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM - DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM

	17:15	Timeout1 EU Duty Cycle		
		Default Value:	000b	
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
	000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).			
	14:10	Reserved		
		Access:	RO	
		Format:	MBZ	
	9:8	Timeout0 Sampler Bubble Pattern		
		Default Value:	00b	
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.				
7:5	Timeout0 Sampler Duty Cycle			
	Default Value:	000b		
	Access:	R/W		
	_Custom_GTIRreset:	BUS		
000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).				

DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM - DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM

	4:3	Timeout0 EU Bubble Pattern <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">00b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.</p>	Default Value:	00b	Access:	R/W	_Custom_GTIRreset:	BUS
	Default Value:	00b						
Access:	R/W							
_Custom_GTIRreset:	BUS							
2:0	Timeout0 EU Duty Cycle <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">000b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).</p>	Default Value:	000b	Access:	R/W	_Custom_GTIRreset:	BUS	
Default Value:	000b							
Access:	R/W							
_Custom_GTIRreset:	BUS							



DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM1

DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM1 - DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM1		
Register Space:	MMIO: GTTMMADR	
Source:	BSpec	
Size (in bits):	32	
Address:	08D8Ch	
Timeout0 and Timeout1 Actions		
DWord	Bit	Description
0	31:25	Reserved
		Access: RO
		Format: MBZ
	24:23	Timeout 1 Sampler Bubble Pattern
		Default Value: 00b
		Access: R/W
		_Custom_GTIReset: BUS
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.
	22:20	Timeout1 Sampler Duty Cycle
		Default Value: 000b
Access: R/W		
_Custom_GTIReset: BUS		
000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).		

DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM1 - DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM1

	19:18	Timeout1 EU Bubble Pattern	
		Default Value:	00b
		Access:	R/W
		_Custom_GTIRreset:	BUS
00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.			
	17:15	Timeout1 EU Duty Cycle	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).			
	14:10	Reserved	
		Access:	RO
		Format:	MBZ
	9:8	Timeout0 Sampler Bubble Pattern	
		Default Value:	00b
		Access:	R/W
		_Custom_GTIRreset:	BUS
00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.			

DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM1 - DROOPBUBBLE_TIMEOUT_0_1_ACTION_DSSM1

	7:5	Timeout0 Sampler Duty Cycle <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).</p>	Default Value:	000b	Access:	R/W	_Custom_GTIReset:	BUS
	Default Value:	000b						
	Access:	R/W						
_Custom_GTIReset:	BUS							
4:3	Timeout0 EU Bubble Pattern <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.</p>	Default Value:	00b	Access:	R/W	_Custom_GTIReset:	BUS	
Default Value:	00b							
Access:	R/W							
_Custom_GTIReset:	BUS							
2:0	Timeout0 EU Duty Cycle <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).</p>	Default Value:	000b	Access:	R/W	_Custom_GTIReset:	BUS	
Default Value:	000b							
Access:	R/W							
_Custom_GTIReset:	BUS							

DROOPBUBBLE_TIMEOUT_0_1_ACTION_L3

DROOPBUBBLE_TIMEOUT_0_1_ACTION_L3 - DROOPBUBBLE_TIMEOUT_0_1_ACTION_L3			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08C8Ch		
Timeout0 and Timeout1 Actions			
DWord	Bit	Description	
0	31:20	Reserved	
		Access: RO	
		Format: MBZ	
	19:18	Timeout1 L3 Bubble Pattern	
		Default Value: 00b	
		Access: R/W	
		_Custom_GTIReset: BUS	
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.	
	17:15	Timeout1 L3 Duty Cycle	
		Default Value: 000b	
		Access: R/W	
_Custom_GTIReset: BUS			
000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).			
14:5	Reserved		
	Access: RO		
	Format: MBZ		

DROOPBUBBLE_TIMEOUT_0_1_ACTION_L3 - DROOPBUBBLE_TIMEOUT_0_1_ACTION_L3

	4:3	Timeout0 L3 Bubble Pattern	
		Default Value:	00b
		Access:	R/W
		_Custom_GTIReset:	BUS
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.	
	2:0	Timeout0 L3 Duty Cycle	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).	

DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM

DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM - DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08D10h		
Timeout0 and Timeout1 Actions			
DWord	Bit	Description	
0	31:25	Reserved	
		Access:	RO
		Format:	MBZ
	24:23	Timeout 3 Sampler Bubble Pattern	
		Default Value:	00b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.	
	22:20	Timeout3 Sampler Duty Cycle	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).			
19:18	Timeout3 EU Bubble Pattern		
	Default Value:	00b	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.		

DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM - DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM

	17:15	Timeout3 EU Duty Cycle		
		Default Value:	000b	
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
			000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).	
	14:10	Reserved		
		Access:	RO	
		Format:	MBZ	
	9:8	Timeout2 Sampler Bubble Pattern		
		Default Value:	00b	
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.		
7:5	Timeout2 Sampler Duty Cycle			
	Default Value:	000b		
	Access:	R/W		
	_Custom_GTIRreset:	BUS		
		000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).		

DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM - DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM

	4:3	Timeout2 EU Bubble Pattern	
		Default Value:	00b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.	
	2:0	Timeout2 EU Duty Cycle	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).	



DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM1

DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM1 - DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM1			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08D90h		
Timeout0 and Timeout1 Actions			
DWord	Bit	Description	
0	31:25	Reserved	
		Access: RO	
		Format: MBZ	
	24:23	Timeout 3 Sampler Bubble Pattern	
		Default Value: 00b	
		Access: R/W	
		_Custom_GTIReset: BUS	
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.	
	22:20	Timeout3 Sampler Duty Cycle	
		Default Value: 000b	
		Access: R/W	
_Custom_GTIReset: BUS			
000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).			
19:18	Timeout3 EU Bubble Pattern		
	Default Value: 00b		
	Access: R/W		
	_Custom_GTIReset: BUS		
	00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.		

DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM1 - DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM1

	17:15	Timeout3 EU Duty Cycle	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).	
14:10	Reserved		
	Access:	RO	
	Format:	MBZ	
9:8	Timeout2 Sampler Bubble Pattern		
	Default Value:	00b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.	
7:5	Timeout2 Sampler Duty Cycle		
	Default Value:	000b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
		000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).	

DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM1 - DROOPBUBBLE_TIMEOUT_2_3_ACTION_DSSM1

	4:3	Timeout2 EU Bubble Pattern <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">00b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.</p>	Default Value:	00b	Access:	R/W	_Custom_GTIRreset:	BUS
	Default Value:	00b						
Access:	R/W							
_Custom_GTIRreset:	BUS							
2:0	Timeout2 EU Duty Cycle <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">000b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).</p>	Default Value:	000b	Access:	R/W	_Custom_GTIRreset:	BUS	
Default Value:	000b							
Access:	R/W							
_Custom_GTIRreset:	BUS							

DROOPBUBBLE_TIMEOUT_2_3_ACTION_L3

DROOPBUBBLE_TIMEOUT_2_3_ACTION_L3 - DROOPBUBBLE_TIMEOUT_2_3_ACTION_L3			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08C90h		
Timeout2 and Timeout3 Actions			
DWord	Bit	Description	
0	31:20	Reserved	
		Access: RO	
		Format: MBZ	
	19:18	Timeout3 L3 Bubble Pattern	
		Default Value: 00b	
		Access: R/W	
		_Custom_GTIReset: BUS	
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.	
	17:15	Timeout3 L3 Duty Cycle	
		Default Value: 000b	
		Access: R/W	
_Custom_GTIReset: BUS			
000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).			
14:5	Reserved		
	Access: RO		
	Format: MBZ		

DROOPBUBBLE_TIMEOUT_2_3_ACTION_L3 - DROOPBUBBLE_TIMEOUT_2_3_ACTION_L3

	4:3	Timeout2 L3 Bubble Pattern	
		Default Value:	00b
		Access:	R/W
		_Custom_GTIReset:	BUS
		00b: Normal operation(default). 10b: Insert bubble. 11b: Insert dummy instruction.	
	2:0	Timeout2 L3 Duty Cycle	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		000b: Normal Operation (default). 001b: Per clock. 010b: 50% duty cycle limit (once every 2 clocks). 011b: 33% duty cycle limit (once every 3 clocks). 100b: 25% duty cycle limit (once every 4 clocks). 101b: 20% duty cycle limit (once every 5 clocks). 110b: 17% duty cycle limit (once every 6 clocks). 111b: 14% duty cycle limit (once every 7 clocks).	

DROOPBUBBLE_TIMEOUTS_DSSM

DROOPBUBBLE_TIMEOUTS_DSSM - DROOPBUBBLE_TIMEOUTS_DSSM			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08D08h		
DWord	Bit	Description	
0	31:22	SLOWFILTERTIMEOUT	
		Default Value:	0000000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Number of clocks for Slow Filter triggered Bubble controller Transition State Machine Timeout
	21:16	INSERTION_RATE_TIMEOUT	
		Default Value:	000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Number of clocks for insertion rate controller Timeout
	15:0	FASTFILTERTIMEOUT	
		Default Value:	0000000000000000b
Access:		R/W	
_Custom_GTIReset:		BUS	
		Number of clocks for Fast Filter triggered Bubble Controller Exit Transition State Machine Timeout	



DROOPBUBBLE_TIMEOUTS_DSSM1

DROOPBUBBLE_TIMEOUTS_DSSM1 - DROOPBUBBLE_TIMEOUTS_DSSM1			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08D88h		
DWord	Bit	Description	
0	31:22	SLOWFILTERTIMEOUT	
		Default Value:	0000000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Number of clocks for Slow Filter triggered Bubble controller Transition State Machine Timeout
	21:16	INSERTION_RATE_TIMEOUT	
		Default Value:	000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Number of clocks for insertion rate controller Timeout
15:0	FASTFILTERTIMEOUT		
	Default Value:	0000000000000000b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
		Number of clocks for Fast Filter triggered Bubble Controller Exit Transition State Machine Timeout	

DROOPBUBBLE_TIMEOUTS_L3

DROOPBUBBLE_TIMEOUTS_L3 - DROOPBUBBLE_TIMEOUTS_L3			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08C88h		
DWord	Bit	Description	
0	31:22	SLOWFILTERTIMEOUT	
		Default Value:	0000000000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Number of clocks for Slow Filter triggered Bubble controller Transition State Machine Timeout
	21:16	INSERTION_RATE_TIMEOUT	
		Default Value:	000000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Number of clocks for insertion rate controller Timeout
	15:0	FASTFILTERTIMEOUT	
		Default Value:	0000000000000000b
Access:		R/W	
_Custom_GTIRreset:		BUS	
		Number of clocks for Fast Filter triggered Bubble Controller Exit Transition State Machine Timeout	



DROOPDETECTOR_ALPHA_DSSM

DROOPDETECTOR_ALPHA_DSSM - DROOPDETECTOR_ALPHA_DSSM																			
Register Space:	MMIO: GTTMMADR																		
Source:	BSpec																		
Size (in bits):	32																		
Address:	08D14h																		
Droop detector alpha register dssm																			
DWord	Bit	Description																	
0	31:7	Reserved																	
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		
0	6:3	SlowAlpha																	
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS													
		Access:	R/W																
		_Custom_GTIReset:	BUS																
		<p>We want low pass filter 3db frequency to filter out at least the first (and perhaps second droop) freq. Anything that passes thru this filter will not show any first droop, and so we can if the actual droop is below this value, it is likely so because of first droop. But sustained droop will pass thru this filter.</p>																	
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1000b</td> <td></td> <td>1/512</td> </tr> <tr> <td>0100b</td> <td></td> <td>1/256</td> </tr> <tr> <td>0010b</td> <td></td> <td>1/128</td> </tr> <tr> <td>0001b</td> <td></td> <td>1/64</td> </tr> <tr> <td>0000b</td> <td>[Default]</td> <td>0 - Bypass</td> </tr> </tbody> </table>		Value	Name	Description	1000b		1/512	0100b		1/256	0010b		1/128	0001b		1/64	0000b
Value	Name	Description																	
1000b		1/512																	
0100b		1/256																	
0010b		1/128																	
0001b		1/64																	
0000b	[Default]	0 - Bypass																	

DROOPDETECTOR_ALPHA_DSSM - DROOPDETECTOR_ALPHA_DSSM

2:0

FastAlpha

Access:	R/W
_Custom_GTIReset:	BUS

We want to be able to select low pass filter 3db frequency f_0 in the range of 40MHz-80MHz (i.e., > first droop frequency) , and $\text{Alpha} = T \cdot 2 \cdot \pi \cdot f_0$, where f_0 is the 3dB frequency of the desired lowpass filter, and T is the core clock frequency period

Examples,

say $f_0 = 40\text{MHz}$, $T = .5\text{ns}$:

$\text{Alpha} = .5\text{ns} \cdot 2 \cdot \pi \cdot 40\text{e}6 = .125$

say $f_0 = 80\text{MHz}$, $T = .5\text{ns}$:

$\text{Alpha} = .5\text{ns} \cdot 2 \cdot \pi \cdot 80\text{e}6 = .25$

say $f_0 = 40\text{MHz}$, $T = 1\text{ns}$:

$\text{Alpha} = 1\text{ns} \cdot 2 \cdot \pi \cdot 40\text{e}6 = .25$

say $f_0 = 80\text{MHz}$, $T = 1\text{ns}$:

$\text{Alpha} = 1\text{ns} \cdot 2 \cdot \pi \cdot 80\text{e}6 = .5$

Bypass is a 0 clock latency connection between the droop detector and the bubble controller

Value	Name	Description
100b		.125
010b		.25
001b		.5
000b	[Default]	1 - Bypass



DROOPDETECTOR_ALPHA_DSSM1

DROOPDETECTOR_ALPHA_DSSM1 - DROOPDETECTOR_ALPHA_DSSM1						
Register Space:	MMIO: GTTMMADR					
Source:	BSpec					
Size (in bits):	32					
Address:	08D94h					
Droop detector alpha register dssm						
DWord	Bit	Description				
0	31:7	Reserved				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	6:3	SlowAlpha				
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS
		Access:	R/W			
		_Custom_GTIReset:	BUS			
		<p>We want low pass filter 3db frequency to filter out at least the first (and perhaps second droop) freq. Anything that passes thru this filter will not show any first droop, and so we can if the actual droop is below this value, it is likely so because of first droop. But sustained droop will pass thru this filter.</p>				
		Value	Name	Description		
1000b		1/512				
0100b		1/256				
0010b		1/128				
0001b		1/64				
0000b	[Default]	0 - Bypass				

DROOPDETECTOR_ALPHA_DSSM1 - DROOPDETECTOR_ALPHA_DSSM1

2:0

FastAlpha

Access:	R/W
_Custom_GTIReset:	BUS

We want to be able to select low pass filter 3db frequency f_0 in the range of 40MHz-80MHz (i.e., > first droop frequency) , and $\text{Alpha} = T * 2 * \pi * f_0$, where f_0 is the 3dB frequency of the desired lowpass filter, and T is the core clock frequency period

Examples,

say $f_0 = 40\text{MHz}$, $T = .5\text{ns}$:

$\text{Alpha} = .5\text{ns} * 2 * \pi * 40\text{e}6 = .125$

say $f_0 = 80\text{MHz}$, $T = .5\text{ns}$:

$\text{Alpha} = .5\text{ns} * 2 * \pi * 80\text{e}6 = .25$

say $f_0 = 40\text{MHz}$, $T = 1\text{ns}$:

$\text{Alpha} = 1\text{ns} * 2 * \pi * 40\text{e}6 = .25$

say $f_0 = 80\text{MHz}$, $T = 1\text{ns}$:

$\text{Alpha} = 1\text{ns} * 2 * \pi * 80\text{e}6 = .5$

Bypass is a 0 clock latency connection between the droop detector and the bubble controller

Value	Name	Description
100b		.125
010b		.25
001b		.5
000b	[Default]	1 - Bypass



DROOPDETECTOR_ALPHA_L3

DROOPDETECTOR_ALPHA_L3 - DROOPDETECTOR_ALPHA_L3						
Register Space:	MMIO: GTTMMADR					
Source:	BSpec					
Size (in bits):	32					
Address:	08C94h					
Didt droop detector alpha register L3						
DWord	Bit	Description				
0	31:7	Reserved				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	6:3	SlowAlpha				
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS
		Access:	R/W			
		_Custom_GTIRreset:	BUS			
		We want low pass filter 3db frequency to filter out at least the first (and perhaps second droop) freq. Anything that passes thru this filter will not show any first droop, and so we can if the actual droop is below this value, it is likely so because of first droop. But sustained droop will pass thru this filter.				
		Value	Name			
		1000b	1/512			
0100b	1/256					
0010b	1/128					
0001b	1/64					
0000b	[Default]	0 - Bypass				

DROOPDETECTOR_ALPHA_L3 - DROOPDETECTOR_ALPHA_L3

2:0

FastAlpha

Access:	R/W
_Custom_GTIReset:	BUS

We want to be able to select low pass filter 3db frequency f_0 in the range of 40MHz-80MHz (i.e., > first droop frequency) , and $\text{Alpha} = T \cdot 2 \cdot \pi \cdot f_0$, where f_0 is the 3dB frequency of the desired lowpass filter, and T is the core clock frequency period

Examples,

say $f_0 = 40\text{MHz}$, $T = .5\text{ns}$:

$\text{Alpha} = .5\text{ns} \cdot 2 \cdot \pi \cdot 40\text{e}6 = .125$

say $f_0 = 80\text{MHz}$, $T = .5\text{ns}$:

$\text{Alpha} = .5\text{ns} \cdot 2 \cdot \pi \cdot 80\text{e}6 = .25$

say $f_0 = 40\text{MHz}$, $T = 1\text{ns}$:

$\text{Alpha} = 1\text{ns} \cdot 2 \cdot \pi \cdot 40\text{e}6 = .25$

say $f_0 = 80\text{MHz}$, $T = 1\text{ns}$:

$\text{Alpha} = 1\text{ns} \cdot 2 \cdot \pi \cdot 80\text{e}6 = .5$

Bypass is a 0 clock latency connection between the droop detector and the bubble controller

Value	Name	Description
100b		.125
010b		.25
001b		.5
000b	[Default]	1 - Bypass



DROOPDETECTOR_COMPARATORLIMITS1_DSSM

DROOPDETECTOR_COMPARATORLIMITS1_DSSM - DROOPDETECTOR_COMPARATORLIMITS1_DSSM		
Register Space:	MMIO: GTTMMADR	
Source:	BSpec	
Size (in bits):	32	
Address:	08D18h	
DWord	Bit	Description
0	31:24	DANGEROUS_OVERSHOOT_LIMIT
		Default Value: 00000000b
		Access: R/W
		_Custom_GTIRreset: BUS
		Used to control behavior of the droop counters
23:16	23:16	DANGEROUS_LIMIT_PERF
		Default Value: 00000000b
		Access: R/W
		_Custom_GTIRreset: BUS
		Used to control behavior of the droop counters
15:8	15:8	OVERSHOT_LIMIT_PERF
		Default Value: 00000000b
		Access: R/W
		_Custom_GTIRreset: BUS
		Used to control behavior of the droop counters
7:0	7:0	DROOP_LIMIT_PERF
		Default Value: 00000000b
		Access: R/W
		_Custom_GTIRreset: BUS
		Used to control behavior of the droop counters

DROOPDETECTOR_COMPARATORLIMITS1_DSSM1

DROOPDETECTOR_COMPARATORLIMITS1_DSSM1 - DROOPDETECTOR_COMPARATORLIMITS1_DSSM1			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08D98h		
DWord	Bit	Description	
0	31:24	DANGEROUS_OVERSHOOT_LIMIT	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Used to control behavior of the droop counters
	23:16	DANGEROUS_LIMIT_PERF	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Used to control behavior of the droop counters
	15:8	OVERSHOT_LIMIT_PERF	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Used to control behavior of the droop counters
	7:0	DROOP_LIMIT_PERF	
Default Value:		00000000b	
Access:		R/W	
_Custom_GTIReset:		BUS	
		Used to control behavior of the droop counters	



DROOPDETECTOR_COMPARATORLIMITS1_L3

DROOPDETECTOR_COMPARATORLIMITS1_L3 - DROOPDETECTOR_COMPARATORLIMITS1_L3			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08C98h		
DWord	Bit	Description	
0	31:24	DANGEROUS_OVERSHOOT_LIMIT	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		Used to control behavior of the droop counters	
	23:16	DANGEROUS_LIMIT_PERF	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		Used to control behavior of the droop counters	
	15:8	OVERSHOT_LIMIT_PERF	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		Used to control behavior of the droop counters	
	7:0	DROOP_LIMIT_PERF	
Default Value:		00000000b	
Access:		R/W	
_Custom_GTIReset:		BUS	
Used to control behavior of the droop counters			

DROOPDETECTOR_COMPARATORLIMITS2_DSSM

DROOPDETECTOR_COMPARATORLIMITS2_DSSM - DROOPDETECTOR_COMPARATORLIMITS2_DSSM			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08D1Ch		
DWord	Bit	Description	
0	31:24	OVERSHOOT_OFFSET	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Offset for decision for dummy instructions for Slow Filter method
	23:16	DROOP_OFFSET	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Offset for decision for dummy instructions for Slow Filter method
	15:8	ASSERT_DUMMY_LIMIT	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Threshold used to decide to insert dummy instructions for fast filter method
	7:0	ASSERT_BUBBLES_LIMIT	
Default Value:		00000000b	
Access:		R/W	
_Custom_GTIReset:		BUS	
		Threshold used to decide to insert bubbles for fast filter method	



DROOPDETECTOR_COMPARATORLIMITS2_DSSM1

DROOPDETECTOR_COMPARATORLIMITS2_DSSM1 - DROOPDETECTOR_COMPARATORLIMITS2_DSSM1			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08D9Ch		
DWord	Bit	Description	
0	31:24	OVERSHOOT_OFFSET	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Offset for decision for dummy instructions for Slow Filter method	
23:16	23:16	DROOP_OFFSET	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Offset for decision for dummy instructions for Slow Filter method	
15:8	15:8	ASSERT_DUMMY_LIMIT	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Threshold used to decide to insert dummy instructions for fast filter method	
7:0	7:0	ASSERT_BUBBLES_LIMIT	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Threshold used to decide to insert bubbles for fast filter method	

DROOPDETECTOR_COMPARATORLIMITS2_L3

DROOPDETECTOR_COMPARATORLIMITS2_L3 - DROOPDETECTOR_COMPARATORLIMITS2_L3			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08C9Ch		
DWord	Bit	Description	
0	31:24	OVERSHOOT_OFFSET	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Offset for decision for dummy instructions for Slow Filter method
	23:16	DROOP_OFFSET	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Offset for decision for dummy instructions for Slow Filter method
	15:8	ASSERT_DUMMY_LIMIT	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Threshold used to decide to insert dummy instructions for fast filter method
	7:0	ASSERT_BUBBLES_LIMIT	
Default Value:		00000000b	
Access:		R/W	
_Custom_GTIRreset:		BUS	
		Threshold used to decide to insert bubbles for fast filter method	



DROOPDETECTOR_CONTROL_DSSM

DROOPDETECTOR_CONTROL_DSSM - DROOPDETECTOR_CONTROL_DSSM			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08D20h		
Didt droop detector control register DSSM			
DWord	Bit	Description	
0	31:27	CAPTURE_POINTER	
		Default Value:	00000b
		Access:	RO
		_Custom_GTIReset:	BUS
			Value of Capture pointer when capture is frozen
	26:19	TEST_INPUT	
		Default Value:	0000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Test Input pattern
	18	TEST_INPUT_ENABLE	
		Access:	R/W
_Custom_GTIReset:		BUS	
		This register field is used to select which signal will drive the noise filter.	
Value		Name	Description
0		Output from the droop detector is used	
1		Use of TEST_INPUT is enabled	
17	CAPTURE_AVAILABLE_STATUS		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
			This register field indicates that a valid capture is available. This bit must be reset by sw or DF* before Enabling the capture FSMs for this indication of when a capture has happened to be useful
	Value	Name	Description
0		No capture has been triggered	
1		Capture is available	

DROOPDETECTOR_CONTROL_DSSM - DROOPDETECTOR_CONTROL_DSSM

16:15	CAPTURE_FSM_BY_LEVEL_ENABLE	
	Default Value:	00b
	Access:	R/W
	_Custom_GTIReset:	BUS
	<p>00b: Droop capture not enabled (free running is enabled) (default). 01b: Droop capture triggered by level >= Test_Input. 10b: Droop capture triggered by level <= Test_Input. 11b: Droop capture triggered by level >= Test_Input or <= Test_Input.</p>	
14	DROOP_CAPTURE_FSM_ENABLE	
	Access:	R/W
	_Custom_GTIReset:	BUS
	<p>This register field can be used to trigger the mode, but DF* can use a wire to assert from scan. Resetting the capture fsm is done by clearing this bit</p>	
	Value	Name
	0	Description
		FSM not enabled (free running capture is enabled)
	1	
		FSM procedure completed (stops free running)
13	FSM Test Status	
	Access:	RO
	_Custom_GTIReset:	BUS
	<p>This bit is cleared by writing Droop_Detector_Control[Calibration fsm Enable] to 1</p>	
	Value	Name
	0	Description
		FSM not enabled
	1	
		FSM procedure completed
12	Calibration fsm Enable	
	Access:	R/W
	_Custom_GTIReset:	BUS
	<p>The results of the calibration fsm is written into DROOPDCNTRL[TUNBL_DELAY] by the calibration fsm</p>	
	Value	Name
	0	Description
		FSM not enabled
	1	
		Enable tunable_gate_delay calibration fsm

DROOPDETECTOR_CONTROL_DSSM - DROOPDETECTOR_CONTROL_DSSM

11:8	Droop Detector Output Select	
	Access:	R/W
	_Custom_GTIRreset:	BUS
Selects which value is chosen from the D_calculator		
	Value	Name
		Description
	0000b	Clock_Phase corrected output
	0001b	.etc
7:0	Tunable Gate Delay	
	Access:	R/W
	_Custom_GTIRreset:	BUS
Centers the output of the tunable gate delay so that at zero droop, the detector outputs the target code		

DROOPDETECTOR_CONTROL_DSSM1

DROOPDETECTOR_CONTROL_DSSM1 - DROOPDETECTOR_CONTROL_DSSM1			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	08DA0h		
Didt droop detector control register DSSM			
DWord	Bit	Description	
0	31:27	CAPTURE_POINTER	
		Default Value:	00000b
		Access:	RO
		_Custom_GTIRreset:	BUS
			Value of Capture pointer when capture is frozen
	26:19	TEST_INPUT	
		Default Value:	0000000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Test Input pattern
	18	TEST_INPUT_ENABLE	
		Access:	R/W
_Custom_GTIRreset:		BUS	
		This register field is used to select which signal will drive the noise filter.	
Value		Name	Description
0		Output from the droop detector is used	
1		Use of TEST_INPUT is enabled	
17	CAPTURE_AVAILABLE_STATUS		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
			This register field indicates that a valid capture is available. This bit must be reset by sw or DF* before Enabling the capture FSMs for this indication of when a capture has happened to be useful
	Value	Name	Description
0		No capture has been triggered	
1		Capture is available	

DROOPDETECTOR_CONTROL_DSSM1 - DROOPDETECTOR_CONTROL_DSSM1

16:15	CAPTURE_FSM_BY_LEVEL_ENABLE										
	Default Value:	00b									
	Access:	R/W									
	_Custom_GTIReset:	BUS									
	<p>00b: Droop capture not enabled (free running is enabled) (default). 01b: Droop capture triggered by level >= Test_Input. 10b: Droop capture triggered by level <= Test_Input. 11b: Droop capture triggered by level >= Test_Input or <= Test_Input.</p>										
14	DROOP_CAPTURE_FSM_ENABLE										
	Access:	R/W									
	_Custom_GTIReset:	BUS									
	<p>This register field can be used to trigger the mode, but DF* can use a wire to assert from scan. Resetting the capture fsm is done by clearing this bit</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>FSM not enabled (free running capture is enabled)</td> </tr> <tr> <td>1</td> <td></td> <td>FSM procedure completed (stops free running)</td> </tr> </tbody> </table>		Value	Name	Description	0		FSM not enabled (free running capture is enabled)	1		FSM procedure completed (stops free running)
Value	Name	Description									
0		FSM not enabled (free running capture is enabled)									
1		FSM procedure completed (stops free running)									
13	FSM Test Status										
	Access:	RO									
	_Custom_GTIReset:	BUS									
	<p>This bit is cleared by writing Droop_Detector_Control[Calibration fsm Enable] to 1</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>FSM not enabled</td> </tr> <tr> <td>1</td> <td></td> <td>FSM procedure completed</td> </tr> </tbody> </table>		Value	Name	Description	0		FSM not enabled	1		FSM procedure completed
Value	Name	Description									
0		FSM not enabled									
1		FSM procedure completed									
12	Calibration fsm Enable										
	Access:	R/W									
	_Custom_GTIReset:	BUS									
	<p>The results of the calibration fsm is written into DROOPDCNTRL[TUNBL_DELAY] by the calibration fsm</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>FSM not enabled</td> </tr> <tr> <td>1</td> <td></td> <td>Enable tunable_gate_delay calibration fsm</td> </tr> </tbody> </table>		Value	Name	Description	0		FSM not enabled	1		Enable tunable_gate_delay calibration fsm
Value	Name	Description									
0		FSM not enabled									
1		Enable tunable_gate_delay calibration fsm									

DROOPDETECTOR_CONTROL_DSSM1 - DROOPDETECTOR_CONTROL_DSSM1

11:8	Droop Detector Output Select		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	Selects which value is chosen from the D_calculator		
	Value	Name	
	Description		
	0000b	Clock_Phase corrected output	
	0001b	.etc	
	7:0	Tunable Gate Delay	
		Access:	R/W
_Custom_GTIRreset:		BUS	
Centers the output of the tunable gate delay so that at zero droop, the detector outputs the target code			



DROOPDETECTOR_CONTROL_L3

DROOPDETECTOR_CONTROL_L3 - DROOPDETECTOR_CONTROL_L3											
Register Space:	MMIO: GTTMMADR										
Source:	BSpec										
Size (in bits):	32										
Address:	08CA0h										
Didt droop detector control register L3											
DWord	Bit	Description									
0	31:27	CAPTURE_POINTER									
		Default Value:	00000b								
		Access:	RO								
		_Custom_GTIRreset:	BUS								
Value of Capture pointer when capture is frozen											
	26:19	TEST_INPUT									
		Default Value:	0000000b								
		Access:	R/W								
		_Custom_GTIRreset:	BUS								
Test Input pattern											
18		TEST_INPUT_ENABLE									
		Access:	R/W								
		_Custom_GTIRreset:	BUS								
		This register field is used to select which signal will drive the noise filter.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>Output from the droop detector is used</td> </tr> <tr> <td>1</td> <td></td> <td>Use of TEST_INPUT is enabled</td> </tr> </tbody> </table>	Value	Name	Description	0		Output from the droop detector is used	1		Use of TEST_INPUT is enabled
Value	Name	Description									
0		Output from the droop detector is used									
1		Use of TEST_INPUT is enabled									
17		CAPTURE_AVAILABLE_STATUS									
		Access:	R/W								
		_Custom_GTIRreset:	BUS								
		This register field indicates that a valid capture is available. This bit must be reset by sw or DF* before Enabling the capture FSMs for this indication of when a capture has happened to be useful									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>No capture has been triggered</td> </tr> <tr> <td>1</td> <td></td> <td>Capture is available</td> </tr> </tbody> </table>	Value	Name	Description	0		No capture has been triggered	1		Capture is available
Value	Name	Description									
0		No capture has been triggered									
1		Capture is available									

DROOPDETECTOR_CONTROL_L3 - DROOPDETECTOR_CONTROL_L3

16:15	CAPTURE_FSM_BY_LEVEL_ENABLE	
	Default Value:	00b
	Access:	R/W
	_Custom_GTIRreset:	BUS
	<p>00b: Droop capture not enabled (free running is enabled) (default). 01b: Droop capture triggered by level >= Test_Input. 10b: Droop capture triggered by level <= Test_Input. 11b: Droop capture triggered by level >= Test_Input or <= Test_Input.</p>	
14	DROOP_CAPTURE_FSM_ENABLE	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	<p>This register field can be used to trigger the mode, but DF* can use a wire to assert from scan. Resetting the capture fsm is done by clearing this bit</p>	
	Value	Name
	Description	
	0	FSM not enabled (free running capture is enabled)
	1	FSM procedure completed (stops free running)
13	FSM Test Status	
	Access:	RO
	_Custom_GTIRreset:	BUS
	<p>This bit is cleared by writing Droop_Detector_Control[Calibration fsm Enable] to 1</p>	
	Value	Name
	Description	
	0	FSM not enabled
	1	FSM procedure completed
12	Calibration fsm Enable	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	<p>The results of the calibration fsm is written into DROOPDCNTRL[TUNBL_DELAY] by the calibration fsm</p>	
	Value	Name
	Description	
	0	FSM not enabled
	1	Enable tunable_gate_delay calibration fsm

DROOPDETECTOR_CONTROL_L3 - DROOPDETECTOR_CONTROL_L3

	11:8	Droop Detector Output Select		
		Access:		R/W
		_Custom_GTIReset:		BUS
		Selects which value is chosen from the D_calculator		
		Value	Name	Description
	0000b		Clock_Phase corrected output	
	0001b		.etc	
	7:0	Tunable Gate Delay		
		Access:		R/W
		_Custom_GTIReset:		BUS
Centers the output of the tunable gate delay so that at zero droop, the detector outputs the target code				

DSB_BUFRT_CNT

DSB_BUFRT_CNT	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	70B48h-70B4Bh
Name:	DSB BUFFER REPEAT COUNTER
ShortName:	DSB_BUFRT_CNT_0_A
Reset:	soft
Address:	70C48h-70C4Bh
Name:	DSB BUFFER REPEAT COUNTER
ShortName:	DSB_BUFRT_CNT_1_A
Reset:	soft
Address:	70D48h-70D4Bh
Name:	DSB BUFFER REPEAT COUNTER
ShortName:	DSB_BUFRT_CNT_2_A
Reset:	soft
Address:	71B48h-71B4Bh
Name:	DSB BUFFER REPEAT COUNTER
ShortName:	DSB_BUFRT_CNT_0_B
Reset:	soft
Address:	71C48h-71C4Bh
Name:	DSB BUFFER REPEAT COUNTER
ShortName:	DSB_BUFRT_CNT_1_B
Reset:	soft
Address:	71D48h-71D4Bh
Name:	DSB BUFFER REPEAT COUNTER
ShortName:	DSB_BUFRT_CNT_2_B
Reset:	soft
Address:	72B48h-72B4Bh
Name:	DSB BUFFER REPEAT COUNTER
ShortName:	DSB_BUFRT_CNT_0_C
Reset:	soft
Address:	72C48h-72C4Bh
Name:	DSB BUFFER REPEAT COUNTER
ShortName:	DSB_BUFRT_CNT_1_C
Reset:	soft

DSB_BUFRPT_CNT

Address: 72D48h-72D4Bh
 Name: DSB BUFFER REPEAT COUNTER
 ShortName: DSB_BUFRPT_CNT_2_C
 Reset: soft

Address: 73B48h-73B4Bh
 Name: DSB BUFFER REPEAT COUNTER
 ShortName: DSB_BUFRPT_CNT_0_D
 Reset: soft

Address: 73C48h-73C4Bh
 Name: DSB BUFFER REPEAT COUNTER
 ShortName: DSB_BUFRPT_CNT_1_D
 Reset: soft

Address: 73D48h-73D4Bh
 Name: DSB BUFFER REPEAT COUNTER
 ShortName: DSB_BUFRPT_CNT_2_D
 Reset: soft

This register can be updated only before the DSB_CTRL register is programmed to enable the DSB engine.

DWord	Bit	Description				
0	31:0	<p>REPEAT_COUNT</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>00000008h repeat_value</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Number of times that the buffer play will be repeated when the Buffer Re-iterate is set in DSB_CTRL register. Do not program this value to 0 if buffer re-iterate is set to 1 in DSB_CTRL register.</p>	Default Value:	00000008h repeat_value	Access:	R/W
Default Value:	00000008h repeat_value					
Access:	R/W					

DSB_CTRL

DSB_CTRL	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	70B08h-70B0Bh
Name:	DSB Control
ShortName:	DSB_CTRL_0_A
Reset:	soft
Address:	70C08h-70C0Bh
Name:	DSB Control
ShortName:	DSB_CTRL_1_A
Reset:	soft
Address:	70D08h-70D0Bh
Name:	DSB Control
ShortName:	DSB_CTRL_2_A
Reset:	soft
Address:	71B08h-71B0Bh
Name:	DSB Control
ShortName:	DSB_CTRL_0_B
Reset:	soft
Address:	71C08h-71C0Bh
Name:	DSB Control
ShortName:	DSB_CTRL_1_B
Reset:	soft
Address:	71D08h-71D0Bh
Name:	DSB Control
ShortName:	DSB_CTRL_2_B
Reset:	soft
Address:	72B08h-72B0Bh
Name:	DSB Control
ShortName:	DSB_CTRL_0_C
Reset:	soft
Address:	72C08h-72C0Bh
Name:	DSB Control
ShortName:	DSB_CTRL_1_C

DSB_CTRL				
Reset:	soft			
Address:	72D08h-72D0Bh			
Name:	DSB Control			
ShortName:	DSB_CTRL_2_C			
Reset:	soft			
Address:	73B08h-73B0Bh			
Name:	DSB Control			
ShortName:	DSB_CTRL_0_D			
Reset:	soft			
Address:	73C08h-73C0Bh			
Name:	DSB Control			
ShortName:	DSB_CTRL_1_D			
Reset:	soft			
Address:	73D08h-73D0Bh			
Name:	DSB Control			
ShortName:	DSB_CTRL_2_D			
Reset:	soft			
This register controls the Display State Buffer (DSB) engines.				
DWord	Bit	Description		
0	31	<p>DSB Enable</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This bit enables the DSB engine.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The act of enabling the DSB engine will not result in the engine to start fetching a state buffer from memory. Only a write to the Tail Pointer will start a fetch 2. A write to the Tail Pointer of the DSB engine will have no affect if the DSB engine is not enabled 3. SW should not update the DSB control registers while DSB engine is not in IDLE state. Bit 0 indicates the status of DSB engine. 4. If SW desires to reset the DSB engine then following sequence can be followed. This sequence is also described in the DSB programming details <ol style="list-style-type: none"> 1. To reset the DSB engine, SW can set this bit to 0. Bit31 transition from 1 to 0 initiates a reset sequence in the DSB HW. 2. Poll for the DSB status (bit 0) to be in IDLE. 3. If DSB status is 0 then the DSB engine reset sequence is complete and DSB is in reset state. 	Access:	R/W
Access:	R/W			

DSB_CTRL									
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled		
Value	Name								
0b	Disabled								
1b	Enabled								
30	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
29	<p>Buffer Reiterate</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit controls what the DSB engine does when finished with a state buffer program. If this bit is cleared, then the engine will stop and wait for Software to update the Head/Tail pointers before it starts processing the next state buffer. If this bit is set, then the engine will start to re-fetch the state buffer defined by the current Head/Tail pointers when it finishes with the current program. Note that the DSB engine will not take any action on this bit if it is not currently processing a state buffer. I.e. When Software sets this bit on an idle DSB engine, it must then write to the Tail Pointer to start the reiteration process.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>Software should ensure there is some form of flow control when this bit is set (i.e. the state buffer has a Wait opcode and/or the Wait for VBLANK bit of this register is set)</p>	Access:	R/W	Value	Name	0b	Disabled	1b	Enabled
Access:	R/W								
Value	Name								
0b	Disabled								
1b	Enabled								
28	<p>Wait for VBLANK</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit controls when the DSB engine starts to fetch a state buffer from memory. When cleared, then the DSB engine will start fetching the state buffer immediately after Software writes the Tail Pointer. When set, then the DSB engine will start fetching the state buffer only after it sees a rising edge of VBLANK following the write to the Tail Pointer. SW cannot have both bits 27 and 28 set at the same time.</p>	Access:	R/W						
Access:	R/W								
27	<p>Wait for Line in Range</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit controls when the DSB engine starts to fetch a state buffer from memory. When cleared, then the DSB engine will start fetching the state buffer immediately after Software writes the Tail Pointer. When set, then the DSB engine will start fetching the state buffer only when the scanline falls in the range defined in DSB_LINERANGE_PF register following the write to the Tail Pointer. SW cannot have both bits 27 and 28 set at the same time.</p>	Access:	R/W						
Access:	R/W								

DSB_CTRL						
26:17	Reserved					
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
16	DSB Halt					
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When this bit is set DSB engine will halt. DMA engine will stop generating new memory requests and all the pending instructions in the buffer will be executed and DSB will be halted. The pointers will stop moving. SW can read the DSB_CURRENT_HEAD_PTR register to check the DMA engine pointer status.</p>	Access:	R/W			
Access:	R/W					
15:9	Reserved					
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
8	Non Posted Enable					
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When this bit is set all the MMIO writes including the indexed writes will be non posted to the clients. If SW sets this bit within the DSB program then SW must ensure to include at least 4 NO Ops instructions following this register programming. This is required to allow the register in the DSB to be set correctly.</p>	Access:	R/W			
Access:	R/W					
7:1	Reserved					
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
0	DSB Status					
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field reflects the status of the DSB engine. It is set when the DMA starts to read the state buffer and is cleared when the state buffer is finished and last instruction is completed.</p>	Access:	RO			
	Access:	RO				
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Idle</td> </tr> <tr> <td>1b</td> <td>Busy</td> </tr> </tbody> </table>	Value	Name	0b	Idle	1b
Value	Name					
0b	Idle					
1b	Busy					

DSB_CURRENT_HEAD_PTR

DSB_CURRENT_HEAD_PTR	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
Address:	70B2Ch-70B2Fh
Name:	DSB CURRENT HEAD PTR
ShortName:	DSB_CURRENT_HEAD_PTR_0_A
Reset:	soft
Address:	70C2Ch-70C2Fh
Name:	DSB CURRENT HEAD PTR
ShortName:	DSB_CURRENT_HEAD_PTR_1_A
Reset:	soft
Address:	70D2Ch-70D2Fh
Name:	DSB CURRENT HEAD PTR
ShortName:	DSB_CURRENT_HEAD_PTR_2_A
Reset:	soft
Address:	71B2Ch-71B2Fh
Name:	DSB CURRENT HEAD PTR
ShortName:	DSB_CURRENT_HEAD_PTR_0_B
Reset:	soft
Address:	71C2Ch-71C2Fh
Name:	DSB CURRENT HEAD PTR
ShortName:	DSB_CURRENT_HEAD_PTR_1_B
Reset:	soft
Address:	71D2Ch-71D2Fh
Name:	DSB CURRENT HEAD PTR
ShortName:	DSB_CURRENT_HEAD_PTR_2_B
Reset:	soft
Address:	72B2Ch-72B2Fh
Name:	DSB CURRENT HEAD PTR
ShortName:	DSB_CURRENT_HEAD_PTR_0_C
Reset:	soft
Address:	72C2Ch-72C2Fh
Name:	DSB CURRENT HEAD PTR
ShortName:	DSB_CURRENT_HEAD_PTR_1_C

DSB_CURRENT_HEAD_PTR					
Reset:	soft				
Address:	72D2Ch-72D2Fh				
Name:	DSB CURRENT HEAD PTR				
ShortName:	DSB_CURRENT_HEAD_PTR_2_C				
Reset:	soft				
Address:	73B2Ch-73B2Fh				
Name:	DSB CURRENT HEAD PTR				
ShortName:	DSB_CURRENT_HEAD_PTR_0_D				
Reset:	soft				
Address:	73C2Ch-73C2Fh				
Name:	DSB CURRENT HEAD PTR				
ShortName:	DSB_CURRENT_HEAD_PTR_1_D				
Reset:	soft				
Address:	73D2Ch-73D2Fh				
Name:	DSB CURRENT HEAD PTR				
ShortName:	DSB_CURRENT_HEAD_PTR_2_D				
Reset:	soft				
DWord	Bit	Description			
0	31:6	Head Pointer <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>This register will have the current head pointer of the DSB HW. Driver can read to check the status of the DSB pointer.</p>	Access:	RO	
	Access:	RO			
5:0	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				

DSB_HEAD_PTR

DSB_HEAD_PTR	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	70B00h-70B03h
Name:	DSB Head Pointer
ShortName:	DSB_HEAD_PTR_0_A
Reset:	soft
Address:	70C00h-70C03h
Name:	DSB Head Pointer
ShortName:	DSB_HEAD_PTR_1_A
Reset:	soft
Address:	70D00h-70D03h
Name:	DSB Head Pointer
ShortName:	DSB_HEAD_PTR_2_A
Reset:	soft
Address:	71B00h-71B03h
Name:	DSB Head Pointer
ShortName:	DSB_HEAD_PTR_0_B
Reset:	soft
Address:	71C00h-71C03h
Name:	DSB Head Pointer
ShortName:	DSB_HEAD_PTR_1_B
Reset:	soft
Address:	71D00h-71D03h
Name:	DSB Head Pointer
ShortName:	DSB_HEAD_PTR_2_B
Reset:	soft
Address:	72B00h-72B03h
Name:	DSB Head Pointer
ShortName:	DSB_HEAD_PTR_0_C
Reset:	soft
Address:	72C00h-72C03h
Name:	DSB Head Pointer
ShortName:	DSB_HEAD_PTR_1_C
Reset:	soft

DSB_HEAD_PTR					
Address:	72D00h-72D03h				
Name:	DSB Head Pointer				
ShortName:	DSB_HEAD_PTR_2_C				
Reset:	soft				
Address:	73B00h-73B03h				
Name:	DSB Head Pointer				
ShortName:	DSB_HEAD_PTR_0_D				
Reset:	soft				
Address:	73C00h-73C03h				
Name:	DSB Head Pointer				
ShortName:	DSB_HEAD_PTR_1_D				
Reset:	soft				
Address:	73D00h-73D03h				
Name:	DSB Head Pointer				
ShortName:	DSB_HEAD_PTR_2_D				
Reset:	soft				
DWord	Bit	Description			
0	31:6	<p>Head Pointer</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This register defines the base address (i.e. head pointer) of the Display State Buffer in memory. The address within this register is a graphics address.</p> <p>Restriction :</p> <ol style="list-style-type: none"> 1. The address is cacheline aligned within this DWord (HW enforced by reserving register bits 5:0) 2. The address should be pointing to the first cacheline of the state buffer 3. Software should not modify this register while the DSB engine is busy 	Access:	R/W	
	Access:	R/W			
5:0	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				

DSB_INTERRUPT

DSB_INTERRUPT	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	70B28h-70B2Bh
Name:	DSB_INTERRUPT
ShortName:	DSB_INTERRUPT_0_A
Reset:	soft
Address:	70C28h-70C2Bh
Name:	DSB_INTERRUPT
ShortName:	DSB_INTERRUPT_1_A
Reset:	soft
Address:	70D28h-70D2Bh
Name:	DSB_INTERRUPT
ShortName:	DSB_INTERRUPT_2_A
Reset:	soft
Address:	71B28h-71B2Bh
Name:	DSB_INTERRUPT
ShortName:	DSB_INTERRUPT_0_B
Reset:	soft
Address:	71C28h-71C2Bh
Name:	DSB_INTERRUPT
ShortName:	DSB_INTERRUPT_1_B
Reset:	soft
Address:	71D28h-71D2Bh
Name:	DSB_INTERRUPT
ShortName:	DSB_INTERRUPT_2_B
Reset:	soft
Address:	72B28h-72B2Bh
Name:	DSB_INTERRUPT
ShortName:	DSB_INTERRUPT_0_C
Reset:	soft
Address:	72C28h-72C2Bh
Name:	DSB_INTERRUPT
ShortName:	DSB_INTERRUPT_1_C
Reset:	soft

DSB_INTERRUPT

Address: 72D28h-72D2Bh
 Name: DSB_INTERRUPT
 ShortName: DSB_INTERRUPT_2_C
 Reset: soft

Address: 73B28h-73B2Bh
 Name: DSB_INTERRUPT
 ShortName: DSB_INTERRUPT_0_D
 Reset: soft

Address: 73C28h-73C2Bh
 Name: DSB_INTERRUPT
 ShortName: DSB_INTERRUPT_1_D
 Reset: soft

Address: 73D28h-73D2Bh
 Name: DSB_INTERRUPT
 ShortName: DSB_INTERRUPT_2_D
 Reset: soft

DWord	Bit	Description
0	31	SPARE_31 Access: R/W
	30	SPARE_30 Access: R/W
	29	SPARE_29 Access: R/W
	28	SPARE_28 Access: R/W
	27	SPARE_27 Access: R/W
	26	SPARE_26 Access: R/W
	25	SPARE_25 Access: R/W
	24	SPARE_24 Access: R/W
	23	SPARE_23 Access: R/W

DSB_INTERRUPT	
22	SPARE_22 Access: R/W
21	SPARE_21 Access: R/W
20	SPARE_20 Access: R/W
19	DSB_gtt_fault_interrupt_enable Access: R/W When set the interrupt for gtt faults is enabled. If faults occurs DSB_gtt_fault_interrupt is set.
18	DSB_rsptimeout_interrupt_enable Access: R/W When set the interrupt for response timeout error is enabled. If error occurs DSB_rsptimeout_interrupt is set.
17	DSB_poll_error_interrupt_enable Access: R/W When set the interrupt for read poll error is enabled. If error occurs DSB_poll_error_interrupt is set.
16	DSB_program_interrupt_enable Access: R/W When set the interrupt for interrupt instruction is enabled. If program interrupt instruction occurs DSB_program_interrupt is set.
15	SPARE_15 Access: R/W
14	SPARE_14 Access: R/W
13	SPARE_13 Access: R/W
12	SPARE_12 Access: R/W
11	SPARE_11 Access: R/W
10	SPARE_10 Access: R/W
9	SPARE_9 Access: R/W

DSB_INTERRUPT			
8	SPARE_8 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W
Access:	R/W		
7	SPARE_7 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W
Access:	R/W		
6	SPARE_6 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W
Access:	R/W		
5	SPARE_5 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W
Access:	R/W		
4	SPARE_4 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W
Access:	R/W		
3	DSB_gtt_fault_interrupt <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>When gtt fault occurs this bit is set. SW must write a 1 to clear this status bit.</p>	Access:	R/WC
Access:	R/WC		
2	DSB_rsptimeout_interrupt <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>When response timeout error occurs this bit is set. SW must write a 1 to clear this status bit.</p>	Access:	R/WC
Access:	R/WC		
1	DSB_poll_error_interrupt <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>When read poll error occurs this bit is set. SW must write a 1 to clear this status bit.</p>	Access:	R/WC
Access:	R/WC		
0	DSB_program_interrupt <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>When program interrupt occurs this bit is set. SW must write a 1 to clear this status bit.</p>	Access:	R/WC
Access:	R/WC		

DSB_MMIOCTRL

DSB_MMIOCTRL	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	70B0Ch-70B0Fh
Name:	DSB MMIO Control
ShortName:	DSB_MMIOCTRL_0_A
Reset:	soft
Address:	70C0Ch-70C0Fh
Name:	DSB MMIO Control
ShortName:	DSB_MMIOCTRL_1_A
Reset:	soft
Address:	70D0Ch-70D0Fh
Name:	DSB MMIO Control
ShortName:	DSB_MMIOCTRL_2_A
Reset:	soft
Address:	71B0Ch-71B0Fh
Name:	DSB MMIO Control
ShortName:	DSB_MMIOCTRL_0_B
Reset:	soft
Address:	71C0Ch-71C0Fh
Name:	DSB MMIO Control
ShortName:	DSB_MMIOCTRL_1_B
Reset:	soft
Address:	71D0Ch-71D0Fh
Name:	DSB MMIO Control
ShortName:	DSB_MMIOCTRL_2_B
Reset:	soft
Address:	72B0Ch-72B0Fh
Name:	DSB MMIO Control
ShortName:	DSB_MMIOCTRL_0_C
Reset:	soft
Address:	72C0Ch-72C0Fh
Name:	DSB MMIO Control
ShortName:	DSB_MMIOCTRL_1_C
Reset:	soft



DSB_MMIOCTRL

Address: 72D0Ch-72D0Fh
 Name: DSB MMIO Control
 ShortName: DSB_MMIOCTRL_2_C
 Reset: soft

Address: 73B0Ch-73B0Fh
 Name: DSB MMIO Control
 ShortName: DSB_MMIOCTRL_0_D
 Reset: soft

Address: 73C0Ch-73C0Fh
 Name: DSB MMIO Control
 ShortName: DSB_MMIOCTRL_1_D
 Reset: soft

Address: 73D0Ch-73D0Fh
 Name: DSB MMIO Control
 ShortName: DSB_MMIOCTRL_2_D
 Reset: soft

This register can be updated only before the DSB_CTRL register is programmed to enable the DSB engine.

DWord	Bit	Description								
0	31	<p>DSB HDR meta data delay en</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p style="text-align: center;">Description</p> <p>SW must set this bit to 1 and program the bits 15:8 to correct values based on the cd and link clock ratios when DSB is used for HDR meta data transfer.</p> <p>This programming is not needed for metadata programming now using DSB. Cross clock timing issues have been addressed as part of this feature. SW does not need to set this bit and just leave this bit's default setting as 0.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Delay disabled [Default]</td> </tr> <tr> <td>1b</td> <td>Delay enabled</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Delay disabled [Default]	1b	Delay enabled
Access:	R/W									
Value	Name									
0b	Delay disabled [Default]									
1b	Delay enabled									
	30:16	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									

DSB_MMIOCTRL					
15:8	<p>DSB MMIO Dead Clocks Count</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>00001000b Eight</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When this counter is enabled by programming bit 31 of this register, DSB will insert programmed number of dead clocks after every 8 back to back MMIO cycles. This is needed to take care of the clock crossing timing issues. Driver must ensure the cdclk/dotclock ratio to adjust the programming. Below is the formula to calculate the number of dead clock programming is as follows.</p> <p>If $(cdclk/dotclk) \leq 1$ then DSB MMIO dead clock count = default value else if $(cdclk/dotclk) > 1$ then DSB MMIO dead clock count = $11 * \text{ROUNDUP}(cdclk/dotclk)$ else DSB MMIO dead clock count = default value</p>	Default Value:	00001000b Eight	Access:	R/W
Default Value:	00001000b Eight				
Access:	R/W				
7:0	<p>DSB MMIO Cycles</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>00001000b Eight</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>These bits can be programmed to change the number of clocks that the DSB engine has control over the MMIO bus. DSB will send programmed number of MMIO cycles before giving away access of RMBUS.</p>	Default Value:	00001000b Eight	Access:	R/W
Default Value:	00001000b Eight				
Access:	R/W				



DSB_PF_LN_LOWER

DSB_PF_LN_LOWER	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	70B40h-70B43h
Name:	DSB PREFETCH SCANLINE LOWER LIMIT
ShortName:	DSB_PF_LN_LOWER_0_A
Reset:	soft
Address:	70C40h-70C43h
Name:	DSB PREFETCH SCANLINE LOWER LIMIT
ShortName:	DSB_PF_LN_LOWER_1_A
Reset:	soft
Address:	70D40h-70D43h
Name:	DSB PREFETCH SCANLINE LOWER LIMIT
ShortName:	DSB_PF_LN_LOWER_2_A
Reset:	soft
Address:	71B40h-71B43h
Name:	DSB PREFETCH SCANLINE LOWER LIMIT
ShortName:	DSB_PF_LN_LOWER_0_B
Reset:	soft
Address:	71C40h-71C43h
Name:	DSB PREFETCH SCANLINE LOWER LIMIT
ShortName:	DSB_PF_LN_LOWER_1_B
Reset:	soft
Address:	71D40h-71D43h
Name:	DSB PREFETCH SCANLINE LOWER LIMIT
ShortName:	DSB_PF_LN_LOWER_2_B
Reset:	soft
Address:	72B40h-72B43h
Name:	DSB PREFETCH SCANLINE LOWER LIMIT
ShortName:	DSB_PF_LN_LOWER_0_C
Reset:	soft
Address:	72C40h-72C43h
Name:	DSB PREFETCH SCANLINE LOWER LIMIT
ShortName:	DSB_PF_LN_LOWER_1_C
Reset:	soft

DSB_PF_LN_LOWER				
Address:	72D40h-72D43h			
Name:	DSB PREFETCH SCANLINE LOWER LIMIT			
ShortName:	DSB_PF_LN_LOWER_2_C			
Reset:	soft			
Address:	73B40h-73B43h			
Name:	DSB PREFETCH SCANLINE LOWER LIMIT			
ShortName:	DSB_PF_LN_LOWER_0_D			
Reset:	soft			
Address:	73C40h-73C43h			
Name:	DSB PREFETCH SCANLINE LOWER LIMIT			
ShortName:	DSB_PF_LN_LOWER_1_D			
Reset:	soft			
Address:	73D40h-73D43h			
Name:	DSB PREFETCH SCANLINE LOWER LIMIT			
ShortName:	DSB_PF_LN_LOWER_2_D			
Reset:	soft			
DWord	Bit	Description		
0	31:0	<p>Scanline_lower_limit</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>SW must program this register before Tail pointer is updated if the bit 27 in the DSB_CTRL register is set. This is the lower limit of the scanline number to be compared with the HW line number to start the DSB data prefetch.</p>	Access:	R/W
Access:	R/W			



DSB_PF_LN_UPPER

DSB_PF_LN_UPPER	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	70B44h-70B47h
Name:	DSB PREFETCH SCANLINE UPPER LIMIT
ShortName:	DSB_PF_LN_UPPER_0_A
Reset:	soft
Address:	70C44h-70C47h
Name:	DSB PREFETCH SCANLINE UPPER LIMIT
ShortName:	DSB_PF_LN_UPPER_1_A
Reset:	soft
Address:	70D44h-70D47h
Name:	DSB PREFETCH SCANLINE UPPER LIMIT
ShortName:	DSB_PF_LN_UPPER_2_A
Reset:	soft
Address:	71B44h-71B47h
Name:	DSB PREFETCH SCANLINE UPPER LIMIT
ShortName:	DSB_PF_LN_UPPER_0_B
Reset:	soft
Address:	71C44h-71C47h
Name:	DSB PREFETCH SCANLINE UPPER LIMIT
ShortName:	DSB_PF_LN_UPPER_1_B
Reset:	soft
Address:	71D44h-71D47h
Name:	DSB PREFETCH SCANLINE UPPER LIMIT
ShortName:	DSB_PF_LN_UPPER_2_B
Reset:	soft
Address:	72B44h-72B47h
Name:	DSB PREFETCH SCANLINE UPPER LIMIT
ShortName:	DSB_PF_LN_UPPER_0_C
Reset:	soft
Address:	72C44h-72C47h
Name:	DSB PREFETCH SCANLINE UPPER LIMIT
ShortName:	DSB_PF_LN_UPPER_1_C

DSB_PF_LN_UPPER				
Reset:	soft			
Address:	72D44h-72D47h			
Name:	DSB PREFETCH SCANLINE UPPER LIMIT			
ShortName:	DSB_PF_LN_UPPER_2_C			
Reset:	soft			
Address:	73B44h-73B47h			
Name:	DSB PREFETCH SCANLINE UPPER LIMIT			
ShortName:	DSB_PF_LN_UPPER_0_D			
Reset:	soft			
Address:	73C44h-73C47h			
Name:	DSB PREFETCH SCANLINE UPPER LIMIT			
ShortName:	DSB_PF_LN_UPPER_1_D			
Reset:	soft			
Address:	73D44h-73D47h			
Name:	DSB PREFETCH SCANLINE UPPER LIMIT			
ShortName:	DSB_PF_LN_UPPER_2_D			
Reset:	soft			
DWord	Bit	Description		
0	31:0	<p>Scanline_upper_limit</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> </table> <p>SW must program this register before Tail pointer is updated if the bit 27 in the DSB_CTRL register is set. This is the upper limit of the scanline number to be compared with the HW line number to start the DSB data prefetch.</p>	Access:	R/W
Access:	R/W			



DSB_PMCTRL_2

DSB_PMCTRL_2	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	70B3Ch-70B3Fh
Name:	DSB POWER MANAGEMENT CONTROL 2
ShortName:	DSB_PMCTRL_2_0_A
Reset:	soft
Address:	70C3Ch-70C3Fh
Name:	DSB POWER MANAGEMENT CONTROL 2
ShortName:	DSB_PMCTRL_2_1_A
Reset:	soft
Address:	70D3Ch-70D3Fh
Name:	DSB POWER MANAGEMENT CONTROL 2
ShortName:	DSB_PMCTRL_2_2_A
Reset:	soft
Address:	71B3Ch-71B3Fh
Name:	DSB POWER MANAGEMENT CONTROL 2
ShortName:	DSB_PMCTRL_2_0_B
Reset:	soft
Address:	71C3Ch-71C3Fh
Name:	DSB POWER MANAGEMENT CONTROL 2
ShortName:	DSB_PMCTRL_2_1_B
Reset:	soft
Address:	71D3Ch-71D3Fh
Name:	DSB POWER MANAGEMENT CONTROL 2
ShortName:	DSB_PMCTRL_2_2_B
Reset:	soft
Address:	72B3Ch-72B3Fh
Name:	DSB POWER MANAGEMENT CONTROL 2
ShortName:	DSB_PMCTRL_2_0_C
Reset:	soft
Address:	72C3Ch-72C3Fh
Name:	DSB POWER MANAGEMENT CONTROL 2
ShortName:	DSB_PMCTRL_2_1_C
Reset:	soft

DSB_PMCTRL_2						
Address:	72D3Ch-72D3Fh					
Name:	DSB POWER MANAGEMENT CONTROL 2					
ShortName:	DSB_PMCTRL_2_2_C					
Reset:	soft					
Address:	73B3Ch-73B3Fh					
Name:	DSB POWER MANAGEMENT CONTROL 2					
ShortName:	DSB_PMCTRL_2_0_D					
Reset:	soft					
Address:	73C3Ch-73C3Fh					
Name:	DSB POWER MANAGEMENT CONTROL 2					
ShortName:	DSB_PMCTRL_2_1_D					
Reset:	soft					
Address:	73D3Ch-73D3Fh					
Name:	DSB POWER MANAGEMENT CONTROL 2					
ShortName:	DSB_PMCTRL_2_2_D					
Reset:	soft					
<p>This register can be updated only before the DSB_CTRL register or it can also be updated within DSB program with appropriate byte enable settings.</p>						
DWord	Bit	Description				
0	31	MMIOGEN_DEWAKE_dis <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Setting this bit will disable the dewake logic from MMIO generation logic.</p>	Access:	R/W		
	Access:	R/W				
	30:24	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
Format:	MBZ					
23	FORCE_DEWAKE <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Setting this bit will force a DEWAKE from the DSB engine.</p>	Access:	R/W			
Access:	R/W					
22:16	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					

DSB_PMCTRL_2			
15	BLOCK_DEWAKE_EXTENSION		
	Access: R/W		
	Value	Name	Description
	0	Extend Dewake	When this bit is set to 0 then the dewake is extended from the time it is set when the Program scanline number in PMCTRL is reached to the point when DSB is done processing all the instructions.
	1	Disable Extend Dewake [Default]	When this bit is set to 1 then the dewake is not extended and will be de-asserted on a vblank. Dewake then depends on the other logic in DSB.
	14:8	Reserved	
		Access: RO	
		Format: MBZ	
	7	OVERRIDE_DC5_DC6_OK	
		Access: R/W Setting this bit will force a DC5 or DC6 OK from the DSB engine.	
6:0	Reserved		
	Access: RO		
	Format: MBZ		

DSB_PMCTRL

DSB_PMCTRL	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	70B38h-70B3Bh
Name:	DSB POWER MANAGEMENT CONTROL
ShortName:	DSB_PMCTRL_0_A
Reset:	soft
Address:	70C38h-70C3Bh
Name:	DSB POWER MANAGEMENT CONTROL
ShortName:	DSB_PMCTRL_1_A
Reset:	soft
Address:	70D38h-70D3Bh
Name:	DSB POWER MANAGEMENT CONTROL
ShortName:	DSB_PMCTRL_2_A
Reset:	soft
Address:	71B38h-71B3Bh
Name:	DSB POWER MANAGEMENT CONTROL
ShortName:	DSB_PMCTRL_0_B
Reset:	soft
Address:	71C38h-71C3Bh
Name:	DSB POWER MANAGEMENT CONTROL
ShortName:	DSB_PMCTRL_1_B
Reset:	soft
Address:	71D38h-71D3Bh
Name:	DSB POWER MANAGEMENT CONTROL
ShortName:	DSB_PMCTRL_2_B
Reset:	soft
Address:	72B38h-72B3Bh
Name:	DSB POWER MANAGEMENT CONTROL
ShortName:	DSB_PMCTRL_0_C
Reset:	soft
Address:	72C38h-72C3Bh
Name:	DSB POWER MANAGEMENT CONTROL
ShortName:	DSB_PMCTRL_1_C
Reset:	soft

DSB_PMCTRL

Address: 72D38h-72D3Bh
 Name: DSB POWER MANAGEMENT CONTROL
 ShortName: DSB_PMCTRL_2_C
 Reset: soft

Address: 73B38h-73B3Bh
 Name: DSB POWER MANAGEMENT CONTROL
 ShortName: DSB_PMCTRL_0_D
 Reset: soft

Address: 73C38h-73C3Bh
 Name: DSB POWER MANAGEMENT CONTROL
 ShortName: DSB_PMCTRL_1_D
 Reset: soft

Address: 73D38h-73D3Bh
 Name: DSB POWER MANAGEMENT CONTROL
 ShortName: DSB_PMCTRL_2_D
 Reset: soft

This register can be updated only before the DSB_CTRL register is programmed to enable the DSB engine.

DWord	Bit	Description		
0	31	<p>Enable DE Wake Generation</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Setting this bit to 1 enables the DE wake generation logic based on the scan line number programmed to trigger DE wake.</p>	Access:	R/W
	Access:	R/W		
30:0	<p>Scanline number for DE Wake Generation</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Scanline number which when reached will trigger a DE wake from DSB if memory is down. 31 bits to cover VRR range</p>	Access:	R/W	
Access:	R/W			

DSB_POLLFUNC

DSB_POLLFUNC	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	70B10h-70B13h
Name:	DSB POLL FUNCTION
ShortName:	DSB_POLLFUNC_0_A
Reset:	soft
Address:	70C10h-70C13h
Name:	DSB POLL FUNCTION
ShortName:	DSB_POLLFUNC_1_A
Reset:	soft
Address:	70D10h-70D13h
Name:	DSB POLL FUNCTION
ShortName:	DSB_POLLFUNC_2_A
Reset:	soft
Address:	71B10h-71B13h
Name:	DSB POLL FUNCTION
ShortName:	DSB_POLLFUNC_0_B
Reset:	soft
Address:	71C10h-71C13h
Name:	DSB POLL FUNCTION
ShortName:	DSB_POLLFUNC_1_B
Reset:	soft
Address:	71D10h-71D13h
Name:	DSB POLL FUNCTION
ShortName:	DSB_POLLFUNC_2_B
Reset:	soft
Address:	72B10h-72B13h
Name:	DSB POLL FUNCTION
ShortName:	DSB_POLLFUNC_0_C
Reset:	soft
Address:	72C10h-72C13h
Name:	DSB POLL FUNCTION
ShortName:	DSB_POLLFUNC_1_C
Reset:	soft

DSB_POLLFUNC

Address: 72D10h-72D13h
 Name: DSB POLL FUNCTION
 ShortName: DSB_POLLFUNC_2_C
 Reset: soft

Address: 73B10h-73B13h
 Name: DSB POLL FUNCTION
 ShortName: DSB_POLLFUNC_0_D
 Reset: soft

Address: 73C10h-73C13h
 Name: DSB POLL FUNCTION
 ShortName: DSB_POLLFUNC_1_D
 Reset: soft

Address: 73D10h-73D13h
 Name: DSB POLL FUNCTION
 ShortName: DSB_POLLFUNC_2_D
 Reset: soft

If poll function is needed, this register should be programmed before the Poll function is used in the DSB program. Can be part of the DSB program itself.

DWord	Bit	Description						
0	31	Poll Enable This field enables the Poll function in DSB. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable [Default]</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable [Default]	1b	Enable
		Value	Name					
		0b	Disable [Default]					
		1b	Enable					
	30:23	Wait in Microseconds <table border="1" style="width: 100%; margin-top: 5px;"> <tr> <td>Default Value:</td> <td>00000010b 2us</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> This field defines the number of micro seconds that DSB will wait before retrying the poll.	Default Value:	00000010b 2us	Access:	R/W		
		Default Value:	00000010b 2us					
		Access:	R/W					
	22:15	Number of times <table border="1" style="width: 100%; margin-top: 5px;"> <tr> <td>Default Value:</td> <td>00110010b 50 times</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> This field defines the number of times that DSB will retry the poll if not satisfied before time out.	Default Value:	00110010b 50 times	Access:	R/W		
		Default Value:	00110010b 50 times					
	Access:	R/W						
	14:0	Reserved <table border="1" style="width: 100%; margin-top: 5px;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
		Access:	RO					
Format:		MBZ						

DSB_POLLMASK

DSB_POLLMASK	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	70B1Ch-70B1Fh
Name:	DSB POLL MASK
ShortName:	DSB_POLLMASK_0_A
Reset:	soft
Address:	70C1Ch-70C1Fh
Name:	DSB POLL MASK
ShortName:	DSB_POLLMASK_1_A
Reset:	soft
Address:	70D1Ch-70D1Fh
Name:	DSB POLL MASK
ShortName:	DSB_POLLMASK_2_A
Reset:	soft
Address:	71B1Ch-71B1Fh
Name:	DSB POLL MASK
ShortName:	DSB_POLLMASK_0_B
Reset:	soft
Address:	71C1Ch-71C1Fh
Name:	DSB POLL MASK
ShortName:	DSB_POLLMASK_1_B
Reset:	soft
Address:	71D1Ch-71D1Fh
Name:	DSB POLL MASK
ShortName:	DSB_POLLMASK_2_B
Reset:	soft
Address:	72B1Ch-72B1Fh
Name:	DSB POLL MASK
ShortName:	DSB_POLLMASK_0_C
Reset:	soft
Address:	72C1Ch-72C1Fh
Name:	DSB POLL MASK
ShortName:	DSB_POLLMASK_1_C
Reset:	soft



DSB_POLLMASK				
Address:	72D1Ch-72D1Fh			
Name:	DSB POLL MASK			
ShortName:	DSB_POLLMASK_2_C			
Reset:	soft			
Address:	73B1Ch-73B1Fh			
Name:	DSB POLL MASK			
ShortName:	DSB_POLLMASK_0_D			
Reset:	soft			
Address:	73C1Ch-73C1Fh			
Name:	DSB POLL MASK			
ShortName:	DSB_POLLMASK_1_D			
Reset:	soft			
Address:	73D1Ch-73D1Fh			
Name:	DSB POLL MASK			
ShortName:	DSB_POLLMASK_2_D			
Reset:	soft			
<p>If poll function is needed, this register should be programmed before the Poll function is used in the DSB program. Can be part of the DSB program itself.</p>				
DWord	Bit	Description		
0	31:0	<p>DSB_POLL_MASK</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>SW must program these masks bits before the POLL RD instruction is called in the DSB program. This register programming can be part of the DSB program itself and the MMIO write instruction to this register can be placed before the poll read instruction. HW will use these bits mask the bits that are not needed to be compared with the poll read data.</p>	Access:	R/W
Access:	R/W			

DSB_RM_TIMEOUT

DSB_RM_TIMEOUT	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	70B30h-70B33h
Name:	DSB RMTIMEOUT
ShortName:	DSB_RM_TIMEOUT_0_A
Reset:	soft
Address:	70C30h-70C33h
Name:	DSB RMTIMEOUT
ShortName:	DSB_RM_TIMEOUT_1_A
Reset:	soft
Address:	70D30h-70D33h
Name:	DSB RMTIMEOUT
ShortName:	DSB_RM_TIMEOUT_2_A
Reset:	soft
Address:	71B30h-71B33h
Name:	DSB RMTIMEOUT
ShortName:	DSB_RM_TIMEOUT_0_B
Reset:	soft
Address:	71C30h-71C33h
Name:	DSB RMTIMEOUT
ShortName:	DSB_RM_TIMEOUT_1_B
Reset:	soft
Address:	71D30h-71D33h
Name:	DSB RMTIMEOUT
ShortName:	DSB_RM_TIMEOUT_2_B
Reset:	soft
Address:	72B30h-72B33h
Name:	DSB RMTIMEOUT
ShortName:	DSB_RM_TIMEOUT_0_C
Reset:	soft
Address:	72C30h-72C33h
Name:	DSB RMTIMEOUT
ShortName:	DSB_RM_TIMEOUT_1_C
Reset:	soft

DSB_RM_TIMEOUT

Address: 72D30h-72D33h
 Name: DSB RMTIMEOUT
 ShortName: DSB_RM_TIMEOUT_2_C
 Reset: soft

Address: 73B30h-73B33h
 Name: DSB RMTIMEOUT
 ShortName: DSB_RM_TIMEOUT_0_D
 Reset: soft

Address: 73C30h-73C33h
 Name: DSB RMTIMEOUT
 ShortName: DSB_RM_TIMEOUT_1_D
 Reset: soft

Address: 73D30h-73D33h
 Name: DSB RMTIMEOUT
 ShortName: DSB_RM_TIMEOUT_2_D
 Reset: soft

This register can be updated only before the DSB_CTRL register is programmed to enable the DSB engine.

DWord	Bit	Description			
0	31	<p>RM Claim Timeout</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Sticky bit set to 1 when RM hits ready timeout when non posted cycles are enabled in DSB. Clear by writing with a 1.</p>	Access:	R/WC	
	Access:	R/WC			
	30	<p>RM Ready Timeout</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Sticky bit set to 1 when RM hits claim counter when non posted cycles are enabled in DSB. Clear by writing with a 1.</p>	Access:	R/WC	
	Access:	R/WC			
29:24	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
23:16	<p>RM Claim Timeout Count</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">20h 32 Clocks</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Number of clocks that DSB will wait for a claim response from clients before generating a claim for error condition.</p>	Default Value:	20h 32 Clocks	Access:	R/W
Default Value:	20h 32 Clocks				
Access:	R/W				

DSB_RM_TIMEOUT							
15:0	RM Ready Timeout Value						
	Access: R/W						
	This field selects the RM timeout amount in microseconds.						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>FFFFh</td> <td>65,535 microseconds [Default]</td> </tr> <tr> <td>0000h</td> <td>Timeout disabled</td> </tr> </tbody> </table>	Value	Name	FFFFh	65,535 microseconds [Default]	0000h	Timeout disabled
	Value	Name					
FFFFh	65,535 microseconds [Default]						
0000h	Timeout disabled						



DSB_RMTIMEOUTREG_CAPTURE

DSB_RMTIMEOUTREG_CAPTURE	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	70B34h-70B37h
Name:	DSB RMTIMEOUT REGISTER ADDRESS CAPTURE
ShortName:	DSB_RMTIMEOUTREG_CAPTURE_0_A
Reset:	soft
Address:	70C34h-70C37h
Name:	DSB RMTIMEOUT REGISTER ADDRESS CAPTURE
ShortName:	DSB_RMTIMEOUTREG_CAPTURE_1_A
Reset:	soft
Address:	70D34h-70D37h
Name:	DSB RMTIMEOUT REGISTER ADDRESS CAPTURE
ShortName:	DSB_RMTIMEOUTREG_CAPTURE_2_A
Reset:	soft
Address:	71B34h-71B37h
Name:	DSB RMTIMEOUT REGISTER ADDRESS CAPTURE
ShortName:	DSB_RMTIMEOUTREG_CAPTURE_0_B
Reset:	soft
Address:	71C34h-71C37h
Name:	DSB RMTIMEOUT REGISTER ADDRESS CAPTURE
ShortName:	DSB_RMTIMEOUTREG_CAPTURE_1_B
Reset:	soft
Address:	71D34h-71D37h
Name:	DSB RMTIMEOUT REGISTER ADDRESS CAPTURE
ShortName:	DSB_RMTIMEOUTREG_CAPTURE_2_B
Reset:	soft
Address:	72B34h-72B37h
Name:	DSB RMTIMEOUT REGISTER ADDRESS CAPTURE
ShortName:	DSB_RMTIMEOUTREG_CAPTURE_0_C
Reset:	soft
Address:	72C34h-72C37h
Name:	DSB RMTIMEOUT REGISTER ADDRESS CAPTURE
ShortName:	DSB_RMTIMEOUTREG_CAPTURE_1_C
Reset:	soft

DSB_RMTIMEOUTREG_CAPTURE				
Address:	72D34h-72D37h			
Name:	DSB RMTIMEOUT REGISTER ADDRESS CAPTURE			
ShortName:	DSB_RMTIMEOUTREG_CAPTURE_2_C			
Reset:	soft			
Address:	73B34h-73B37h			
Name:	DSB RMTIMEOUT REGISTER ADDRESS CAPTURE			
ShortName:	DSB_RMTIMEOUTREG_CAPTURE_0_D			
Reset:	soft			
Address:	73C34h-73C37h			
Name:	DSB RMTIMEOUT REGISTER ADDRESS CAPTURE			
ShortName:	DSB_RMTIMEOUTREG_CAPTURE_1_D			
Reset:	soft			
Address:	73D34h-73D37h			
Name:	DSB RMTIMEOUT REGISTER ADDRESS CAPTURE			
ShortName:	DSB_RMTIMEOUTREG_CAPTURE_2_D			
Reset:	soft			
This register captures the register on which the RMTIMEOUT error happened.				
DWord	Bit	Description		
0	31:0	DSB TIMEOUT REGISTER CAPTURE <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> Offset of the Register that caused RM TIMEOUT.	Access:	RO
Access:	RO			



DSB_STATUS

DSB_STATUS	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	70B24h-70B27h
Name:	DSB STATUS
ShortName:	DSB_STATUS_0_A
Reset:	soft
Address:	70C24h-70C27h
Name:	DSB STATUS
ShortName:	DSB_STATUS_1_A
Reset:	soft
Address:	70D24h-70D27h
Name:	DSB STATUS
ShortName:	DSB_STATUS_2_A
Reset:	soft
Address:	71B24h-71B27h
Name:	DSB STATUS
ShortName:	DSB_STATUS_0_B
Reset:	soft
Address:	71C24h-71C27h
Name:	DSB STATUS
ShortName:	DSB_STATUS_1_B
Reset:	soft
Address:	71D24h-71D27h
Name:	DSB STATUS
ShortName:	DSB_STATUS_2_B
Reset:	soft
Address:	72B24h-72B27h
Name:	DSB STATUS
ShortName:	DSB_STATUS_0_C
Reset:	soft
Address:	72C24h-72C27h
Name:	DSB STATUS
ShortName:	DSB_STATUS_1_C
Reset:	soft

DSB_STATUS					
Address:	72D24h-72D27h				
Name:	DSB STATUS				
ShortName:	DSB_STATUS_2_C				
Reset:	soft				
Address:	73B24h-73B27h				
Name:	DSB STATUS				
ShortName:	DSB_STATUS_0_D				
Reset:	soft				
Address:	73C24h-73C27h				
Name:	DSB STATUS				
ShortName:	DSB_STATUS_1_D				
Reset:	soft				
Address:	73D24h-73D27h				
Name:	DSB STATUS				
ShortName:	DSB_STATUS_2_D				
Reset:	soft				
DWord	Bit	Description			
0	31	SPARE_31 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">RO</td> </tr> </table> <p>This bit indicates the status for hp idle state.</p>	Access:	RO	
	Access:	RO			
	30	SPARE_30 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">RO</td> </tr> </table> <p>This bit indicates the status of the de wake state.</p>	Access:	RO	
	Access:	RO			
29:27	DSB_REQARB_SM_state <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">RO</td> </tr> </table> <p>Shows the DSB HP requests machine states. IDLE 3'b000 DSB0 3'b001 DSB1 3'b010 DSB2 3'b011</p>	Access:	RO		
Access:	RO				
26	SPARE_26 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">RO</td> </tr> </table> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <th style="text-align: center; background-color: #e6f2ff;">Description</th> </tr> <tr> <td>This bit indicates the live status of the safe window signal.</td> </tr> </table>	Access:	RO	Description	This bit indicates the live status of the safe window signal.
Access:	RO				
Description					
This bit indicates the live status of the safe window signal.					

DSB_STATUS				
25:23	<p>DSB_VTDFFAULT_ARB_SM_state</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>Shows the DSB VTD Fault arbitration machine states. IDLE_VTD_ERR 3'b000 DSB0_VTD_ERR 3'b001 DSB1_VTD_ERR 3'b010 DSB2_VTD_ERR 3'b011 PIPEDMC_VTD_ERR 3'b100</p>	Access:	RO	
Access:	RO			
22	<p>SPARE_22</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>Shows bit 2 of DSB_TLBTRANS_SM</p>	Access:	RO	
Access:	RO			
21:20	<p>DSB_TLBTRANS_SM_state</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>Shows the DSB TLB translation machine states. IDLE 2'b00 INPUT_FIFO_RD 2'b01 WAIT_FOT_VTD 2'b10 OUTPUT_FIFO_WRITE 2'b11</p>	Access:	RO	
Access:	RO			
19	<p>SPARE_19</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;">Description</td> </tr> </table> <p>This bit is set when DSB receives a safe window signal as 1 from dptunit. SW must write a 1 to clear this register bit.</p>	Access:	R/WC	Description
Access:	R/WC			
Description				
18:17	<p>DSB_POINTERS_SM_state</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>Shows the DSB Pointers increment state machine states. IDLE 2'b00 LOAD_HTP 2'b01 INCREMENT_ADDR 2'b10 HALT 2'b11</p>	Access:	RO	
Access:	RO			
16	<p>SPARE_16</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;">Description</td> </tr> </table> <p>This bit is set when DSB is still in non-IDLE state after delayed vblank. SW must write a 1 to clear this register bit.</p>	Access:	R/WC	Description
Access:	R/WC			
Description				

DSB_STATUS			
15:13	<p>DSB_MMIO_ARB_SM_state</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>Shows the DSB MMIO arbitor state machine states. MAIN_DMC 3'b000 PIPE_DMC 3'b001 DSB0 3'b010 DSB1 3'b011 DSB2 3'b100</p>	Access:	RO
Access:	RO		
12	<p>SPARE_12</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table>	Access:	RO
Access:	RO		
11:7	<p>DSB_MMIO_INST_SM_state</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>Shows the DSB MMIO Instructions state machine states. IDLE 5'b00000 MMIO_WR 5'b00001 WT_VBLANKS 5'b00010 WT_USEC 5'b00011 WT_LINES 5'b00100 WT_LINES_IN_RANGE 5'b00101 WT_LINES_OUT_OF_RANGE 5'b00110 GENERATE_INT 5'b00111 GENERATE_FRAME_START 5'b01000 WT_FOR_RMBUS_ACCESS 5'b01001 MMIO_INDEXED_WR 5'b01010 INDEXED_EVEN 5'b01011 WT_FOR_VALID_DATA 5'b01100 MMIO_POLL_RD 5'b01101 MMIO_POLL_RD_RECEIVED 5'b01110 WT_POLL_US 5'b01111 POLL_ERROR 5'b10000</p>	Access:	RO
Access:	RO		
6	<p>SPARE_6</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table>	Access:	RO
Access:	RO		
5:4	<p>DSB_reset_SM_state</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>Shows the DSB Reset state machine states. IDLE_RST 2'b00 STOP_REQ_WAIT_FOR_DATA 2'b01 START_SYNC_RESET 2'b10 DEASSERT_SYNC_RESET 2'b11</p>	Access:	RO
Access:	RO		

DSB_STATUS		
3	SPARE_3	
	Access:	RO
2:0	DSB_run_SM_state	
	Access:	RO
	<p>Shows the DMA Run state machine states.</p> <p>IDLE 3'b000</p> <p>DSB_CTRL_UPDATED 3'b001</p> <p>WT_FOR_VBLANK_SCANLINE_IN_RANGE 3'b010</p> <p>NOT_WT_FOR_VBLANK_SCANLINE_IN_RANGE 3'b011</p> <p>VBLANK_LINE_IN_RANGE_HAPPENED 3'b100</p> <p>DSB_RUN 3'b101</p>	

DSB_TAIL_PTR

DSB_TAIL_PTR	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	70B04h-70B07h
Name:	DSB Tail Pointer
ShortName:	DSB_TAIL_PTR_0_A
Reset:	soft
Address:	70C04h-70C07h
Name:	DSB Tail Pointer
ShortName:	DSB_TAIL_PTR_1_A
Reset:	soft
Address:	70D04h-70D07h
Name:	DSB Tail Pointer
ShortName:	DSB_TAIL_PTR_2_A
Reset:	soft
Address:	71B04h-71B07h
Name:	DSB Tail Pointer
ShortName:	DSB_TAIL_PTR_0_B
Reset:	soft
Address:	71C04h-71C07h
Name:	DSB Tail Pointer
ShortName:	DSB_TAIL_PTR_1_B
Reset:	soft
Address:	71D04h-71D07h
Name:	DSB Tail Pointer
ShortName:	DSB_TAIL_PTR_2_B
Reset:	soft
Address:	72B04h-72B07h
Name:	DSB Tail Pointer
ShortName:	DSB_TAIL_PTR_0_C
Reset:	soft
Address:	72C04h-72C07h
Name:	DSB Tail Pointer
ShortName:	DSB_TAIL_PTR_1_C
Reset:	soft

DSB_TAIL_PTR

Address: 72D04h-72D07h
 Name: DSB Tail Pointer
 ShortName: DSB_TAIL_PTR_2_C
 Reset: soft

Address: 73B04h-73B07h
 Name: DSB Tail Pointer
 ShortName: DSB_TAIL_PTR_0_D
 Reset: soft

Address: 73C04h-73C07h
 Name: DSB Tail Pointer
 ShortName: DSB_TAIL_PTR_1_D
 Reset: soft

Address: 73D04h-73D07h
 Name: DSB Tail Pointer
 ShortName: DSB_TAIL_PTR_2_D
 Reset: soft

DWord	Bit	Description				
0	31:6	<p>Tail Pointer</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This register defines the end address (i.e. tail pointer) of the Display State Buffer in memory. The address within this register is a graphics address. The act of writing to this register is the event that will activate the DSB engine (i.e. the DSB engine will start fetching the state buffer from memory) as long as the DSB is enabled</p> <p>Restriction :</p> <ol style="list-style-type: none"> 1. The address is cacheline aligned (HW enforced) 2. The address should be pointing to the cacheline after the last cacheline of the state buffer (i.e. Tail Pointer = Number of State Buffer cachelines + 1) 3. This address should be greater than the Head Pointer address 4. Software should not modify this register while the DSB engine is busy 	Access:	R/W		
Access:	R/W					
	5:0	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

DSC_PICTURE_PARAMETER_SET_0

DSC_PICTURE_PARAMETER_SET_0	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	78070h-78073h
Name:	DSC_PICTURE_PARAMETER_SET_0
ShortName:	DSC_PICTURE_PARAMETER_SET_0_DSC0_PA
Reset:	soft
Address:	78170h-78173h
Name:	DSC_PICTURE_PARAMETER_SET_0
ShortName:	DSC_PICTURE_PARAMETER_SET_0_DSC1_PA
Reset:	soft
Address:	78270h-78273h
Name:	DSC_PICTURE_PARAMETER_SET_0
ShortName:	DSC_PICTURE_PARAMETER_SET_0_DSC0_PB
Reset:	soft
Address:	78370h-78373h
Name:	DSC_PICTURE_PARAMETER_SET_0
ShortName:	DSC_PICTURE_PARAMETER_SET_0_DSC1_PB
Reset:	soft
Address:	78470h-78473h
Name:	DSC_PICTURE_PARAMETER_SET_0
ShortName:	DSC_PICTURE_PARAMETER_SET_0_DSC0_PC
Reset:	soft
Address:	78570h-78573h
Name:	DSC_PICTURE_PARAMETER_SET_0
ShortName:	DSC_PICTURE_PARAMETER_SET_0_DSC1_PC
Reset:	soft
Address:	78670h-78673h
Name:	DSC_PICTURE_PARAMETER_SET_0
ShortName:	DSC_PICTURE_PARAMETER_SET_0_DSC0_PD
Reset:	soft
Address:	78770h-78773h
Name:	DSC_PICTURE_PARAMETER_SET_0
ShortName:	DSC_PICTURE_PARAMETER_SET_0_DSC1_PD

DSC_PICTURE_PARAMETER_SET_0										
Reset: soft										
DWord	Bit	Description								
0	31	Allow DB Stall								
		Access: R/W								
		This field controls whether double buffer updates are allowed to be stalled for this instance of DSC.								
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Not Allowed</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Allowed</td> </tr> </tbody> </table>	Value	Name	0b	Not Allowed	1b	Allowed		
	Value	Name								
	0b	Not Allowed								
	1b	Allowed								
	30:26	Reserved								
		Access: RO								
		Format: MBZ								
	25:21	Reserved								
		Access: RO								
Format: MBZ										
20	alt_ich_select									
	Access: R/W									
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1b</td> <td>select alt ich</td> <td>This alternate ICH method can be used only when the subversion is not equal to '1'.</td> </tr> <tr> <td style="text-align: center;">0b</td> <td>deselect alt ich</td> <td>This ICH method is always used when the subversion is equal to '1'.</td> </tr> </tbody> </table>	Value	Name	Description	1b	select alt ich	This alternate ICH method can be used only when the subversion is not equal to '1'.	0b	deselect alt ich	This ICH method is always used when the subversion is equal to '1'.
	Value	Name	Description							
1b	select alt ich	This alternate ICH method can be used only when the subversion is not equal to '1'.								
0b	deselect alt ich	This ICH method is always used when the subversion is equal to '1'.								
19	vbr_enable									
	Access: R/W									
	Restriction : DSC variable bit rate mode is not supported.									
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>disable [Default]</td> <td>0 padding bits are stuffed at the end of a slice to ensure that the total number of bits within the slice is equal to the slice bit budget.</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable</td> <td>Bit stuffing is bypassed</td> </tr> </tbody> </table>	Value	Name	Description	0b	disable [Default]	0 padding bits are stuffed at the end of a slice to ensure that the total number of bits within the slice is equal to the slice bit budget.	1b	Enable	Bit stuffing is bypassed
Value	Name	Description								
0b	disable [Default]	0 padding bits are stuffed at the end of a slice to ensure that the total number of bits within the slice is equal to the slice bit budget.								
1b	Enable	Bit stuffing is bypassed								

DSC_PICTURE_PARAMETER_SET_0

18	enable_422										
	Access:	R/W									
	<p>This bit value shall be 0 if native_422 or native_420 is set to 1. DSC standard calls this mode as simple_422. This mode is currently not supported.</p>										
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>444 [Default]</td> <td>Input uses 4:4:4 sampling. Decoder does not drop samples to reconstruct a 4:2:2 picture</td> </tr> <tr> <td>1b</td> <td>422</td> <td>Input uses 4:2:2 sampling. Decoder drops samples to reconstruct a 4:2:2 picture.</td> </tr> </tbody> </table>	Value	Name	Description	0b	444 [Default]	Input uses 4:4:4 sampling. Decoder does not drop samples to reconstruct a 4:2:2 picture	1b	422	Input uses 4:2:2 sampling. Decoder drops samples to reconstruct a 4:2:2 picture.	
Value	Name	Description									
0b	444 [Default]	Input uses 4:4:4 sampling. Decoder does not drop samples to reconstruct a 4:2:2 picture									
1b	422	Input uses 4:2:2 sampling. Decoder drops samples to reconstruct a 4:2:2 picture.									
17	convert_rgb										
	Access:	R/W									
	Indicates whether DSC color space conversion is active.										
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>YCbCr</td> <td>Color space is YCbCr</td> </tr> <tr> <td>1b</td> <td>convert_rgb</td> <td>Encoder converts RGB to YCoCg-R, and decoder converts YCoCg-R to RGB.</td> </tr> </tbody> </table>	Value	Name	Description	0b	YCbCr	Color space is YCbCr	1b	convert_rgb	Encoder converts RGB to YCoCg-R, and decoder converts YCoCg-R to RGB.	
Value	Name	Description									
0b	YCbCr	Color space is YCbCr									
1b	convert_rgb	Encoder converts RGB to YCoCg-R, and decoder converts YCoCg-R to RGB.									
16	block_pred_enable										
	Access:	R/W									
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>disable</td> <td>BP is not used to code any groups within the picture</td> </tr> <tr> <td>1b</td> <td>enable</td> <td>Decoder must select between BP and MMAP</td> </tr> </tbody> </table>		Value	Name	Description	0b	disable	BP is not used to code any groups within the picture	1b	enable	Decoder must select between BP and MMAP
	Value	Name	Description								
0b	disable	BP is not used to code any groups within the picture									
1b	enable	Decoder must select between BP and MMAP									
15:12	linebuf_depth										
	Access:	R/W									
<p>Contains the line buffer bit depth used to generate the bitstream. If a components bit depth (after color space conversion) is greater than this value, the line storage rounds the reconstructed values to this number of bits.</p> <p>0x8 = 8 bits 0x9 = 9 bits 0xA = 10 bits 0xB = 11 bits 0xC = 12 bits 0xD = 13 bits All other encodings are RESERVED</p>											
11:8	bits_per_component										
	Access:	R/W									
<p>Indicates the number of bits per component for the original pixels of the encoded picture.</p> <p>0x8 = 8bpc 0xA = 10bpc 0xC = 12bpc All other encodings are RESERVED</p>											

DSC_PICTURE_PARAMETER_SET_0							
7:4	dsc_version_minor						
	Access: R/W						
	Description						
	Contains the minor version of DSC.						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0x1</td> <td>DSC 1.1 backward compatible [Default]</td> </tr> <tr> <td>0x2</td> <td>DSC 1.2</td> </tr> </tbody> </table>	Value	Name	0x1	DSC 1.1 backward compatible [Default]	0x2	DSC 1.2
	Value	Name					
0x1	DSC 1.1 backward compatible [Default]						
0x2	DSC 1.2						
3:0	dsc_version_major						
	Access: R/W						
	Contains the major version of DSC. 0x1 = Encoder implements DSC						

DSC_PICTURE_PARAMETER_SET_1

DSC_PICTURE_PARAMETER_SET_1	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	78074h-78077h
Name:	DSC_PICTURE_PARAMETER_SET_1
ShortName:	DSC_PICTURE_PARAMETER_SET_1_DSC0_PA
Reset:	soft
Address:	78174h-78177h
Name:	DSC_PICTURE_PARAMETER_SET_1
ShortName:	DSC_PICTURE_PARAMETER_SET_1_DSC1_PA
Reset:	soft
Address:	78274h-78277h
Name:	DSC_PICTURE_PARAMETER_SET_1
ShortName:	DSC_PICTURE_PARAMETER_SET_1_DSC0_PB
Reset:	soft
Address:	78374h-78377h
Name:	DSC_PICTURE_PARAMETER_SET_1
ShortName:	DSC_PICTURE_PARAMETER_SET_1_DSC1_PB
Reset:	soft
Address:	78474h-78477h
Name:	DSC_PICTURE_PARAMETER_SET_1
ShortName:	DSC_PICTURE_PARAMETER_SET_1_DSC0_PC
Reset:	soft
Address:	78574h-78577h
Name:	DSC_PICTURE_PARAMETER_SET_1
ShortName:	DSC_PICTURE_PARAMETER_SET_1_DSC1_PC
Reset:	soft
Address:	78674h-78677h
Name:	DSC_PICTURE_PARAMETER_SET_1
ShortName:	DSC_PICTURE_PARAMETER_SET_1_DSC0_PD
Reset:	soft
Address:	78774h-78777h
Name:	DSC_PICTURE_PARAMETER_SET_1
ShortName:	DSC_PICTURE_PARAMETER_SET_1_DSC1_PD

DSC_PICTURE_PARAMETER_SET_1		
Reset:		soft
DWord	Bit	Description
0	31:20	Reserved
		Access: RO
		Format: MBZ
	19:10	Reserved
		Access: RO
		Format: MBZ
	9:0	bits_per_pixel
		Access: R/W
	<p>Specifies the target bits/pixel (bpp) rate that is used by the encoder, in steps of 1 bit per pixel. Only values greater than or equal to 6.0 are allowed. If vbr_enable is cleared to 0, this value must be less than or equal to the sustained rate that would apply if MPP is always selected with QP = 0, which is a function of bits_per_component, convert_rgb, and rc_range_parameters[0]. If native_422 or native_420 is set to 1, this value shall be programmed to double the target bits per pixel rate.</p>	

DSC_PICTURE_PARAMETER_SET_2

DSC_PICTURE_PARAMETER_SET_2	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	78078h-7807Bh
Name:	DSC_PICTURE_PARAMETER_SET_2
ShortName:	DSC_PICTURE_PARAMETER_SET_2_DSC0_PA
Reset:	soft
Address:	78178h-7817Bh
Name:	DSC_PICTURE_PARAMETER_SET_2
ShortName:	DSC_PICTURE_PARAMETER_SET_2_DSC1_PA
Reset:	soft
Address:	78278h-7827Bh
Name:	DSC_PICTURE_PARAMETER_SET_2
ShortName:	DSC_PICTURE_PARAMETER_SET_2_DSC0_PB
Reset:	soft
Address:	78378h-7837Bh
Name:	DSC_PICTURE_PARAMETER_SET_2
ShortName:	DSC_PICTURE_PARAMETER_SET_2_DSC1_PB
Reset:	soft
Address:	78478h-7847Bh
Name:	DSC_PICTURE_PARAMETER_SET_2
ShortName:	DSC_PICTURE_PARAMETER_SET_2_DSC0_PC
Reset:	soft
Address:	78578h-7857Bh
Name:	DSC_PICTURE_PARAMETER_SET_2
ShortName:	DSC_PICTURE_PARAMETER_SET_2_DSC1_PC
Reset:	soft
Address:	78678h-7867Bh
Name:	DSC_PICTURE_PARAMETER_SET_2
ShortName:	DSC_PICTURE_PARAMETER_SET_2_DSC0_PD
Reset:	soft
Address:	78778h-7877Bh
Name:	DSC_PICTURE_PARAMETER_SET_2

DSC_PICTURE_PARAMETER_SET_2		
ShortName:		DSC_PICTURE_PARAMETER_SET_2_DSC1_PD
Reset:		soft
DWord	Bit	Description
0	31:16	pic_width
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>
Access:	Double Buffered	
Description		
Double buffer update will happen at the standard pipe double buffer point.		
On a single pipe if we are using 1 VDSC instance, picture_width of that VDSC instance = input frame picture_width.		
On a single pipe if we are using 2 VDSC instances, picture_width of each instance =input frame picture_width divided by 2.		
In the case a full frame is processed by2*N VDSC instancesfromN pipes, picture_width of each instance = input framepicture_width dividved by 2*N.		
	15:0	pic_height
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>
Access:	Double Buffered	
Description		
Double buffer update will happen at the standard pipe double buffer point.		
This field is always programmed to input frame picture height.		

DSC_PICTURE_PARAMETER_SET_3

DSC_PICTURE_PARAMETER_SET_3	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	7807Ch-7807Fh
Name:	DSC_PICTURE_PARAMETER_SET_3
ShortName:	DSC_PICTURE_PARAMETER_SET_3_DSC0_PA
Reset:	soft
Address:	7817Ch-7817Fh
Name:	DSC_PICTURE_PARAMETER_SET_3
ShortName:	DSC_PICTURE_PARAMETER_SET_3_DSC1_PA
Reset:	soft
Address:	7827Ch-7827Fh
Name:	DSC_PICTURE_PARAMETER_SET_3
ShortName:	DSC_PICTURE_PARAMETER_SET_3_DSC0_PB
Reset:	soft
Address:	7837Ch-7837Fh
Name:	DSC_PICTURE_PARAMETER_SET_3
ShortName:	DSC_PICTURE_PARAMETER_SET_3_DSC1_PB
Reset:	soft
Address:	7847Ch-7847Fh
Name:	DSC_PICTURE_PARAMETER_SET_3
ShortName:	DSC_PICTURE_PARAMETER_SET_3_DSC0_PC
Reset:	soft
Address:	7857Ch-7857Fh
Name:	DSC_PICTURE_PARAMETER_SET_3
ShortName:	DSC_PICTURE_PARAMETER_SET_3_DSC1_PC
Reset:	soft
Address:	7867Ch-7867Fh
Name:	DSC_PICTURE_PARAMETER_SET_3
ShortName:	DSC_PICTURE_PARAMETER_SET_3_DSC0_PD
Reset:	soft
Address:	7877Ch-7877Fh
Name:	DSC_PICTURE_PARAMETER_SET_3
ShortName:	DSC_PICTURE_PARAMETER_SET_3_DSC1_PD



DSC_PICTURE_PARAMETER_SET_3

Reset: soft

DWord	Bit	Description
0	31:16	slice_width Access: R/W This defines the width of the slice in number of pixels.
	15:0	slice_height Access: R/W This defines the height of the slice in number of pixels.

DSC_PICTURE_PARAMETER_SET_4

DSC_PICTURE_PARAMETER_SET_4	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	78080h-78083h
Name:	DSC_PICTURE_PARAMETER_SET_4
ShortName:	DSC_PICTURE_PARAMETER_SET_4_DSC0_PA
Reset:	soft
Address:	78180h-78183h
Name:	DSC_PICTURE_PARAMETER_SET_4
ShortName:	DSC_PICTURE_PARAMETER_SET_4_DSC1_PA
Reset:	soft
Address:	78280h-78283h
Name:	DSC_PICTURE_PARAMETER_SET_4
ShortName:	DSC_PICTURE_PARAMETER_SET_4_DSC0_PB
Reset:	soft
Address:	78380h-78383h
Name:	DSC_PICTURE_PARAMETER_SET_4
ShortName:	DSC_PICTURE_PARAMETER_SET_4_DSC1_PB
Reset:	soft
Address:	78480h-78483h
Name:	DSC_PICTURE_PARAMETER_SET_4
ShortName:	DSC_PICTURE_PARAMETER_SET_4_DSC0_PC
Reset:	soft
Address:	78580h-78583h
Name:	DSC_PICTURE_PARAMETER_SET_4
ShortName:	DSC_PICTURE_PARAMETER_SET_4_DSC1_PC
Reset:	soft
Address:	78680h-78683h
Name:	DSC_PICTURE_PARAMETER_SET_4
ShortName:	DSC_PICTURE_PARAMETER_SET_4_DSC0_PD
Reset:	soft
Address:	78780h-78783h
Name:	DSC_PICTURE_PARAMETER_SET_4
ShortName:	DSC_PICTURE_PARAMETER_SET_4_DSC1_PD



DSC_PICTURE_PARAMETER_SET_4		
Reset:		soft
DWord	Bit	Description
0	31:16	initial_dec_delay
		Access: R/W
	15:10	Reserved
		Access: RO
		Format: MBZ
	9:0	initial_xmit_delay
	Access: R/W	

DSC_PICTURE_PARAMETER_SET_5

DSC_PICTURE_PARAMETER_SET_5	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	78084h-78087h
Name:	DSC_PICTURE_PARAMETER_SET_5
ShortName:	DSC_PICTURE_PARAMETER_SET_5_DSC0_PA
Reset:	soft
Address:	78184h-78187h
Name:	DSC_PICTURE_PARAMETER_SET_5
ShortName:	DSC_PICTURE_PARAMETER_SET_5_DSC1_PA
Reset:	soft
Address:	78284h-78287h
Name:	DSC_PICTURE_PARAMETER_SET_5
ShortName:	DSC_PICTURE_PARAMETER_SET_5_DSC0_PB
Reset:	soft
Address:	78384h-78387h
Name:	DSC_PICTURE_PARAMETER_SET_5
ShortName:	DSC_PICTURE_PARAMETER_SET_5_DSC1_PB
Reset:	soft
Address:	78484h-78487h
Name:	DSC_PICTURE_PARAMETER_SET_5
ShortName:	DSC_PICTURE_PARAMETER_SET_5_DSC0_PC
Reset:	soft
Address:	78584h-78587h
Name:	DSC_PICTURE_PARAMETER_SET_5
ShortName:	DSC_PICTURE_PARAMETER_SET_5_DSC1_PC
Reset:	soft
Address:	78684h-78687h
Name:	DSC_PICTURE_PARAMETER_SET_5
ShortName:	DSC_PICTURE_PARAMETER_SET_5_DSC0_PD
Reset:	soft
Address:	78784h-78787h
Name:	DSC_PICTURE_PARAMETER_SET_5
ShortName:	DSC_PICTURE_PARAMETER_SET_5_DSC1_PD

DSC_PICTURE_PARAMETER_SET_5		
Reset:		soft
DWord	Bit	Description
0	31:28	Reserved
		Access: RO
	27:16	Format: MBZ
		scale_decrement_interval
	15:0	Access: R/W
		scale_increment_interval
		Access: R/W

DSC_PICTURE_PARAMETER_SET_6

DSC_PICTURE_PARAMETER_SET_6	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	78088h-7808Bh
Name:	DSC_PICTURE_PARAMETER_SET_6
ShortName:	DSC_PICTURE_PARAMETER_SET_6_DSC0_PA
Reset:	soft
Address:	78188h-7818Bh
Name:	DSC_PICTURE_PARAMETER_SET_6
ShortName:	DSC_PICTURE_PARAMETER_SET_6_DSC1_PA
Reset:	soft
Address:	78288h-7828Bh
Name:	DSC_PICTURE_PARAMETER_SET_6
ShortName:	DSC_PICTURE_PARAMETER_SET_6_DSC0_PB
Reset:	soft
Address:	78388h-7838Bh
Name:	DSC_PICTURE_PARAMETER_SET_6
ShortName:	DSC_PICTURE_PARAMETER_SET_6_DSC1_PB
Reset:	soft
Address:	78488h-7848Bh
Name:	DSC_PICTURE_PARAMETER_SET_6
ShortName:	DSC_PICTURE_PARAMETER_SET_6_DSC0_PC
Reset:	soft
Address:	78588h-7858Bh
Name:	DSC_PICTURE_PARAMETER_SET_6
ShortName:	DSC_PICTURE_PARAMETER_SET_6_DSC1_PC
Reset:	soft
Address:	78688h-7868Bh
Name:	DSC_PICTURE_PARAMETER_SET_6
ShortName:	DSC_PICTURE_PARAMETER_SET_6_DSC0_PD
Reset:	soft
Address:	78788h-7878Bh
Name:	DSC_PICTURE_PARAMETER_SET_6
ShortName:	DSC_PICTURE_PARAMETER_SET_6_DSC1_PD

DSC_PICTURE_PARAMETER_SET_6

Reset: soft

DWord	Bit	Description				
0	31:29	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
	Format:	MBZ				
	28:24	flatness_max_qp <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W		
	Access:	R/W				
	23:21	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
	Format:	MBZ				
	20:16	flatness_min_qp <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W		
	Access:	R/W				
15:13	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
12:8	first_line_bpg_offset <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					
7:6	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
5:0	initial_scale_value <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>Specifies the initial rcXformScale factor value used at the beginning of a slice. This is an unsigned field with three fractional bits.</p>	Access:	R/W			
Access:	R/W					

DSC_PICTURE_PARAMETER_SET_7

DSC_PICTURE_PARAMETER_SET_7	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	7808Ch-7808Fh
Name:	DSC_PICTURE_PARAMETER_SET_7
ShortName:	DSC_PICTURE_PARAMETER_SET_7_DSC0_PA
Reset:	soft
Address:	7818Ch-7818Fh
Name:	DSC_PICTURE_PARAMETER_SET_7
ShortName:	DSC_PICTURE_PARAMETER_SET_7_DSC1_PA
Reset:	soft
Address:	7828Ch-7828Fh
Name:	DSC_PICTURE_PARAMETER_SET_7
ShortName:	DSC_PICTURE_PARAMETER_SET_7_DSC0_PB
Reset:	soft
Address:	7838Ch-7838Fh
Name:	DSC_PICTURE_PARAMETER_SET_7
ShortName:	DSC_PICTURE_PARAMETER_SET_7_DSC1_PB
Reset:	soft
Address:	7848Ch-7848Fh
Name:	DSC_PICTURE_PARAMETER_SET_7
ShortName:	DSC_PICTURE_PARAMETER_SET_7_DSC0_PC
Reset:	soft
Address:	7858Ch-7858Fh
Name:	DSC_PICTURE_PARAMETER_SET_7
ShortName:	DSC_PICTURE_PARAMETER_SET_7_DSC1_PC
Reset:	soft
Address:	7868Ch-7868Fh
Name:	DSC_PICTURE_PARAMETER_SET_7
ShortName:	DSC_PICTURE_PARAMETER_SET_7_DSC0_PD
Reset:	soft
Address:	7878Ch-7878Fh
Name:	DSC_PICTURE_PARAMETER_SET_7
ShortName:	DSC_PICTURE_PARAMETER_SET_7_DSC1_PD

DSC_PICTURE_PARAMETER_SET_7				
Reset:		soft		
DWord	Bit	Description		
0	31:16	<p>nfl_bpg_offset</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> </table> <p>Specifies the number of bits (including fractional bits) that are deallocated for each group, for groups after the first line of a slice. This is an unsigned value with 11 fractional bits.</p>	Access:	R/W
	Access:	R/W		
15:0	<p>slice_bpg_offset</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> </table> <p>Specifies the number of bits (including fractional bits) that are deallocated for each group to enforce the slice constraint (i.e., the final buffer model fullness cannot exceed the initial transmission delay times bits per group), while allowing a programmable initial_offset. This is an unsigned value with 11 fractional bits.</p>	Access:	R/W	
Access:	R/W			

DSC_PICTURE_PARAMETER_SET_8

DSC_PICTURE_PARAMETER_SET_8	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	78090h-78093h
Name:	DSC_PICTURE_PARAMETER_SET_8
ShortName:	DSC_PICTURE_PARAMETER_SET_8_DSC0_PA
Reset:	soft
Address:	78190h-78193h
Name:	DSC_PICTURE_PARAMETER_SET_8
ShortName:	DSC_PICTURE_PARAMETER_SET_8_DSC1_PA
Reset:	soft
Address:	78290h-78293h
Name:	DSC_PICTURE_PARAMETER_SET_8
ShortName:	DSC_PICTURE_PARAMETER_SET_8_DSC0_PB
Reset:	soft
Address:	78390h-78393h
Name:	DSC_PICTURE_PARAMETER_SET_8
ShortName:	DSC_PICTURE_PARAMETER_SET_8_DSC1_PB
Reset:	soft
Address:	78490h-78493h
Name:	DSC_PICTURE_PARAMETER_SET_8
ShortName:	DSC_PICTURE_PARAMETER_SET_8_DSC0_PC
Reset:	soft
Address:	78590h-78593h
Name:	DSC_PICTURE_PARAMETER_SET_8
ShortName:	DSC_PICTURE_PARAMETER_SET_8_DSC1_PC
Reset:	soft
Address:	78690h-78693h
Name:	DSC_PICTURE_PARAMETER_SET_8
ShortName:	DSC_PICTURE_PARAMETER_SET_8_DSC0_PD
Reset:	soft
Address:	78790h-78793h
Name:	DSC_PICTURE_PARAMETER_SET_8
ShortName:	DSC_PICTURE_PARAMETER_SET_8_DSC1_PD



DSC_PICTURE_PARAMETER_SET_8

Reset: soft

DWord	Bit	Description
0	31:16	initial_offset Access: R/W
	15:0	final_offset Access: R/W

DSC_PICTURE_PARAMETER_SET_9

DSC_PICTURE_PARAMETER_SET_9	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	78094h-78097h
Name:	DSC_PICTURE_PARAMETER_SET_9
ShortName:	DSC_PICTURE_PARAMETER_SET_9_DSC0_PA
Reset:	soft
Address:	78194h-78197h
Name:	DSC_PICTURE_PARAMETER_SET_9
ShortName:	DSC_PICTURE_PARAMETER_SET_9_DSC1_PA
Reset:	soft
Address:	78294h-78297h
Name:	DSC_PICTURE_PARAMETER_SET_9
ShortName:	DSC_PICTURE_PARAMETER_SET_9_DSC0_PB
Reset:	soft
Address:	78394h-78397h
Name:	DSC_PICTURE_PARAMETER_SET_9
ShortName:	DSC_PICTURE_PARAMETER_SET_9_DSC1_PB
Reset:	soft
Address:	78494h-78497h
Name:	DSC_PICTURE_PARAMETER_SET_9
ShortName:	DSC_PICTURE_PARAMETER_SET_9_DSC0_PC
Reset:	soft
Address:	78594h-78597h
Name:	DSC_PICTURE_PARAMETER_SET_9
ShortName:	DSC_PICTURE_PARAMETER_SET_9_DSC1_PC
Reset:	soft
Address:	78694h-78697h
Name:	DSC_PICTURE_PARAMETER_SET_9
ShortName:	DSC_PICTURE_PARAMETER_SET_9_DSC0_PD
Reset:	soft
Address:	78794h-78797h
Name:	DSC_PICTURE_PARAMETER_SET_9
ShortName:	DSC_PICTURE_PARAMETER_SET_9_DSC1_PD

DSC_PICTURE_PARAMETER_SET_9		
Reset:		soft
DWord	Bit	Description
0	31:20	Reserved
		Access: RO
		Format: MBZ
	19:16	rc_edge_factor
		Access: R/W
	15:0	rc_model_Size
Access: R/W		

DSC_PICTURE_PARAMETER_SET_10

DSC_PICTURE_PARAMETER_SET_10	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	78098h-7809Bh
Name:	DSC_PICTURE_PARAMETER_SET_10
ShortName:	DSC_PICTURE_PARAMETER_SET_10_DSC0_PA
Reset:	soft
Address:	78198h-7819Bh
Name:	DSC_PICTURE_PARAMETER_SET_10
ShortName:	DSC_PICTURE_PARAMETER_SET_10_DSC1_PA
Reset:	soft
Address:	78298h-7829Bh
Name:	DSC_PICTURE_PARAMETER_SET_10
ShortName:	DSC_PICTURE_PARAMETER_SET_10_DSC0_PB
Reset:	soft
Address:	78398h-7839Bh
Name:	DSC_PICTURE_PARAMETER_SET_10
ShortName:	DSC_PICTURE_PARAMETER_SET_10_DSC1_PB
Reset:	soft
Address:	78498h-7849Bh
Name:	DSC_PICTURE_PARAMETER_SET_10
ShortName:	DSC_PICTURE_PARAMETER_SET_10_DSC0_PC
Reset:	soft
Address:	78598h-7859Bh
Name:	DSC_PICTURE_PARAMETER_SET_10
ShortName:	DSC_PICTURE_PARAMETER_SET_10_DSC1_PC
Reset:	soft
Address:	78698h-7869Bh
Name:	DSC_PICTURE_PARAMETER_SET_10
ShortName:	DSC_PICTURE_PARAMETER_SET_10_DSC0_PD
Reset:	soft
Address:	78798h-7879Bh
Name:	DSC_PICTURE_PARAMETER_SET_10
ShortName:	DSC_PICTURE_PARAMETER_SET_10_DSC1_PD

DSC_PICTURE_PARAMETER_SET_10		
Reset:		soft
DWord	Bit	Description
0	31:24	Reserved
		Access: RO
		Format: MBZ
	23:20	rc_tgt_offset_lo
		Access: R/W
	19:16	rc_tgt_offset_hi
		Access: R/W
	15:13	Reserved
		Access: RO
		Format: MBZ
	12:8	rc_quant_incr_limit1
		Access: R/W
	7:5	Reserved
		Access: RO
Format: MBZ		
4:0	rc_quant_incr_limit0	
	Access: R/W	

DSC_PICTURE_PARAMETER_SET_11

DSC_PICTURE_PARAMETER_SET_11	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	7809Ch-7809Fh
Name:	DSC_PICTURE_PARAMETER_SET_11
ShortName:	DSC_PICTURE_PARAMETER_SET_11_DSC0_PA
Reset:	soft
Address:	7819Ch-7819Fh
Name:	DSC_PICTURE_PARAMETER_SET_11
ShortName:	DSC_PICTURE_PARAMETER_SET_11_DSC1_PA
Reset:	soft
Address:	7829Ch-7829Fh
Name:	DSC_PICTURE_PARAMETER_SET_11
ShortName:	DSC_PICTURE_PARAMETER_SET_11_DSC0_PB
Reset:	soft
Address:	7839Ch-7839Fh
Name:	DSC_PICTURE_PARAMETER_SET_11
ShortName:	DSC_PICTURE_PARAMETER_SET_11_DSC1_PB
Reset:	soft
Address:	7849Ch-7849Fh
Name:	DSC_PICTURE_PARAMETER_SET_11
ShortName:	DSC_PICTURE_PARAMETER_SET_11_DSC0_PC
Reset:	soft
Address:	7859Ch-7859Fh
Name:	DSC_PICTURE_PARAMETER_SET_11
ShortName:	DSC_PICTURE_PARAMETER_SET_11_DSC1_PC
Reset:	soft
Address:	7869Ch-7869Fh
Name:	DSC_PICTURE_PARAMETER_SET_11
ShortName:	DSC_PICTURE_PARAMETER_SET_11_DSC0_PD
Reset:	soft
Address:	7879Ch-7879Fh
Name:	DSC_PICTURE_PARAMETER_SET_11
ShortName:	DSC_PICTURE_PARAMETER_SET_11_DSC1_PD



DSC_PICTURE_PARAMETER_SET_11

Reset: soft

DWord	Bit	Description
0	31:0	Reserved
		Access: RO
		Format: MBZ

DSC_PICTURE_PARAMETER_SET_12

DSC_PICTURE_PARAMETER_SET_12	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	780A0h-780A3h
Name:	DSC_PICTURE_PARAMETER_SET_12
ShortName:	DSC_PICTURE_PARAMETER_SET_12_DSC0_PA
Reset:	soft
Address:	781A0h-781A3h
Name:	DSC_PICTURE_PARAMETER_SET_12
ShortName:	DSC_PICTURE_PARAMETER_SET_12_DSC1_PA
Reset:	soft
Address:	782A0h-782A3h
Name:	DSC_PICTURE_PARAMETER_SET_12
ShortName:	DSC_PICTURE_PARAMETER_SET_12_DSC0_PB
Reset:	soft
Address:	783A0h-783A3h
Name:	DSC_PICTURE_PARAMETER_SET_12
ShortName:	DSC_PICTURE_PARAMETER_SET_12_DSC1_PB
Reset:	soft
Address:	784A0h-784A3h
Name:	DSC_PICTURE_PARAMETER_SET_12
ShortName:	DSC_PICTURE_PARAMETER_SET_12_DSC0_PC
Reset:	soft
Address:	785A0h-785A3h
Name:	DSC_PICTURE_PARAMETER_SET_12
ShortName:	DSC_PICTURE_PARAMETER_SET_12_DSC1_PC
Reset:	soft
Address:	786A0h-786A3h
Name:	DSC_PICTURE_PARAMETER_SET_12
ShortName:	DSC_PICTURE_PARAMETER_SET_12_DSC0_PD
Reset:	soft
Address:	787A0h-787A3h
Name:	DSC_PICTURE_PARAMETER_SET_12



DSC_PICTURE_PARAMETER_SET_12

ShortName: DSC_PICTURE_PARAMETER_SET_12_DSC1_PD

Reset: soft

DWord	Bit	Description
0	31:0	Reserved
		Access: RO
		Format: MBZ

DSC_PICTURE_PARAMETER_SET_13

DSC_PICTURE_PARAMETER_SET_13	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	780A4h-780A7h
Name:	DSC_PICTURE_PARAMETER_SET_13
ShortName:	DSC_PICTURE_PARAMETER_SET_13_DSC0_PA
Reset:	soft
Address:	781A4h-781A7h
Name:	DSC_PICTURE_PARAMETER_SET_13
ShortName:	DSC_PICTURE_PARAMETER_SET_13_DSC1_PA
Reset:	soft
Address:	782A4h-782A7h
Name:	DSC_PICTURE_PARAMETER_SET_13
ShortName:	DSC_PICTURE_PARAMETER_SET_13_DSC0_PB
Reset:	soft
Address:	783A4h-783A7h
Name:	DSC_PICTURE_PARAMETER_SET_13
ShortName:	DSC_PICTURE_PARAMETER_SET_13_DSC1_PB
Reset:	soft
Address:	784A4h-784A7h
Name:	DSC_PICTURE_PARAMETER_SET_13
ShortName:	DSC_PICTURE_PARAMETER_SET_13_DSC0_PC
Reset:	soft
Address:	785A4h-785A7h
Name:	DSC_PICTURE_PARAMETER_SET_13
ShortName:	DSC_PICTURE_PARAMETER_SET_13_DSC1_PC
Reset:	soft
Address:	786A4h-786A7h
Name:	DSC_PICTURE_PARAMETER_SET_13
ShortName:	DSC_PICTURE_PARAMETER_SET_13_DSC0_PD
Reset:	soft
Address:	787A4h-787A7h
Name:	DSC_PICTURE_PARAMETER_SET_13
ShortName:	DSC_PICTURE_PARAMETER_SET_13_DSC1_PD



DSC_PICTURE_PARAMETER_SET_13

Reset: soft

DWord	Bit	Description
0	31:0	Reserved
		Access: RO
		Format: MBZ

DSC_PICTURE_PARAMETER_SET_14

DSC_PICTURE_PARAMETER_SET_14	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	780A8h-780ABh
Name:	DSC_PICTURE_PARAMETER_SET_14
ShortName:	DSC_PICTURE_PARAMETER_SET_14_DSC0_PA
Reset:	soft
Address:	781A8h-781ABh
Name:	DSC_PICTURE_PARAMETER_SET_14
ShortName:	DSC_PICTURE_PARAMETER_SET_14_DSC1_PA
Reset:	soft
Address:	782A8h-782ABh
Name:	DSC_PICTURE_PARAMETER_SET_14
ShortName:	DSC_PICTURE_PARAMETER_SET_14_DSC0_PB
Reset:	soft
Address:	783A8h-783ABh
Name:	DSC_PICTURE_PARAMETER_SET_14
ShortName:	DSC_PICTURE_PARAMETER_SET_14_DSC1_PB
Reset:	soft
Address:	784A8h-784ABh
Name:	DSC_PICTURE_PARAMETER_SET_14
ShortName:	DSC_PICTURE_PARAMETER_SET_14_DSC0_PC
Reset:	soft
Address:	785A8h-785ABh
Name:	DSC_PICTURE_PARAMETER_SET_14
ShortName:	DSC_PICTURE_PARAMETER_SET_14_DSC1_PC
Reset:	soft
Address:	786A8h-786ABh
Name:	DSC_PICTURE_PARAMETER_SET_14
ShortName:	DSC_PICTURE_PARAMETER_SET_14_DSC0_PD
Reset:	soft
Address:	787A8h-787ABh
Name:	DSC_PICTURE_PARAMETER_SET_14
ShortName:	DSC_PICTURE_PARAMETER_SET_14_DSC1_PD



DSC_PICTURE_PARAMETER_SET_14

Reset: soft

DWord	Bit	Description
0	31:0	Reserved
		Access: RO
		Format: MBZ

DSC_PICTURE_PARAMETER_SET_15

DSC_PICTURE_PARAMETER_SET_15	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	780ACh-780AFh
Name:	DSC_PICTURE_PARAMETER_SET_15
ShortName:	DSC_PICTURE_PARAMETER_SET_15_DSC0_PA
Reset:	soft
Address:	781ACh-781AFh
Name:	DSC_PICTURE_PARAMETER_SET_15
ShortName:	DSC_PICTURE_PARAMETER_SET_15_DSC1_PA
Reset:	soft
Address:	782ACh-782AFh
Name:	DSC_PICTURE_PARAMETER_SET_15
ShortName:	DSC_PICTURE_PARAMETER_SET_15_DSC0_PB
Reset:	soft
Address:	783ACh-783AFh
Name:	DSC_PICTURE_PARAMETER_SET_15
ShortName:	DSC_PICTURE_PARAMETER_SET_15_DSC1_PB
Reset:	soft
Address:	784ACh-784AFh
Name:	DSC_PICTURE_PARAMETER_SET_15
ShortName:	DSC_PICTURE_PARAMETER_SET_15_DSC0_PC
Reset:	soft
Address:	785ACh-785AFh
Name:	DSC_PICTURE_PARAMETER_SET_15
ShortName:	DSC_PICTURE_PARAMETER_SET_15_DSC1_PC
Reset:	soft
Address:	786ACh-786AFh
Name:	DSC_PICTURE_PARAMETER_SET_15
ShortName:	DSC_PICTURE_PARAMETER_SET_15_DSC0_PD
Reset:	soft
Address:	787ACh-787AFh
Name:	DSC_PICTURE_PARAMETER_SET_15



DSC_PICTURE_PARAMETER_SET_15

ShortName: DSC_PICTURE_PARAMETER_SET_15_DSC1_PD
Reset: soft

DWord	Bit	Description
0	31:0	Reserved
		Access: RO
		Format: MBZ

DSC_PICTURE_PARAMETER_SET_16

DSC_PICTURE_PARAMETER_SET_16	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	780B0h-780B3h
Name:	DSC_PICTURE_PARAMETER_SET_16
ShortName:	DSC_PICTURE_PARAMETER_SET_16_DSC0_PA
Reset:	soft
Address:	781B0h-781B3h
Name:	DSC_PICTURE_PARAMETER_SET_16
ShortName:	DSC_PICTURE_PARAMETER_SET_16_DSC1_PA
Reset:	soft
Address:	782B0h-782B3h
Name:	DSC_PICTURE_PARAMETER_SET_16
ShortName:	DSC_PICTURE_PARAMETER_SET_16_DSC0_PB
Reset:	soft
Address:	783B0h-783B3h
Name:	DSC_PICTURE_PARAMETER_SET_16
ShortName:	DSC_PICTURE_PARAMETER_SET_16_DSC1_PB
Reset:	soft
Address:	784B0h-784B3h
Name:	DSC_PICTURE_PARAMETER_SET_16
ShortName:	DSC_PICTURE_PARAMETER_SET_16_DSC0_PC
Reset:	soft
Address:	785B0h-785B3h
Name:	DSC_PICTURE_PARAMETER_SET_16
ShortName:	DSC_PICTURE_PARAMETER_SET_16_DSC1_PC
Reset:	soft
Address:	786B0h-786B3h
Name:	DSC_PICTURE_PARAMETER_SET_16
ShortName:	DSC_PICTURE_PARAMETER_SET_16_DSC0_PD
Reset:	soft
Address:	787B0h-787B3h
Name:	DSC_PICTURE_PARAMETER_SET_16
ShortName:	DSC_PICTURE_PARAMETER_SET_16_DSC1_PD

DSC_PICTURE_PARAMETER_SET_16		
Reset:		soft
DWord	Bit	Description
0	31:20	slice_row_per_frame
		Access: Double Buffered
		Description
		<p>Double buffer update will happen at the standard pipe double buffer point.</p> <p>This is the field driver will program to indicate slice_row_per_frame for full frame. There is another field in DSC_PICTURE_PARAMETER_SET_1 to indicate slice_row_per_frame based onPSR2 SU region size.</p> <p>This field indicates number of slices stacked in the vertical direction.</p> <p>Example: Input to DSS unit: 3840x2160 to be compressed as 4 slices Input to each VDSC instance: 1920x2160 slice_per_line: 1 slice_row_per_frame: 2</p>
19	Reserved	
		Access: RO
		Format: MBZ
18:16		slice_per_line
		Access: R/W
Refer to the description under slice_row_per_frame.		
15:0		slice_chunk_size
		Access: R/W

DSC_RC_BUF_THRESH_0

DSC_RC_BUF_THRESH_0	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	64
Address:	78054h-7805Bh
Name:	DSC_RC_BUF_THRESH_0
ShortName:	DSC_RC_BUF_THRESH_0_DSC0_PA
Reset:	soft
Address:	78154h-7815Bh
Name:	DSC_RC_BUF_THRESH_0
ShortName:	DSC_RC_BUF_THRESH_0_DSC1_PA
Reset:	soft
Address:	78254h-7825Bh
Name:	DSC_RC_BUF_THRESH_0
ShortName:	DSC_RC_BUF_THRESH_0_DSC0_PB
Reset:	soft
Address:	78354h-7835Bh
Name:	DSC_RC_BUF_THRESH_0
ShortName:	DSC_RC_BUF_THRESH_0_DSC1_PB
Reset:	soft
Address:	78454h-7845Bh
Name:	DSC_RC_BUF_THRESH_0
ShortName:	DSC_RC_BUF_THRESH_0_DSC0_PC
Reset:	soft
Address:	78554h-7855Bh
Name:	DSC_RC_BUF_THRESH_0
ShortName:	DSC_RC_BUF_THRESH_0_DSC1_PC
Reset:	soft
Address:	78654h-7865Bh
Name:	DSC_RC_BUF_THRESH_0
ShortName:	DSC_RC_BUF_THRESH_0_DSC0_PD
Reset:	soft
Address:	78754h-7875Bh
Name:	DSC_RC_BUF_THRESH_0
ShortName:	DSC_RC_BUF_THRESH_0_DSC1_PD

DSC_RC_BUF_THRESH_0		
Reset:		soft
DWord	Bit	Description
0	31:24	rc_buf_thresh_3 Access: R/W
	23:16	rc_buf_thresh_2 Access: R/W
	15:8	rc_buf_thresh_1 Access: R/W
	7:0	rc_buf_thresh_0 Access: R/W
1	31:24	rc_buf_thresh_7 Access: R/W
	23:16	rc_buf_thresh_6 Access: R/W
	15:8	rc_buf_thresh_5 Access: R/W
	7:0	rc_buf_thresh_4 Access: R/W

DSC_RC_BUF_THRESH_1

DSC_RC_BUF_THRESH_1	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	64
Address:	7805Ch-78063h
Name:	DSC_RC_BUF_THRESH_1
ShortName:	DSC_RC_BUF_THRESH_1_DSC0_PA
Reset:	soft
Address:	7815Ch-78163h
Name:	DSC_RC_BUF_THRESH_1
ShortName:	DSC_RC_BUF_THRESH_1_DSC1_PA
Reset:	soft
Address:	7825Ch-78263h
Name:	DSC_RC_BUF_THRESH_1
ShortName:	DSC_RC_BUF_THRESH_1_DSC0_PB
Reset:	soft
Address:	7835Ch-78363h
Name:	DSC_RC_BUF_THRESH_1
ShortName:	DSC_RC_BUF_THRESH_1_DSC1_PB
Reset:	soft
Address:	7845Ch-78463h
Name:	DSC_RC_BUF_THRESH_1
ShortName:	DSC_RC_BUF_THRESH_1_DSC0_PC
Reset:	soft
Address:	7855Ch-78563h
Name:	DSC_RC_BUF_THRESH_1
ShortName:	DSC_RC_BUF_THRESH_1_DSC1_PC
Reset:	soft
Address:	7865Ch-78663h
Name:	DSC_RC_BUF_THRESH_1
ShortName:	DSC_RC_BUF_THRESH_1_DSC0_PD
Reset:	soft
Address:	7875Ch-78763h
Name:	DSC_RC_BUF_THRESH_1
ShortName:	DSC_RC_BUF_THRESH_1_DSC1_PD

DSC_RC_BUF_THRESH_1						
Reset:		soft				
DWord	Bit	Description				
0	31:24	rc_buf_thresh_11 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W		
	Access:	R/W				
	23:16	rc_buf_thresh_10 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W		
	Access:	R/W				
15:8	rc_buf_thresh_9 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					
7:0	rc_buf_thresh_8 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					
1	31:16	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
	Format:	MBZ				
15:8	rc_buf_thresh_13 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					
7:0	rc_buf_thresh_12 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					

DSC_RC_RANGE_PARAMETERS_0

DSC_RC_RANGE_PARAMETERS_0	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	64
Address:	78008h-7800Fh
Name:	DSC_RC_RANGE_PARAMETERS_0
ShortName:	DSC_RC_RANGE_PARAMETERS_0_DSC0_PA
Reset:	soft
Address:	78108h-7810Fh
Name:	DSC_RC_RANGE_PARAMETERS_0
ShortName:	DSC_RC_RANGE_PARAMETERS_0_DSC1_PA
Reset:	soft
Address:	78208h-7820Fh
Name:	DSC_RC_RANGE_PARAMETERS_0
ShortName:	DSC_RC_RANGE_PARAMETERS_0_DSC0_PB
Reset:	soft
Address:	78308h-7830Fh
Name:	DSC_RC_RANGE_PARAMETERS_0
ShortName:	DSC_RC_RANGE_PARAMETERS_0_DSC1_PB
Reset:	soft
Address:	78408h-7840Fh
Name:	DSC_RC_RANGE_PARAMETERS_0
ShortName:	DSC_RC_RANGE_PARAMETERS_0_DSC0_PC
Reset:	soft
Address:	78508h-7850Fh
Name:	DSC_RC_RANGE_PARAMETERS_0
ShortName:	DSC_RC_RANGE_PARAMETERS_0_DSC1_PC
Reset:	soft
Address:	78608h-7860Fh
Name:	DSC_RC_RANGE_PARAMETERS_0
ShortName:	DSC_RC_RANGE_PARAMETERS_0_DSC0_PD
Reset:	soft
Address:	78708h-7870Fh
Name:	DSC_RC_RANGE_PARAMETERS_0
ShortName:	DSC_RC_RANGE_PARAMETERS_0_DSC1_PD

DSC_RC_RANGE_PARAMETERS_0				
Reset:		soft		
DWord	Bit	Description		
0	31:26	rc_bpg_offset_1 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	25:21	rc_max_qp_1 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	20:16	rc_min_qp_1 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
15:10	rc_bpg_offset_0 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
9:5	rc_max_qp_0 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
4:0	rc_min_qp_0 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
1	31:26	rc_bpg_offset_3 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	25:21	rc_max_qp_3 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	20:16	rc_min_qp_3 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
15:10	rc_bpg_offset_2 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
9:5	rc_max_qp_2 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
4:0	rc_min_qp_2 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			

DSC_RC_RANGE_PARAMETERS_1

DSC_RC_RANGE_PARAMETERS_1	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	64
Address:	78010h-78017h
Name:	DSC_RC_RANGE_PARAMETERS_1
ShortName:	DSC_RC_RANGE_PARAMETERS_1_DSC0_PA
Reset:	soft
Address:	78110h-78117h
Name:	DSC_RC_RANGE_PARAMETERS_1
ShortName:	DSC_RC_RANGE_PARAMETERS_1_DSC1_PA
Reset:	soft
Address:	78210h-78217h
Name:	DSC_RC_RANGE_PARAMETERS_1
ShortName:	DSC_RC_RANGE_PARAMETERS_1_DSC0_PB
Reset:	soft
Address:	78310h-78317h
Name:	DSC_RC_RANGE_PARAMETERS_1
ShortName:	DSC_RC_RANGE_PARAMETERS_1_DSC1_PB
Reset:	soft
Address:	78410h-78417h
Name:	DSC_RC_RANGE_PARAMETERS_1
ShortName:	DSC_RC_RANGE_PARAMETERS_1_DSC0_PC
Reset:	soft
Address:	78510h-78517h
Name:	DSC_RC_RANGE_PARAMETERS_1
ShortName:	DSC_RC_RANGE_PARAMETERS_1_DSC1_PC
Reset:	soft
Address:	78610h-78617h
Name:	DSC_RC_RANGE_PARAMETERS_1
ShortName:	DSC_RC_RANGE_PARAMETERS_1_DSC0_PD
Reset:	soft
Address:	78710h-78717h
Name:	DSC_RC_RANGE_PARAMETERS_1
ShortName:	DSC_RC_RANGE_PARAMETERS_1_DSC1_PD

DSC_RC_RANGE_PARAMETERS_1

Reset: soft

DWord	Bit	Description		
0	31:26	rc_bpg_offset_5 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	25:21	rc_max_qp_5 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	20:16	rc_min_qp_5 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
15:10	rc_bpg_offset_4 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
9:5	rc_max_qp_4 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
4:0	rc_min_qp_4 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
1	31:26	rc_bpg_offset_7 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	25:21	rc_max_qp_7 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	20:16	rc_min_qp_7 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
15:10	rc_bpg_offset_6 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
9:5	rc_max_qp_6 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
4:0	rc_min_qp_6 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			

DSC_RC_RANGE_PARAMETERS_2

DSC_RC_RANGE_PARAMETERS_2	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	64
Address:	78018h-7801Fh
Name:	DSC_RC_RANGE_PARAMETERS_2
ShortName:	DSC_RC_RANGE_PARAMETERS_2_DSC0_PA
Reset:	soft
Address:	78118h-7811Fh
Name:	DSC_RC_RANGE_PARAMETERS_2
ShortName:	DSC_RC_RANGE_PARAMETERS_2_DSC1_PA
Reset:	soft
Address:	78218h-7821Fh
Name:	DSC_RC_RANGE_PARAMETERS_2
ShortName:	DSC_RC_RANGE_PARAMETERS_2_DSC0_PB
Reset:	soft
Address:	78318h-7831Fh
Name:	DSC_RC_RANGE_PARAMETERS_2
ShortName:	DSC_RC_RANGE_PARAMETERS_2_DSC1_PB
Reset:	soft
Address:	78418h-7841Fh
Name:	DSC_RC_RANGE_PARAMETERS_2
ShortName:	DSC_RC_RANGE_PARAMETERS_2_DSC0_PC
Reset:	soft
Address:	78518h-7851Fh
Name:	DSC_RC_RANGE_PARAMETERS_2
ShortName:	DSC_RC_RANGE_PARAMETERS_2_DSC1_PC
Reset:	soft
Address:	78618h-7861Fh
Name:	DSC_RC_RANGE_PARAMETERS_2
ShortName:	DSC_RC_RANGE_PARAMETERS_2_DSC0_PD
Reset:	soft
Address:	78718h-7871Fh
Name:	DSC_RC_RANGE_PARAMETERS_2
ShortName:	DSC_RC_RANGE_PARAMETERS_2_DSC1_PD

DSC_RC_RANGE_PARAMETERS_2

Reset: soft

DWord	Bit	Description		
0	31:26	rc_bpg_offset_9 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	25:21	rc_max_qp_9 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	20:16	rc_min_qp_9 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
15:10	rc_bpg_offset_8 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
9:5	rc_max_qp_8 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
4:0	rc_min_qp_8 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
1	31:26	rc_bpg_offset_11 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	25:21	rc_max_qp_11 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	20:16	rc_min_qp_11 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
15:10	rc_bpg_offset_10 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
9:5	rc_max_qp_10 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
4:0	rc_min_qp_10 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%; text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			

DSC_RC_RANGE_PARAMETERS_3

DSC_RC_RANGE_PARAMETERS_3	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	64
Address:	78020h-78027h
Name:	DSC_RC_RANGE_PARAMETERS_3
ShortName:	DSC_RC_RANGE_PARAMETERS_3_DSC0_PA
Reset:	soft
Address:	78120h-78127h
Name:	DSC_RC_RANGE_PARAMETERS_3
ShortName:	DSC_RC_RANGE_PARAMETERS_3_DSC1_PA
Reset:	soft
Address:	78220h-78227h
Name:	DSC_RC_RANGE_PARAMETERS_3
ShortName:	DSC_RC_RANGE_PARAMETERS_3_DSC0_PB
Reset:	soft
Address:	78320h-78327h
Name:	DSC_RC_RANGE_PARAMETERS_3
ShortName:	DSC_RC_RANGE_PARAMETERS_3_DSC1_PB
Reset:	soft
Address:	78420h-78427h
Name:	DSC_RC_RANGE_PARAMETERS_3
ShortName:	DSC_RC_RANGE_PARAMETERS_3_DSC0_PC
Reset:	soft
Address:	78520h-78527h
Name:	DSC_RC_RANGE_PARAMETERS_3
ShortName:	DSC_RC_RANGE_PARAMETERS_3_DSC1_PC
Reset:	soft
Address:	78620h-78627h
Name:	DSC_RC_RANGE_PARAMETERS_3
ShortName:	DSC_RC_RANGE_PARAMETERS_3_DSC0_PD
Reset:	soft
Address:	78720h-78727h
Name:	DSC_RC_RANGE_PARAMETERS_3
ShortName:	DSC_RC_RANGE_PARAMETERS_3_DSC1_PD

DSC_RC_RANGE_PARAMETERS_3

Reset: soft

DWord	Bit	Description				
0	31:26	rc_bpg_offset_13 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W		
	Access:	R/W				
	25:21	rc_max_qp_13 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W		
	Access:	R/W				
	20:16	rc_min_qp_13 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W		
	Access:	R/W				
15:10	rc_bpg_offset_12 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					
9:5	rc_max_qp_12 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					
4:0	rc_min_qp_12 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					
1	31:16	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
	Format:	MBZ				
	15:10	rc_bpg_offset_14 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W		
Access:	R/W					
9:5	rc_max_qp_14 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					
4:0	rc_min_qp_14 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W			
Access:	R/W					

DSI_CALIB_TO

DSI_CALIB_TO						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	6B050h-6B053h					
Name:	DSI 0 Calibration Timeout					
ShortName:	DSI_CALIB_TO_0					
Reset:	soft					
Address:	6B850h-6B853h					
Name:	DSI 1 Calibration Timeout					
ShortName:	DSI_CALIB_TO_1					
Reset:	soft					
<p>This register specifies the amount of time that the Host will drive the Link with the HS calibration sequence. The values are specified in Byte clocks and the values specified should be zero based (i.e. value of 1 = 2 Byte clocks, value of 2 = 3 Byte clocks, etc)</p>						
<p>Restriction : The timeout values should be greater than zero if the respective calibration type is enabled.</p>						
DWord	Bit	Description				
0	31:20	<p>Periodic Calibration Timeout</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="text-align: center;">07Fh</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>This field represents the amount of time that the Host will give to transmitting the HS calibration sequence for Periodic Calibrations. The transcoder will ignore this field if Periodic Calibration is not enabled within the TRANS_DSI_FUNC_CONF register. The default value will be set to 128 Byte clocks</p> <p>Restriction :</p> <p>When periodic calibration is enabled in Video Mode, the Horizontal size between synchronous packets must be great enough to support the HS calibration burst without the loss of synchronous packets. Software will need to ensure that the following equation is met to prevent synchronization packet loss:</p> $\text{Periodic Calib Duration} < (\text{H. Size} * \text{Bits per Pixel}) / (\text{Link Width} * 8) 16*N$ <p>Notes:</p> <ol style="list-style-type: none"> 1. The "H. Size" term is dependent on the mode of operation (i.e. Sync Pulse or Sync Event). In Sync Pulse, H. Size = H. Sync Start + (H. Total H. Sync End). In Sync Event, H. Size = H. Total. 2. HS bursts and calibrations cannot be concatenated together on Data Lanes which means the Data Lanes have to enter the LP state on either end of the calibration. The 16*N term within the equation is used to account for the HS to HS latency of transitioning the Data Lanes on either end of the calibration. The variable N is the number of Byte clocks within an Escape clock (N = ceiling(((8X Frequency (in MHz) / 20 MHz) / 8)) 	Default Value:	07Fh	Access:	R/W
Default Value:	07Fh					
Access:	R/W					

DSI_CALIB_TO					
19:16	Reserved				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
15:0	Initial Calibration Timeout				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0FFFh</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0FFFh	Access:	R/W
	Default Value:	0FFFh			
Access:	R/W				
<p>This field represents the amount of time the Host will give to transmitting the HS calibration sequence for the Initial Calibration, if enabled.</p> <p>The transcoder will ignore this field if Calibration is not enabled within the TRANS_DSI_FUNC_CONF register.</p> <p>The default value will be set to 4096 Byte clocks</p>					

DSI_CLK_TIMING_PARAM

DSI_CLK_TIMING_PARAM						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	6B080h-6B083h					
Name:	DSI 0 Clock Lane Timing Parameter					
ShortName:	DSI_CLK_TIMING_PARAM_0					
Reset:	soft					
Address:	6B880h-6B883h					
Name:	DSI 1 Clock Lane Timing Parameter					
ShortName:	DSI_CLK_TIMING_PARAM_1					
Reset:	soft					
<p>This register specifies the D-PHY timing parameters for the Clock Lane, if SW is overriding the HW defaults. This register is located within the Core Display and is used by the DSI Controller to calculate Link transition latencies of the Clock Lane. There is an identical register (DPHY_CLK_TIMING_PARAM) located within the combo-PHY that actually applies the overrides to the D-PHY Clock Lane. Both registers should be programmed by Software if an override needs to be applied to the Clock Lane within the D-PHY.</p> <p>Since this register is being used to calculate the Link transition latencies of the Clock Lane, but does not actually affect the transition times within the D-PHY, this register can be used to add guardbands to the DSI Controller's transition latency calculations.</p> <p>The lower 12 bits of the offset address for this register should correspond to the lower offset address of its sister D-PHY register within the combo-PHY.</p> <p>All fields are defined in number of Escape clocks.</p>						
Restriction						
<p>Overall restriction is that the timing parameters must be non-zero if SW is overriding the HW timing parameters.</p> <p>The programming of this register must be equal to or greater than the programming of it's sister register that lives within the combo-PHY (DPHY_CLK_TIMING_PARAM).</p>						
DWord	Bit	Description				
0	31	CLK_PREPARE Override				
		Access: R/W				
		This field controls the override of the CLK-PREPARE timing parameter.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>HW maintains [Default]</td> </tr> <tr> <td>1b</td> <td>SW overrides</td> </tr> </tbody> </table>	Value	Name	0b	HW maintains [Default]
Value	Name					
0b	HW maintains [Default]					
1b	SW overrides					
30:28		CLK_PREPARE				
		Access: R/W				
		This parameter defines the time that the Host drives the Clock Lane with the LP-00 Lane state (the Bridge state) immediately before the HS-0 Line state.				

DSI_CLK_TIMING_PARAM

This field represents a hexadecimal value with a precision of 1.2 i.e. the most significant bit is the integer and the least significant 2 bits are fraction bits. So, the field can represent a range of 0.25 to 1.75 (12.5ns to 87.5ns assuming an Escape clock with a 20MHz frequency)
 HW maintains this timing parameter at 1 Escape clock (minimum 50ns)

Value	Name
001b	0.25 Escape clocks
010b	0.50 Escape clocks
011b	0.75 Escape clocks
100b	1.00 Escape clocks
101b	1.25 Escape clocks
110b	1.50 Escape clocks
111b	1.75 Escape clocks
Others	Reserved

Programming Notes

Caution: The MIPI D-PHY specification has a maximum of 95ns for this parameter.

27	<p>CLK_ZERO Override</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>This field controls the override of the CLK-ZERO timing parameter</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>HW Maintains</td> </tr> <tr> <td style="text-align: center;">1</td> <td>SW overrides</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0	HW Maintains	1	SW overrides
Access:	R/W								
Value	Name								
0	HW Maintains								
1	SW overrides								
26:24	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
23:20	<p>CLK_ZERO</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>This parameter defines the time that the Host drives the HS-0 Lane state on the Clock Lane. HW maintains this parameter at 5 Escape clocks (minimum 250ns)</p>	Access:	R/W						
Access:	R/W								
19	<p>CLK_PRE Override</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>This field controls the override of the CLK-PRE timing parameter.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>HW Maintains</td> </tr> <tr> <td style="text-align: center;">1</td> <td>SW overrides</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0	HW Maintains	1	SW overrides
Access:	R/W								
Value	Name								
0	HW Maintains								
1	SW overrides								

DSI_CLK_TIMING_PARAM

	18	Reserved						
		Access: RO						
		Format: MBZ						
	17:16	CLK_PRE						
		Access: R/W						
	<p>This parameter defines the time that the HS clock shall be driven by the Host prior to any Data Lane beginning its transition from the LP state to the HS state.</p> <p>HW maintains this parameter at 8 UI (1 Byte clock). This field will override the parameter with a value measured in Escape clocks which will be much greater than 8 UI.</p>							
	15	CLK_POST Override						
		Access: R/W						
	<p>This field controls the override of the CLK-POST timing parameter</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>HW Maintains</td> </tr> <tr> <td style="text-align: center;">1</td> <td>SW overrides</td> </tr> </tbody> </table>		Value	Name	0	HW Maintains	1	SW overrides
	Value	Name						
0	HW Maintains							
1	SW overrides							
14:11	Reserved							
	Access: RO							
	Format: MBZ							
10:8	CLK_POST							
	Access: R/W							
<p>This parameter defines the time the Host continues to transmit the HS clock after the last Data Lane has transitioned to the LP state.</p> <p>HW maintains this parameter at 1.25 Escape clocks plus 7 Byte clocks (minimum 62.5ns + 56 UI)</p>								
7	CLK_TRAIL Override							
	Access: R/W							
<p>This field controls the override of the CLK-TRAIL timing parameter</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>HW Maintains</td> </tr> <tr> <td style="text-align: center;">1</td> <td>SW overrides</td> </tr> </tbody> </table>		Value	Name	0	HW Maintains	1	SW overrides	
Value	Name							
0	HW Maintains							
1	SW overrides							
6:3	Reserved							
	Access: RO							
	Format: MBZ							
2:0	CLK_TRAIL							
	Access: R/W							
<p>This parameter defines the time that the Host drives the HS-0 Lane state on the Clock Lane after the CLK-POST time has been achieved.</p> <p>HW maintains this parameter at 1.25 Escape clocks (minimum 62.5ns)</p>								



DSI_CMD_FRMCTL

DSI_CMD_FRMCTL										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Address:	6B034h-6B037h									
Name:	DSI Transcoder 0 Command Mode Frame Control									
ShortName:	DSI_CMD_FRMCTL_0									
Reset:	soft									
Address:	6B834h-6B837h									
Name:	DSI Transcoder 1 Command Mode Frame Control									
ShortName:	DSI_CMD_FRMCTL_1									
Reset:	soft									
<p>This register is used to control initiating frame updates to the Peripheral in Command Mode The fields within this register are only observed by the DSI transcoder when it is in the Command Mode of operation</p>										
DWord	Bit	Description								
0	31	Frame Update Request <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> <p>This bit controls when the transcoder will start the next frame when it is in Command Mode. The transcoder will act on this bit only when it is in the Command Mode and the Transcoder is enabled (TRANS_CONF). Software can write to this bit, but Hardware will be responsible for clearing it.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>No frame request present</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Frame request present</td> </tr> </tbody> </table>	Access:	R/W Set	Value	Name	0b	No frame request present	1b	Frame request present
	Access:	R/W Set								
Value	Name									
0b	No frame request present									
1b	Frame request present									
30	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO									
Format:	MBZ									

DSI_CMD_FRMCTL

29 **Periodic Frame Update Enable**

Access:	R/W
---------	-----

When the Intel graphics driver is not present (e.g. the driver is uninstalled, the OS basic driver is present, or pre-boot time) there will be no frame update requests to the DSI transcoder through the Frame Update Request of this register. Therefore, this field will enable a mechanism that will initiate periodic frame update requests when TE events are received from the Panel.

When enabling this feature, the expectation will be that SW has configured the Panel to send TE events to the Host (i.e. set_tear_on, etc.). HW will do the following when this bit is set:

1. It will override the TE Source bit of the TRANS_DSI_FUNC_CONF register to the GPIO setting. The DSI transcoder HW does not have a mechanism to automatically send Bus Turn-Arounds to the Panel to receive in-band TE events
2. It will override the Mode of Operation of the TRANS_DSI_FUNC_CONF register to a non-gating Command Mode of operation

Value	Name
0b	Periodic Frame Update disabled
1b	Periodic Frame Update Enabled

Programming Notes

Note that when the Takeover MIPI DBI bit is set within the MSG_MEDE_KVMR_SPR_CTL register then HW will do the following if the DSI transcoder is operating in a Command Mode (i.e. DBI):

1. It will enable the Periodic Frame Update mode of operation
2. It will override the TE Source bit of the TRANS_DSI_FUNC_CONF register to the GPIO setting
3. It will override the Mode of Operation of the TRANS_DSI_FUNC_CONF register to a non-gating Command Mode of operation

If the DSI transcoder is not operating in a DBI mode, then the transcoder will ignore the Takeover MIPI DBI bit.

28 **Null Packet Enable**

Access:	R/W
---------	-----

This bit controls whether Null Packets will be transmitted between Pixel Packets in Command Mode operation.

If a Pixel Packet ends and the next Pixel Packet is within the transcoders pipeline but not visible to the HS arbiter, then the transcoder will begin transmitting Null Packet bursts to keep the Link in the HS state.

If the current Pixel Packet ends and the next Pixel Packet is not within the transcoders pipeline, then the transcoder will allow the Link to enter the LP state.

This field is ignored when the transcoder is operating in Video Mode.

Value	Name
0b	Null packet injection disabled
1b	Null packet injection enabled

DSI_CMD_FRMCTL

27

Single Panel Update

Access:	R/W
---------	-----

This is an attribute applied to the Frame Update Request bit.
 When this transcoder is synchronized to another transcoder in Dual Link Dual Pipe Sync mode (i.e. both Port Sync Mode Enable and Dual Pipe Sync Enable are set), then this bit controls whether this transcoder waits for the other port to receive its Frame Update Request and TE event (i.e. both Panels are going to receive a frame), or whether this transcoder just waits for the other transcoders TE event (i.e. just this Panel is going to receive a frame)

Value	Name
0b	Dual Panel update
1b	Single Panel update

Programming Notes

1. HW only acts on this bit if the Port Sync Mode Enable is set for this transcoder. If the transcoders Port Sync Enable is not set, then a Frame Update Request is implicitly a single Panel update. The difference is that a non-synchronized transcoder will not wait for TE events from another port.
2. If this bit is set and the Port Sync Enable bit is set, then it is the responsibility of SW to ensure that the Panel for the other transcoder is generating TE events
3. Setting this bit should be mutually exclusive with the other Frame Update Request attributes Accumulate Frame Update Request and Forward Frame Update Request

DSI_CMD_FRMCTL

26

Accumulate Frame Update Requests

Access:	R/W Set
---------	---------

This is an attribute applied to the Frame Update Request bit.
 This bit will control whether two synchronized transcoders in a Dual Link - Dual Pipe mode of operation will synchronize the Frame Update Requests to each transcoder (i.e. the Frame Start to the two Pipes will be sent out from each transcoder at the same time)
 HW will clear this bit when the V. Blank for this transcoder is observed

Value	Name
0b	No Accumulation
1b	Accumulate

Programming Notes

1. HW only acts on this attribute if:
 - a. The Port Sync Enable is set for both transcoders
 - b. The transcoders are in a Dual Link Dual Pipe sync mode
2. For Dual Link Single Pipe sync mode (i.e. Port Sync Enable is set and both transcoders are bound to the same Pipe), only DSI 0 sends a Frame Start
3. If SW is going to use this attribute, it must use it one of two ways:
 - a. The attribute must be set to the same value for both Frame Update Requests
 - b. The attribute must be set to a 1 for the first Frame Update Request and a 0 for the second Frame Update Request
4. HW will not start looking for TE events (if TE gating is enabled) until both Frame Update Requests have been received.
5. Setting this bit should be mutually exclusive with the other Frame Update Request attributes Single Panel Update and Forward Frame Update Request

25

Forward Frame Update Request

Access:	R/W
---------	-----

This is an attribute applied to the Frame Update Request bit.
 This bit will control whether the transcoder forwards the Frame Update Request received by this transcoder to a synchronized transcoder

Value	Name
0b	Request not forwarded
1b	Request forwarded

Programming Notes

1. HW ignores this bit if the Port Sync Enable bit for the transcoders are not set
2. HW will automatically override the setting of this bit for DSI0 when in Dual Link Single Pipe (DLSP) mode. In DLSP, HW ignores any Frame Update Requests made to DSI1 and automatically forwards DSI0 Frame Update Requests to DSI1.

DSI_CMD_FRMCTL					
	<p>3. Setting this bit should be mutually exclusive with the other Frame Update Request attributes Accumulate Frame Update Request and Single Panel Update</p>				
24:2	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
1	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
0	<p>Frame in Progress</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This bit reflects whether the DSI transcoder is currently processing/sending a frame to the Peripheral.</p>	Access:	RO		
Access:	RO				

DSI_CMD_RXCTL

DSI_CMD_RXCTL									
Register Space:	MMIO: 0/2/0								
Access:	R/W								
Size (in bits):	32								
Address:	6B0D4h-6B0D7h								
Name:	DSI Transcoder 0 Command Receive Control								
ShortName:	DSI_CMD_RXCTL_0								
Reset:	soft								
Address:	6B8D4h-6B8D7h								
Name:	DSI Transcoder 1 Command Receive Control								
ShortName:	DSI_CMD_RXCTL_1								
Reset:	soft								
This register controls how received DSI packets from the Peripheral are handled.									
DWord	Bit	Description							
0	31:17	Reserved							
		Access:	RO						
		Format:	MBZ						
	16	16	Read Unloads DW						
			Access:	R/W					
		<p>This bit controls whether the DSI_RXDATA register read unloads the DW from the transcoders receive queue.</p> <p>If DSI_RXDATA reads do not unload the transcoders receive queue, then the transcoder will continue to return the DW of data at the head of the queue. Otherwise, every read to the DSI_RXDATA will return a new DW of data.</p>							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>DSI_RXDATA reads do not unload DW</td> </tr> <tr> <td>1b</td> <td>DSI_RXDATA reads unload DW</td> </tr> </tbody> </table>		Value	Name	0b	DSI_RXDATA reads do not unload DW	1b	DSI_RXDATA reads unload DW
		Value	Name						
		0b	DSI_RXDATA reads do not unload DW						
	1b	DSI_RXDATA reads unload DW							
15	15	Received Unassigned Trigger							
		Access:	R/WC						
	<p>The unassigned trigger (10100000 [lsb on the left to the msb on the right]) has been received.</p>								
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Trigger message not received</td> </tr> <tr> <td>1b</td> <td>Trigger message received</td> </tr> </tbody> </table>		Value	Name	0b	Trigger message not received	1b	Trigger message received	
	Value	Name							
0b	Trigger message not received								
1b	Trigger message received								

DSI_CMD_RXCTL

14	<p>Received Acknowledge Trigger</p> <p>Access: R/WC</p> <p>The Acknowledge trigger message (00100001 [lsb to msb]) has been received.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Trigger message not received</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Trigger message received</td> </tr> </tbody> </table>	Value	Name	0b	Trigger message not received	1b	Trigger message received
Value	Name						
0b	Trigger message not received						
1b	Trigger message received						
13	<p>Received Tear Effect Trigger</p> <p>Access: R/WC</p> <p>The Tear Effect (TE) trigger message (01011101 [lsb to msb]) has been received.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Trigger message not received</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Trigger message received</td> </tr> </tbody> </table>	Value	Name	0b	Trigger message not received	1b	Trigger message received
Value	Name						
0b	Trigger message not received						
1b	Trigger message received						
12	<p>Received Reset Trigger</p> <p>Access: R/WC</p> <p>The Reset trigger message (01100010 [lsb to msb]) has been received. The Peripheral is not expected to send this trigger message to the Host, but even if it does, the hardware does not take any action on this message</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Trigger message not received</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Trigger message received</td> </tr> </tbody> </table>	Value	Name	0b	Trigger message not received	1b	Trigger message received
Value	Name						
0b	Trigger message not received						
1b	Trigger message received						
11	<p>Received Payload was Lost</p> <p>Access: R/WC</p> <p>This bit indicates if the DSI transcoder had to drop one or more of the payload bytes from a response packet being received from the Peripheral. Software should check that the "Maximum Return Packet Size" programming is set correctly within the Peripheral</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>No payload bytes dropped</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Payload bytes dropped</td> </tr> </tbody> </table>	Value	Name	0b	No payload bytes dropped	1b	Payload bytes dropped
Value	Name						
0b	No payload bytes dropped						
1b	Payload bytes dropped						

DSI_CMD_RXCTL

10	Received CRC was Lost	Access:	R/WC	<p>When set, the DSI transcoder had to drop one or more of the CRC bytes from a response packet being received from the Peripheral.</p> <p>If the "Received Payload was Lost" bit is set, then this bit will most likely also be set.</p> <p>It is not imperative that the CRC is captured within the queue (it's loaded opportunistically), so this is not an error but only a heads up that it may not be present.</p> <p>If Software wishes the CRC to always be present within the Payload Receive queue, then it should adjust the "Maximum Return Packet Size" programming within the Peripheral to account for the CRC</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>No CRC bytes dropped</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>CRC bytes dropped</td> </tr> </tbody> </table>	Value	Name	0b	No CRC bytes dropped	1b	CRC bytes dropped
Value	Name									
0b	No CRC bytes dropped									
1b	CRC bytes dropped									
9:8	Reserved	Access:	RO							
		Format:	MBZ							
7:0	Number Rx Payload DW	Access:	RO	<p>This field represents the number of DWs currently within the transcoders Payload Receive queue. Note that the queue will be flushed at the beginning of a Bus Turn-Around (BTA) HW currently maintains an 8 DW queue.</p>						



DSI_CMD_RXHDR

DSI_CMD_RXHDR				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	6B0E0h-6B0E3h			
Name:	DSI 0 Command Receive Header			
ShortName:	DSI_CMD_RXHDR_0			
Reset:	soft			
Address:	6B8E0h-6B8E3h			
Name:	DSI 1 Command Receive Header			
ShortName:	DSI_CMD_RXHDR_1			
Reset:	soft			
This register reads the READ Response packet header received from the Periphery. This register is RO.				
DWord	Bit	Description		
0	31:0	<p>Received Header</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> </table> <p>This field contains the READ Response packet header received from the Periphery. Software can read this as many times as it wishes (i.e. the Read Unloads DW bit of the DSI_CMD_RXCTL has no effect on this data).</p>	Access:	RO
Access:	RO			

DSI_CMD_RXPYLD

DSI_CMD_RXPYLD				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	6B0E4h-6B0E7h			
Name:	DSI 0 Command Receive Payload			
ShortName:	DSI_CMD_RXPYLD_0			
Reset:	soft			
Address:	6B8E4h-6B8E7h			
Name:	DSI 1 Command Receive Payload			
ShortName:	DSI_CMD_RXPYLD_1			
Reset:	soft			
<p>This register reads from the Receive Payload queue within the transcoder which contains the payload data of READ Response packets received from the Periphery. A read to this register will pull a DW of data from a receive queue within the DSI transcoder unless the DSI_CMD_RXCTL is programmed to prevent this. This register is RO.</p>				
DWord	Bit	Description		
0	31:0	<p>Received Payload</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field contains the READ Response payload data and CRC received from the Periphery. This data is taken from the head of the DSI transcoders receive queue. If the Read Unloads DW bit of the DSI_CMD_RXCTL is set, then multiple reads to this register will return the same data (i.e. the data at the head of the receive queue). If there is a read to this register when the transcoders receive queue is empty (i.e. the Number Rx DW within DSI_CMD_RXDATA is zero), then the data returned will be all zeros. Note that the contents of the Receive Payload queue within the transcoder is flushed for every entry into a Bus Turn-Around state and for every exit from a content protection session.</p>	Access:	RO
Access:	RO			



DSI_CMD_TXCTL

DSI_CMD_TXCTL		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	6B0D0h-6B0D3h	
Name:	DSI Transcoder 0 Command Transmit Control	
ShortName:	DSI_CMD_TXCTL_0	
Reset:	soft	
Address:	6B8D0h-6B8D3h	
Name:	DSI Transcoder 1 Command Transmit Control	
ShortName:	DSI_CMD_TXCTL_1	
Reset:	soft	
This register controls how DSI command packets are built and transmitted over the DSI Link.		
DWord	Bit	Description
0	31:25	Reserved
		Access: RO
	Format: MBZ	
	24	Keep Link in HS
Access: R/W		
<p>This field will keep the Link in the HS state between SW initiated command packets to the Periphery. The transitions between the LP and HS states can result in significant latencies and can have a negative impact on SW performance.</p> <p>If between HS commands there is no other HS traffic to transmit, then the DSI transcoder will begin transmitting Null packets until the next HS packet arrives.</p>		
Restriction		
Restrictions:		
<ol style="list-style-type: none"> HW will only act on this bit when the DSI transcoder is in the Command Mode of operation. SW must clear this bit if it is going to initiate a LP transaction (e.g. a LPDT, BTA, Trigger, etc). SW should clear this bit when it is finished sending its burst of commands to the Periphery. 		
23:13	Reserved	
	Access: RO	
	Format: MBZ	

DSI_CMD_TXCTL			
12:8	<p>Free Header Credits</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>This field represents the number of Header resources that are currently available to SW. SW will need a Header Credit to write to either the Command Tx Header (DSI_CMD_TXHDR) or the LP Message (DSI_LP_MSG) registers. A write to either of these registers will consume a Header Credit.</p> <p>The transcoder will release a Header Credit after it has pulled the command from its internal command header queue.</p> <p>HW currently maintains 16 Header Credits.</p>	Access:	RO
Access:	RO		
7:0	<p>Free Payload Credits</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>This field represents the number of Payload resources that are currently available to SW. SW will need a Payload Credit to write to the Command Tx Payload register (DSI_CMD_TXPYLD). A write to the Tx Payload register will consume 1 Payload Credit (i.e. 1 Payload Credit is equal to 1 to 4 bytes of payload).</p> <p>The transcoder will release a Payload Credit after it has pulled a DW of data from its internal command payload queue.</p> <p>HW currently maintains 64 Payload Credits (i.e. HW can accept payloads of up to 256 bytes).</p>	Access:	RO
Access:	RO		



DSI_CMD_TXHDR

DSI_CMD_TXHDR										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Address:	6B100h-6B103h									
Name:	DSI Transcoder 0 Transmit Packet Header									
ShortName:	DSI_CMD_TXHDR_0									
Reset:	soft									
Address:	6B900h-6B903h									
Name:	DSI Transcoder 1 Transmit Packet Header									
ShortName:	DSI_CMD_TXHDR_1									
Reset:	soft									
This register is used to write a packet header to the DSI transcoder.										
DWord	Bit	Description								
0	31	<p>Payload</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>When set, the DSI packet carries a payload of data.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Short packet format (no payload)</td> </tr> <tr> <td>1b</td> <td>Long packet format (payload)</td> </tr> </tbody> </table> <p style="text-align: center;">Restriction</p> <p>Restrictions:</p> <ol style="list-style-type: none"> 1. SW must ensure that the Data Type encoding matches the packet format specified by this attribute. 2. SW must ensure that the payload data is written into the Command Payload queue before writing to this register, if this bit is set. 	Access:	R/W	Value	Name	0b	Short packet format (no payload)	1b	Long packet format (payload)
Access:	R/W									
Value	Name									
0b	Short packet format (no payload)									
1b	Long packet format (payload)									

DSI_CMD_TXHDR											
30	<p>LPDT</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Low Power Data Transfer. This field will direct the DSI transcoder on what mode (HS or LP) to transmit the packet in.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Cmd transmitted in HS state</td> </tr> <tr> <td>1b</td> <td>Cmd transmitted in LP Escape mode</td> </tr> </tbody> </table> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Restriction</th> </tr> </thead> <tbody> <tr> <td>SW must expect synchronization events to be missed, if it sets this attribute when the DSI controller is in the Video Mode of operation and the Timing Generator is enabled. SW is highly discouraged from setting this bit when in Video Mode.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Cmd transmitted in HS state	1b	Cmd transmitted in LP Escape mode	Restriction	SW must expect synchronization events to be missed, if it sets this attribute when the DSI controller is in the Video Mode of operation and the Timing Generator is enabled. SW is highly discouraged from setting this bit when in Video Mode.
Access:	R/W										
Value	Name										
0b	Cmd transmitted in HS state										
1b	Cmd transmitted in LP Escape mode										
Restriction											
SW must expect synchronization events to be missed, if it sets this attribute when the DSI controller is in the Video Mode of operation and the Timing Generator is enabled. SW is highly discouraged from setting this bit when in Video Mode.											
29	<p>Vertical Blank Fence</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field will direct the DSI transcoder to wait until the start of the next V. Blank (in Video Mode) or the end of the frame (in Command Mode) before it executes the Command. This can be used for Frame Synchronized Commands that have to be fenced after the transmission of an Execute Queue.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Cmd will not be fenced</td> </tr> <tr> <td>1b</td> <td>Cmd will be fenced</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Cmd will not be fenced	1b	Cmd will be fenced		
Access:	R/W										
Value	Name										
0b	Cmd will not be fenced										
1b	Cmd will be fenced										
28	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO										
Format:	MBZ										
27:24	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO										
Format:	MBZ										

DSI_CMD_TXHDR				
23:8	<p>Word Count - Parameters</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field specifies either the DSI Word Count (i.e. the length of the payload in bytes), or the two bytes of Parameters. The interpretation of this field by the DSI transcoder will be based off of the Payload attribute above. When the Payload bit is '0', then these bytes represent Parameters When the Payload bit is '1', then these bytes represent the Word Count of the Payload The interpretation of this field by the Periphery will be based off of the Data Type field below</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Restriction</th> </tr> </table> <p>When the command carries a payload, SW must ensure that the value within this field matches the amount of payload data loaded into the Command Payload queue associated with this packet For Short packets, it will be the responsibility of SW to adhere to the DSI protocols if the packet carries only one, or no parameter</p>	Access:	R/W	Restriction
Access:	R/W			
Restriction				
7:6	<p>Virtual Channel</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field specifies the virtual channel to transmit the command over the DSI Link.</p>	Access:	R/W	
Access:	R/W			
5:0	<p>Data Type</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field specifies the DSI command Data Type.</p>	Access:	R/W	
Access:	R/W			

DSI_CMD_TXPYLD

DSI_CMD_TXPYLD				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	6B104h-6B107h			
Name:	DSI Transcoder 0 Transmit Packet Payload			
ShortName:	DSI_CMD_TXPYLD_0			
Reset:	soft			
Address:	6B904h-6B907h			
Name:	DSI Transcoder 1 Transmit Packet Payload			
ShortName:	DSI_CMD_TXPYLD_1			
Reset:	soft			
This register is used to write a DW of packet payload to the DSI transcoder.				
DWord	Bit	Description		
0	31:0	<p>Payload Data</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This register is a proxy into the payload of the command packet to be injected onto the DSI Link. Writes to this register will load the DW of data into a Command Payload queue that will be unloaded by HW after the packet has been validated via a write to the DSI_CMD_TXHDR register. When reading from this register, only the payload data from the last write will be available.</p> <p style="text-align: center;">Restriction</p> <p>Software must have an available Payload credit to write to this register. SW must write the payload in ascending order (i.e. DW 0 is written first, the final DW is written last). SW must load the entire payload within the Command Payload queue before writing to the Command Header register (DSI_CMD_TXHDR). The write to the Command Header register validates the payload written to this queue. SW must ensure that the WC of the Packet Header matches the amount of data written to the Command Payload queue.</p>	Access:	R/W
Access:	R/W			



DSI_DATA_TIMING_PARAM

DSI_DATA_TIMING_PARAM			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	6B084h-6B087h		
Name:	DSI 0 Data Lane Timing Parameter		
ShortName:	DSI_DATA_TIMING_PARAM_0		
Reset:	soft		
Address:	6B884h-6B887h		
Name:	DSI 1 Data Lane Timing Parameter		
ShortName:	DSI_DATA_TIMING_PARAM_1		
Reset:	soft		
<p>This register specifies the D-PHY timing parameters for the Data Lane, if SW is overriding the HW defaults. This register is located within the Core Display and is used by the DSI Controller to calculate Link transition latencies of the Data Lanes. There is an identical register (DPHY_DATA_TIMING_PARAM) located within the combo-PHY that actually applies the overrides to the D-PHY Data Lanes. Both registers should be programmed by Software if an override needs to be applied to the Data Lanes within the D-PHY.</p> <p>Since this register is being used to calculate the Link transition latencies of the Data Lanes, but does not actually affect the transition times within the D-PHY, this register can be used to add guardbands to the DSI Controller's transition latency calculations.</p> <p>The lower 12 bits of the offset address for this register should correspond to the lower offset address of its sister D-PHY register within the combo-PHY.</p> <p>All fields are defined in number of Escape clocks.</p>			
Restriction			
<p>Overall restriction is that the timing parameters must be non-zero if SW is overriding the HW timing parameters.</p> <p>The programming of this register must be equal to or greater than the programming of it's sister register that lives within the combo-PHY (DPHY_DATA_TIMING_PARAM).</p>			
DWord	Bit	Description	
0	31	HS_PREPARE Override	
		Access: R/W	
		This field controls the override of the HS-PREPARE timing parameter.	
		Value	Name
		0	HW maintains
1	SW overrides		
30:27		Reserved	
		Access: RO	
		Format: MBZ	

DSI_DATA_TIMING_PARAM

26:24	HS_PREPARE	Access:	R/W	<p>This parameter defines the time that the Host drives a Data Lane with the LP-00 Lane state (the Bridge state) immediately before driving the HS-0 Line state.</p> <p>This field represents a hexadecimal value with a precision of 1.2 i.e. the most significant bit is the integer and the least significant 2 bits are fraction bits. So, the field can represent a range of 0.25 to 1.75 (12.5ns to 87.5ns assuming an Escape clock with a 20MHz frequency)</p> <p>HW maintains this parameter at 1 Escape clock (minimum 50ns)</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr><td>001b</td><td>0.25 Escape clocks</td></tr> <tr><td>010b</td><td>0.50 Escape clocks</td></tr> <tr><td>011b</td><td>0.75 Escape clocks</td></tr> <tr><td>100b</td><td>1.0 Escape clocks</td></tr> <tr><td>101b</td><td>1.25 Escape clocks</td></tr> <tr><td>110b</td><td>1.50 Escape clocks</td></tr> <tr><td>111b</td><td>1.75 Escape clocks</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table> <div style="border: 1px solid black; padding: 5px; margin-top: 10px; text-align: center;"> Programming Notes </div> <p style="margin-top: 5px;">Caution: The MIPI D-PHY specification has a maximum of 85ns + 6UI for this parameter.</p>	Value	Name	001b	0.25 Escape clocks	010b	0.50 Escape clocks	011b	0.75 Escape clocks	100b	1.0 Escape clocks	101b	1.25 Escape clocks	110b	1.50 Escape clocks	111b	1.75 Escape clocks	Others	Reserved
Value	Name																					
001b	0.25 Escape clocks																					
010b	0.50 Escape clocks																					
011b	0.75 Escape clocks																					
100b	1.0 Escape clocks																					
101b	1.25 Escape clocks																					
110b	1.50 Escape clocks																					
111b	1.75 Escape clocks																					
Others	Reserved																					
23	HS_ZERO Override	Access:	R/W	<p>This field controls the override of the HS-ZERO timing parameter</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr><td>0</td><td>HW maintains</td></tr> <tr><td>1</td><td>SW overrides</td></tr> </tbody> </table>	Value	Name	0	HW maintains	1	SW overrides												
Value	Name																					
0	HW maintains																					
1	SW overrides																					
22:20	Reserved	Access:	RO	Format:	MBZ																	
19:16	HS_ZERO	Access:	R/W	<p>This parameter defines the time that the Host drives the HS-0 Lane state on a Data Lane. HW maintains this parameter at 2 Escape clocks plus 1 Byte clock (minimum 100ns + 8UI)</p>																		
15	HS_TRAIL Override	Access:	R/W	<p>This field controls the override of the HS-TRAIL timing parameter</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr><td>0</td><td>HW maintains</td></tr> <tr><td>1</td><td>SW overrides</td></tr> </tbody> </table>		Value	Name	0	HW maintains	1	SW overrides											
Value	Name																					
0	HW maintains																					
1	SW overrides																					

DSI_DATA_TIMING_PARAM

	14:11	Reserved	
		Access:	RO
		Format:	MBZ
	10:8	HS_TRAIL	
		Access:	R/W
	<p>This parameter defines the time that the Host drives the flipped differential state of the last payload data bit of a HS transmission on a Data Lane. HW maintains this parameter at 1.5 Escape clocks (minimum 75ns)</p>		
7	HS_EXIT Override		
	Access:	R/W	
	This field controls the override of the HS-EXIT timing parameter		
	Value	Name	
	0	HW maintains	
	1	SW overrides	
6:3	Reserved		
	Access:	RO	
	Format:	MBZ	
2:0	HS_EXIT		
	Access:	R/W	
	<p>This parameter defines the time that the Host drives the LP-11 Lane state (i.e. the Stop state) following a HS burst. HW maintains this parameter at 2 Escape clocks (minimum 100ns)</p>		

DSI_ESC_CLK_DIV

DSI_ESC_CLK_DIV			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	6B090h-6B093h		
Name:	DSI 0 Escape Clock Divider		
ShortName:	DSI_ESC_CLK_DIV_0		
Reset:	soft		
Address:	6B890h-6B893h		
Name:	DSI 1 Escape Clock Divider		
ShortName:	DSI_ESC_CLK_DIV_1		
Reset:	soft		
<p>This register defines the clock divider variable M needed to generate an Escape clock from the 8X clock. This register is located within the Core Display. There is an identical register (DPHY_ESC_CLK_DIV) located within the combo-PHY. Both of these registers should be programmed by Software. The lower 12 bits of the offset address for this register should correspond to the lower offset address of its sister D-PHY register within the combo-PHY.</p> <p>Restriction : The programming of this register must be identical to the programming of its sister register that lives within the combo-PHY (DPHY_ESC_CLK_DIV)</p>			
DWord	Bit	Description	
0	31:21	Reserved	
		Access:	RO
		Format:	MBZ
	20:16	Byte Clocks per Escape Clock	
		Access:	RO
			<p>This field reports the number of Byte clocks present within a given Escape clock. The DSI transcoder calculates this variable based off of the Escape clock divider M.</p> <p>$N = \text{Ceiling}(M/8)$</p> <p>The DSI complex (transcoder and D-PHY) use this information to emulate an Escape clock using the Byte clock.</p> <p>Note that the value reported here is zero-based (i.e. $\text{Ceiling}(M/8) - 1$)</p>
15:9	Reserved		
	Access:	RO	
	Format:	MBZ	

DSI_ESC_CLK_DIV			
8:0	<p>Escape Clock Divider M</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p style="text-align: center;">Description</p> <p>This field specifies the divider variable (M) needed to derive the Escape clock from the Link clock (i.e. the 8X frequency) Escape frequency= 8X frequency / M The DSI transcoder does not use a physical Escape clock, so there is no physical divider, but the transcoder needs to know the value of M to emulate the Escape clock in Byte clocks.</p> <p style="text-align: center;">Restriction</p> <p>The Escape clock frequency must be as close to, but not greater than 20MHz. Therefore, the programming of M should be: $M = \text{Ceiling}(8X \text{ Frequency (in MHz)} / 20 \text{ MHz})$</p>	Access:	R/W
Access:	R/W		

DSI_HTX_TO

DSI_HTX_TO								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	6B044h-6B047h							
Name:	DSI 0 HS Transmit Timeout							
ShortName:	DSI_HTX_TO_0							
Reset:	soft							
Address:	6B844h-6B847h							
Name:	DSI 1 HS Transmit Timeout							
ShortName:	DSI_HTX_TO_1							
Reset:	soft							
This register specifies the HS Tx timeout.								
DWord	Bit	Description						
0	31:16	HS TX Timeout <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>FFFFh</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field represents the upper 16 bits of the HS Transmit Timeout (i.e. the timeout has a granularity of 64K). The time is specified in Byte clocks. This field will default to the maximum possible value.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </table> <p>This timer is zero-based (i.e. a value of 0 will have a timeout of 64K) If the DSI transcoder is in the Video Mode and is not able to place the Link in the LP state during the H. Blank regions of the V. Active region, then SW must program this to be greater than the amount of time it takes to transmit the full frame (V. Total * H. Total). The value should be set to a value greater than the Peripherals HS RX Timeout.</p>	Default Value:	FFFFh	Access:	R/W	Programming Notes	
		Default Value:	FFFFh					
		Access:	R/W					
Programming Notes								
15:1	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
	Access:	RO						
Format:	MBZ							
0	HTX_TO <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>The HS TX Timer has timed out. HW will set this bit, SW will clear it with a write of 1b.</p>	Access:	R/WC					
Access:	R/WC							



DSI_INTER_IDENT_REG

DSI_INTER_IDENT_REG				
Register Space:	MMIO: 0/2/0			
Access:	R/WC			
Size (in bits):	32			
Address:	6B074h-6B077h			
Name:	DSI Transcoder 0 Interrupt Identity Register			
ShortName:	DSI_INTER_IDENT_REG_0			
Reset:	soft			
Address:	6B874h-6B877h			
Name:	DSI Transcoder 1 Interrupt Identity Register			
ShortName:	DSI_INTER_IDENT_REG_1			
Reset:	soft			
The DSI Interrupt Identity Register (IIR) logs non-masked DSI interrupts received from the Periphery and Host. The DSI_INTER_MSK_REG (IMR) controls which interrupts will be logged within the IIR.				
DWord	Bit	Description		
0	31	TE Event <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> A Tear Effect (TE) event was received	Access:	R/WC
	Access:	R/WC		
	30	Rx Data / BTA Terminated <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> READ response data has been received, or the BTA has been terminated	Access:	R/WC
	Access:	R/WC		
	29	Tx Data <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> A transmit credit has been freed	Access:	R/WC
	Access:	R/WC		
28	ULPS Entry Done <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> A Ultra Low Power State Entry flow has completed	Access:	R/WC	
Access:	R/WC			
27	Non-TE Trigger Received <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> A non-TE trigger has been received from the Periphery. The DSI_CMD_RXCTL will indicate the trigger received.	Access:	R/WC	
Access:	R/WC			
26	Host Checksum Error <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> Host reported a checksum error	Access:	R/WC	
Access:	R/WC			

DSI_INTER_IDENT_REG			
25	<p>Host Multi ECC Error</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Host reported a multi-bit ECC error</p>	Access:	R/WC
Access:	R/WC		
24	<p>Host Single ECC Error</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Host reported a single-bit ECC</p>	Access:	R/WC
Access:	R/WC		
23	<p>Host Contention Detected</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Host reported a LP contention</p>	Access:	R/WC
Access:	R/WC		
22	<p>Host False Control Error</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Host reported a False Control error</p>	Access:	R/WC
Access:	R/WC		
21	<p>Host Timeout Error</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Host reported a Timeouterror</p>	Access:	R/WC
Access:	R/WC		
20	<p>Host Low Power Transmit Sync Error</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Host reported a LP Transmission byte alignment problem</p>	Access:	R/WC
Access:	R/WC		
19	<p>Host Escape Mode Entry Command Error</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Host reported an Escape Mode entry command error</p>	Access:	R/WC
Access:	R/WC		
18:17	<p>Spare 18_17</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Spare R/WC bits for future use</p>	Access:	R/WC
Access:	R/WC		
16	<p>Frame Update Done</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>A frame update is done. This interrupt is only valid when the transcoder is in Command Mode</p>	Access:	R/WC
Access:	R/WC		
15	<p>Protocol Violation</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Peripheral reported a protocol violation</p>	Access:	R/WC
Access:	R/WC		

DSI_INTER_IDENT_REG

14	Spare 14 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>Spare R/WC bit for future use</p>	Access:	R/WC
Access:	R/WC		
13	Invalid Tx Length <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>Peripheral reported an invalid transmission length</p>	Access:	R/WC
Access:	R/WC		
12	Invalid VC <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>Peripheral reported an invalid DSI VC ID</p>	Access:	R/WC
Access:	R/WC		
11	Invalid Data Type <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>Peripheral reported a non-recognizable DSI Data Type</p>	Access:	R/WC
Access:	R/WC		
10	Peripheral Checksum Error <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>Peripheral reported a checksum error</p>	Access:	R/WC
Access:	R/WC		
9	Peripheral Multi ECC Error <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>Peripheral reported a multi-bit ECC error</p>	Access:	R/WC
Access:	R/WC		
8	Peripheral Single ECC Error <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>Peripheral reported a single-bit ECC error</p>	Access:	R/WC
Access:	R/WC		
7	Peripheral Contention Detected <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>Peripheral reported a LP contention</p>	Access:	R/WC
Access:	R/WC		
6	Peripheral False Control Error <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>Peripheral reported a False Control error</p>	Access:	R/WC
Access:	R/WC		
5	Peripheral Timeout Error <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>Peripheral reported a timeout error</p>	Access:	R/WC
Access:	R/WC		

DSI_INTER_IDENT_REG			
4	<p>Peripheral Low Power Transmit Sync Error</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Peripheral reported a LP Transmission byte alignment problem</p>	Access:	R/WC
Access:	R/WC		
3	<p>Peripheral Escape Mode Entry Command Error</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Peripheral reported an Escape Mode entry command error</p>	Access:	R/WC
Access:	R/WC		
2	<p>EoT Sync Error</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Peripheral reported an End of Transmission byte alignment problem</p>	Access:	R/WC
Access:	R/WC		
1	<p>SoT Sync Error</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Peripheral reported a Start of Transmission leader sequence corruption error</p>	Access:	R/WC
Access:	R/WC		
0	<p>SoT Error</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/WC</td> </tr> </table> <p>Peripheral reported a Start of Transmission Error</p>	Access:	R/WC
Access:	R/WC		



DSI_INTER_MSK_REG

DSI_INTER_MSK_REG			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	6B070h-6B073h		
Name:	DSI Transcoder 0 Interrupt Mask Register		
ShortName:	DSI_INTER_MSK_REG_0		
Reset:	soft		
Address:	6B870h-6B873h		
Name:	DSI Transcoder 1 Interrupt Mask Register		
ShortName:	DSI_INTER_MSK_REG_1		
Reset:	soft		
The DSI Interrupt Mask Register (IMR) provides a filter to the events that can cause interrupts (i.e. the register will determine which events will be logged within the DSI Interrupt Identity Register (IIR))			
DWord	Bit	Description	
0	31	TE Event	
		Access:	R/W
		Tear Effect (TE) interrupt mask	
		Value	Name
		0	Event Unmasked
		1	Event Masked [Default]
	30	Rx Data/BTA Terminated	
		Access:	R/W
		READ response data received, or the BTA has been terminated interrupt mask	
		Value	Name
		0	Event Unmasked
		1	Event Masked [Default]
29	Tx Data		
	Access:	R/W	
	Freed transmit credit interrupt mask		
	Value	Name	
	0	Event Unmasked	
	1	Event Masked [Default]	

DSI_INTER_MSK_REG

	28	ULPS Entry Done						
		Access: R/W						
		Ultra Low Power State Entry flow interrupt mask						
		<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Event Unmasked</td> </tr> <tr> <td>1</td> <td>Event Masked [Default]</td> </tr> </tbody> </table>	Value	Name	0	Event Unmasked	1	Event Masked [Default]
	Value	Name						
	0	Event Unmasked						
	1	Event Masked [Default]						
	27	Non-TE Trigger Received						
		Access: R/W						
		Non-TE trigger received interrupt mask						
		<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Event Unmasked</td> </tr> <tr> <td>1</td> <td>Event Masked [Default]</td> </tr> </tbody> </table>	Value	Name	0	Event Unmasked	1	Event Masked [Default]
	Value	Name						
0	Event Unmasked							
1	Event Masked [Default]							
26	Host Checksum Error							
	Access: R/W							
	Host reported a checksum error interrupt mask							
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Event Unmasked</td> </tr> <tr> <td>1</td> <td>Event Masked [Default]</td> </tr> </tbody> </table>	Value	Name	0	Event Unmasked	1	Event Masked [Default]	
Value	Name							
0	Event Unmasked							
1	Event Masked [Default]							
	Programming Notes							
	Masking this event effectively disables the CRC checking for received payloads							
25	Host Multi ECC Error							
	Access: R/W							
	Host reported a multi-bit ECC error interrupt mask							
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Event Unmasked</td> </tr> <tr> <td>1</td> <td>Event Masked [Default]</td> </tr> </tbody> </table>	Value	Name	0	Event Unmasked	1	Event Masked [Default]	
Value	Name							
0	Event Unmasked							
1	Event Masked [Default]							
	Programming Notes							
	Masking this event along with the Host Single ECC Error mask bit will disable ECC checking for received packet headers							
24	Host Single ECC Error							
	Access: R/W							
	Host reported a single-bit ECC error interrupt mask							
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Event Unmasked</td> </tr> <tr> <td>1</td> <td>Event Masked [Default]</td> </tr> </tbody> </table>	Value	Name	0	Event Unmasked	1	Event Masked [Default]	
Value	Name							
0	Event Unmasked							
1	Event Masked [Default]							

DSI_INTER_MSK_REG

Programming Notes									
Masking this event along with the Host Multi ECC Error mask bit will disable ECC checking for received packet headers									
23	<p>Host Contention Detected</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>Host reported a LP contention interrupt mask</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Event Unmasked</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Event Masked [Default]</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0	Event Unmasked	1	Event Masked [Default]
Access:	R/W								
Value	Name								
0	Event Unmasked								
1	Event Masked [Default]								
22	<p>Host False Control Error</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>Host reported a False Control error interrupt mask</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Event Unmasked</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Event Masked [Default]</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0	Event Unmasked	1	Event Masked [Default]
Access:	R/W								
Value	Name								
0	Event Unmasked								
1	Event Masked [Default]								
21	<p>Host Timeout Error</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>Host reported a Timeouterror interrupt mask</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Event Unmasked</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Event Masked [Default]</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0	Event Unmasked	1	Event Masked [Default]
Access:	R/W								
Value	Name								
0	Event Unmasked								
1	Event Masked [Default]								
20	<p>Host Low Power Transmit Sync Error</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>Host reported a LP Transmission byte alignment problem interrupt mask</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Event Unmasked</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Event Masked [Default]</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0	Event Unmasked	1	Event Masked [Default]
Access:	R/W								
Value	Name								
0	Event Unmasked								
1	Event Masked [Default]								
19	<p>Host Escape Mode Entry Command Error</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>Host reported an Escape Mode entry command error interrupt mask</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Event Unmasked</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Event Masked [Default]</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0	Event Unmasked	1	Event Masked [Default]
Access:	R/W								
Value	Name								
0	Event Unmasked								
1	Event Masked [Default]								
18:17	<p>Spare 18_17</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="text-align: center;">11b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>Spare R/W bits for future use</p>	Default Value:	11b	Access:	R/W				
Default Value:	11b								
Access:	R/W								

DSI_INTER_MSK_REG

	16	Frame Update Done	
		Access:	R/W
		Frame update finished mask	
		Value	Name
		0b	Event Unmasked
	1b	Event Masked [Default]	
	15	Protocol Violation	
		Access:	R/W
		Peripheral reported a protocol violation interrupt mask	
		Value	Name
		0	Event Unmasked
	1	Event Masked [Default]	
	14	Spare 14	
		Default Value:	1b
		Access:	R/W
	Spare R/W bit for future use		
	13	Invalid Tx Length	
		Access:	R/W
		Peripheral reported an invalid transmission length interrupt mask	
		Value	Name
		0	Event Unmasked
	1	Event Masked [Default]	
	12	Invalid VC	
		Access:	R/W
Peripheral reported an invalid DSI VC ID interrupt mask			
Value		Name	
0		Event Unmasked	
1	Event Masked [Default]		
11	Invalid Data Type		
	Access:	R/W	
	Peripheral reported a non-recognizable DSI Data Type interrupt mask		
	Value	Name	
	0	Event Unmasked	
1	Event Masked [Default]		

DSI_INTER_MSK_REG

	10	Peripheral Checksum Error		
		Access:	R/W	
		Peripheral reported a checksum error interrupt mask		
		Value	Name	
		0	Event Unmasked	
		1	Event Masked [Default]	
	9	Peripheral Multi ECC Error		
		Access:	R/W	
		Peripheral reported a multi-bit ECC error interrupt mask		
		Value	Name	
		0	Event Unmasked	
		1	Event Masked [Default]	
	8	Peripheral Single ECC Error		
		Access:	R/W	
		Peripheral reported a single-bit ECC error interrupt mask		
		Value	Name	
		0	Event Unmasked	
		1	Event Masked [Default]	
	7	Peripheral Contention Detected		
		Access:	R/W	
		Peripheral reported a LP contention interrupt mask		
		Value	Name	
		0	Event Unmasked	
		1	Event Masked [Default]	
6	Peripheral False Control Error			
	Access:	R/W		
	Peripheral reported a False Control error interrupt mask			
	Value	Name		
	0	Event Unmasked		
	1	Event Masked [Default]		
5	Peripheral Timeout Error			
	Access:	R/W		
	Peripheral reported a timeout error interrupt mask			
	Value	Name		
	0	Event Unmasked		
	1	Event Masked [Default]		

DSI_INTER_MSK_REG								
4	Peripheral Low Power Transmit Sync Error Access: R/W Peripheral reported a LP Transmission byte alignment problem interrupt mask							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Event Unmasked</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Event Masked [Default]</td> </tr> </tbody> </table>	Value	Name	0	Event Unmasked	1	Event Masked [Default]	
	Value	Name						
	0	Event Unmasked						
	1	Event Masked [Default]						
	3	Peripheral Escape Mode Entry Command Error Access: R/W Peripheral reported an Escape Mode entry command error interrupt mask						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Event Unmasked</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Event Masked [Default]</td> </tr> </tbody> </table>	Value	Name	0	Event Unmasked	1	Event Masked [Default]
		Value	Name					
		0	Event Unmasked					
	1	Event Masked [Default]						
	2	EoT Sync Error Access: R/W Peripheral reported an End of Transmission byte alignment problem interrupt mask						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Event Unmasked</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Event Masked [Default]</td> </tr> </tbody> </table>	Value	Name	0	Event Unmasked	1	Event Masked [Default]
	Value	Name						
	0	Event Unmasked						
	1	Event Masked [Default]						
	1	SoT Sync Error Access: R/W Peripheral reported a Start of Transmission leader sequence corruption error interrupt mask						
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Event Unmasked</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Event Masked [Default]</td> </tr> </tbody> </table>		Value	Name	0	Event Unmasked	1	Event Masked [Default]	
Value		Name						
0		Event Unmasked						
1	Event Masked [Default]							
0	SoT Error Access: R/W Peripheral reported a Start of Transmission Error interrupt mask							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Event Unmasked</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Event Masked [Default]</td> </tr> </tbody> </table>	Value	Name	0	Event Unmasked	1	Event Masked [Default]	
Value	Name							
0	Event Unmasked							
1	Event Masked [Default]							



DSI_IO_MODECTL

DSI_IO_MODECTL			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	6B094h-6B097h		
Name:	DSI Transcoder 0 IO Mode Control		
ShortName:	DSI_IO_MODECTL_0		
Reset:	soft		
Address:	6B894h-6B897h		
Name:	DSI Transcoder 1 IO Mode Control		
ShortName:	DSI_IO_MODECTL_1		
Reset:	soft		
<p>This register is used to control the mode of operation within the Combo-PHY which is shared between the MIPI DSI transcoder and the eDP/DP DDI.</p> <p>Each DSI transcoder is attached to the following Combo-PHY: DSI0: Combo-PHY A DSI1: Combo-PHY B</p> <p>Note that the Combo-PHY's are also referred to as DDI A / DDI B</p>			
<p>Restriction : If the Combo-PHY is going to be used by the DSI transcoder, then this register must be programmed before the power request is sent to the Combo-PHY</p>			
DWord	Bit	Description	
0	31:18	Reserved	
		Access:	RO
		Format:	MBZ
	17:16	Reserved	
		Access:	RO
		Format:	MBZ
	15:2	Reserved	
		Access:	RO
		Format:	MBZ
	1	Reserved	
		Access:	RO
		Format:	MBZ

DSI_IO_MODECTL									
0	<p>Combo PHY Mode</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>For products using a Combo-PHY for the DSI port, this bit selects the mode of operation within the Combo-PHY to which the DSI transcoder is attached. For products using a dedicated DSI PHY, this bit controls the clock request to the PHY.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; width: 20%;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>DDI Mode / No Clock Request</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>MIPI DSI Mode / Clock Request</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	DDI Mode / No Clock Request	1b	MIPI DSI Mode / Clock Request
Access:	R/W								
Value	Name								
0b	DDI Mode / No Clock Request								
1b	MIPI DSI Mode / Clock Request								



DSI_LP_MSG

DSI_LP_MSG										
Register Space:	MMIO: 0/2/0									
Access:	R/W Set									
Size (in bits):	32									
Address:	6B0D8h-6B0DBh									
Name:	DSI 0 Low Power Message									
ShortName:	DSI_LP_MSG_0									
Reset:	soft									
Address:	6B8D8h-6B8DBh									
Name:	DSI 1 Low Power Message									
ShortName:	DSI_LP_MSG_1									
Reset:	soft									
This register contains the LP messages that can be sent to the Periphery.										
Restriction										
Software must have a Header credit to write to this register.										
DWord	Bit	Description								
0	31:19	Reserved								
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
18		Link Direction								
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field advertises the current state of the Link direction</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Link is in the Forward direction</td> </tr> <tr> <td>1b</td> <td>Link is in the Reverse direction</td> </tr> </tbody> </table>	Access:	RO	Value	Name	0b	Link is in the Forward direction	1b	Link is in the Reverse direction
		Access:	RO							
		Value	Name							
0b	Link is in the Forward direction									
1b	Link is in the Reverse direction									
17		LP Tx in Progress								
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This status bit indicates whether the DSI transcoder is currently servicing a LP transaction.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Transcoder is not transmitting in the LP Esc mode</td> </tr> <tr> <td>1b</td> <td>Transcoder is transmitting in the LP Esc mode</td> </tr> </tbody> </table>	Access:	RO	Value	Name	0b	Transcoder is not transmitting in the LP Esc mode	1b	Transcoder is transmitting in the LP Esc mode
		Access:	RO							
		Value	Name							
0b	Transcoder is not transmitting in the LP Esc mode									
1b	Transcoder is transmitting in the LP Esc mode									

DSI_LP_MSG				
16	In ULPS			
	Access:	RO		
	This status bit indicates whether the DSI Link is in the Ultra Low Power State (ULPS), or not. This bit should accurately reflect the ultra low power state of the Link even when the DSI transcoder function is disabled.			
	Value	Name		
	0b	The DSI Link is not in ULPS		
	1b	The DSI Link is in ULPS		
15:11	Reserved			
	Access:	RO		
	Format:	MBZ		
10:9	Trigger Type			
	Access:	R/W		
	This field specifies the type of Trigger Message to send the Peripheral. It is only sampled when a Trigger Message is being sent to the Peripheral.			
	Value	Name	Description	
		00b	Reset Trigger	Entry Command [lsb:msb]: 01100010
		01b	Unknown 3	Entry Command [lsb:msb]: 01011101
		10b	Unknown 4	Entry Command [lsb:msb]: 00100001
		11b	Unknown 5	Entry Command [lsb:msb]: 10100000
	Programming Notes			
	Note that the Unassigned triggers are not specifically assigned to a given action/function within the DSI spec. Therefore, these can be used as general purpose trigger messages that the Periphery defines			
8	ULPS Type			
	Access:	R/W		
	This bit specifies the LP state that the Lanes (both Data and Clock) will be left in after entering ULPS			
	Value	Name	Description	
	0b	LP-00	Lanes will be left in the LP-00 state	
	1b	LP-11	Lanes will be left in the LP-11 state	
7:3	Reserved			
	Access:	RO		
	Format:	MBZ		

DSI_LP_MSG			
2	<p>Trigger Message</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Set</td> </tr> </table> <p>This bit will direct the DSI Transcoder to issue a Trigger Message to the Peripheral. The type of trigger is specified with the Trigger Type field within this register. Trigger signaling is a mechanism to send a flag to the Protocol Layer of the Periphery using the Escape Mode of transmission.</p> <p style="text-align: center;">Programming Notes</p> <p>The trigger flag, as seen by the Peripheral, can be extended using the Trigger Extension in the DPHY_TRIG_EXT. The DSI Transcoder will clear this bit when it is finished with the transmission of the message (including the Trigger Extension)</p>	Access:	R/W Set
Access:	R/W Set		
1	<p>Bus Turnaround</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Set</td> </tr> </table> <p>This bit will direct the DSI Transcoder to issue a BTA request to the Periphery.</p> <p style="text-align: center;">Programming Notes</p> <p>When in Video Mode, the DSI transcoder will dispatch a BTA request (by itself) within the next Vertical blank line that it sees. SW must program the Turnaround Timeout (DSI_TA_TO) and the LP Rx (Host) Timeout (DSI_LRX_H_TO) properly to avoid having synchronization events being missed. In other words, the total amount of time it takes to send a BTA and receive a response from the Panel needs to be less than the Vertical blank line time.</p>	Access:	R/W Set
Access:	R/W Set		
0	<p>ULPS Entry</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Set</td> </tr> </table> <p>Ultra Low Power State Entry. When set, the DSI Transcoder will transmit the ULPS Entry Command on all Data Lanes and it will bring the Clock Lane to the ULPS state. The state of the Lanes at the end of the ULPS flow is dictated by the ULPS Type within this register. When HW has finished the UPLS sequence it will clear this bit.</p> <p style="text-align: center;">Restriction</p> <p>Before setting this bit Software must disable the DSI's Timing Generator</p>	Access:	R/W Set
Access:	R/W Set		

DSI_LRX_H_TO

DSI_LRX_H_TO		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	6B048h-6B04Bh	
Name:	DSI 0 LP Rx (Host) Timeout	
ShortName:	DSI_LRX_H_TO_0	
Reset:	soft	
Address:	6B848h-6B84Bh	
Name:	DSI 1 LP Rx (Host) Timeout	
ShortName:	DSI_LRX_H_TO_1	
Reset:	soft	
This register specifies the LP Rx (Host)timeout.		
DWord	Bit	Description
0	31:17	Reserved
		Access: RO
	Format: MBZ	
16	16	LRX_H_TO
		Default Value: 0b
	Access: R/WC	
		The LP RX Timer has timed out. HW will set this bit, SW must clear it with a write of 1b.
15:0	15:0	LP RX_H Timeout
		Access: R/W
		Programming Notes
		The LP RX Timer will be disabled if this value is zero



DSI_PWAIT_TO

DSI_PWAIT_TO				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	6B040h-6B043h			
Name:	DSI 0 Peripheral Wait Timeout			
ShortName:	DSI_PWAIT_TO_0			
Reset:	soft			
Address:	6B840h-6B843h			
Name:	DSI 1 Peripheral Wait Timeout			
ShortName:	DSI_PWAIT_TO_1			
Reset:	soft			
<p>This register represents a Peripheral wait time used in conjunction with either a BTA or a Trigger LP message. The times specified within this register are in terms of Escape clocks. The timers are zero-based (i.e. a value of 0 equals 1 Escape clock)</p>				
DWord	Bit	Description		
0	31:16	<p>Peripheral Reset Timeout</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>This field represents the time to wait after a Reset Trigger has been transmitted to the Peripheral (PR_TO). The timer will start after the Trigger message has been sent and the DSI transcoder will block all other traffic until the timer reaches the timeout value.</p>	Access:	R/W
	Access:	R/W		
15:0	<p>Peripheral Response Timeout</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>This field represents the time to wait before asking the Peripheral for a response (PRES_P_TO). The timer will start when the DSI transcoder receives the BTA request from SW and the Link enters the Stop state. When the timer reaches the timeout value, the DSI transcoder will begin the BTA request to the Peripheral.</p>	Access:	R/W	
Access:	R/W			

DSI_T_INIT_PRIMARY

DSI_T_INIT_PRIMARY						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	6B088h-6B08Bh					
Name:	DSI 0 Initialization Primary Time					
ShortName:	DSI_T_INIT_PRIMARY_0					
Reset:	soft					
Address:	6B888h-6B88Bh					
Name:	DSI 1 Initialization Primary Time					
ShortName:	DSI_T_INIT_PRIMARY_1					
Reset:	soft					
This register specifies the amount of time (in Escape clocks) to drive the Link in the initialization (i.e. LP-11) state.						
DWord	Bit	Description				
0	31:16	Reserved				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	15:0	Primary Initialization Time				
		<table border="1"> <tr> <td>Default Value:</td> <td>07D0h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	07D0h	Access:	R/W
		Default Value:	07D0h			
		Access:	R/W			
<p>This field specifies the INIT_PRIMARY timing parameter used by the Host to drive the Link initialization.</p> <p>This field is specified in Escape clocks where the Escape clock operates at a maximum frequency of 20MHz.</p>						
<table border="1"> <thead> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">The default value of this register will produce an initialization duration of 100us which is the minimum requirement for the INIT timing parameter. The Periphery may require a longer initialization period (INIT + INTERNAL_DELAY), so the value programmed should be greater than the Periphery's initialization requirements.</td> </tr> </tbody> </table>	Programming Notes		The default value of this register will produce an initialization duration of 100us which is the minimum requirement for the INIT timing parameter. The Periphery may require a longer initialization period (INIT + INTERNAL_DELAY), so the value programmed should be greater than the Periphery's initialization requirements.			
Programming Notes						
The default value of this register will produce an initialization duration of 100us which is the minimum requirement for the INIT timing parameter. The Periphery may require a longer initialization period (INIT + INTERNAL_DELAY), so the value programmed should be greater than the Periphery's initialization requirements.						



DSI_T_WAKEUP

DSI_T_WAKEUP						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	6B08Ch-6B08Fh					
Name:	DSI 0 Wakeup Timing Parameter					
ShortName:	DSI_T_WAKEUP_0					
Reset:	soft					
Address:	6B88Ch-6B88Fh					
Name:	DSI 1 Wakeup Timing Parameter					
ShortName:	DSI_T_WAKEUP_1					
Reset:	soft					
This is the timing parameter T-WAKEUP used to drive the Mark-1 state on the Link when exiting ULPS.						
DWord	Bit	Description				
0	31:16	Reserved				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	15:0	Wakeup Time				
		<table border="1"> <tr> <td>Default Value:</td> <td>4E20h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	4E20h	Access:	R/W
		Default Value:	4E20h			
		Access:	R/W			
<p>This field represents the T_{WAKEUP} timing parameter used when ULPS is being exited. The time is specified in number of Escape clocks. The default of this field will be set to 1ms (MIPI DSI specification minimum).</p>						
<table border="1"> <tr> <th style="text-align: center;">Restriction</th> </tr> <tr> <td>A value of zero is invalid</td> </tr> </table>	Restriction	A value of zero is invalid				
Restriction						
A value of zero is invalid						

DSI_TA_TO

DSI_TA_TO		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	6B04Ch-6B04Fh	
Name:	DSI 0 Turnaround Timeout	
ShortName:	DSI_TA_TO_0	
Reset:	soft	
Address:	6B84Ch-6B84Fh	
Name:	DSI 1 Turnaround Timeout	
ShortName:	DSI_TA_TO_1	
Reset:	soft	
This register specifies the Turnaround timeout.		
DWord	Bit	Description
0	31:17	Reserved
		Access: RO
	Format: MBZ	
16	16	TA_TO
		Access: R/WC
The Turnaround Timer has timed out. HW will set this bit, SW must clear it with a write of 1b.		
15:0	15:0	Turnaround Timeout
		Access: R/W
	This field represents the maximum amount of time the Host will give to the Peripheral to acknowledge the Bus Turnaround request. If the timer times out, then the DSI transcoder will set the TA_TO bit in this register and the Host Timeout Error bit within the DSI_INTER_IDENT_REG register, if this interrupt event is unmasked (DSI_INTER_MSK_REG). The time is specified in Escape clocks.	
Programming Notes		
The TA TO Timer will be disabled if this value is zero		



DSI_TRIG_TX_TIME

DSI_TRIG_TX_TIME		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	6B09Ch-6B09Fh	
Name:	DSI 0 Trigger Transmission Time	
ShortName:	DSI_TRIG_TX_TIME_0	
Reset:	soft	
Address:	6B89Ch-6B89Fh	
Name:	DSI 1 Trigger Transmission Time	
ShortName:	DSI_TRIG_TX_TIME_1	
Reset:	soft	
<p>This register specifies the amount of time to present a LP Trigger request to the physical layer in Escape clocks When programming this register, SW must consider the following:</p> <ol style="list-style-type: none"> 1. Escape mode entry and command transmission time: 20 Escape clocks 2. Trigger extension time: Panel specific <p>Software should not program the value within this register to be less than the time it takes to transmit the Escape mode entry and command. Doing so could pre-empt the transmission of the trigger causing an error at the Panel.</p>		
DWord	Bit	Description
0	31:16	Reserved
		Access: RO
	Format: MBZ	
	15:0	Trigger Tx Time
Default Value: 14h		
Access: R/W		
		<p>This field specifies the number of Escape clocks that the DSI controller should present a trigger message to the physical layer This field is only used if a Trigger Message is initiated from the DSI_LP_MSG register.</p>

DS Invocation Counter

DS_INVOCATION_COUNT - DS Invocation Counter				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02308h			
Name:	DS Invocation Counter			
ShortName:	DS_INVOCATION_COUNT			
<p>This register stores the number of domain points shaded by the DS threads. Domain points which hit in the DS cache will not cause this register to increment. Note that the spawning of a DS thread which shades two domain points will cause this counter to increment by two. This register is part of the context save and restore. More details about the precise event counted by this register are located here.</p>				
DWord	Bit	Description		
0..1	63:32	DS Invocation Count UDW <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of domain points shaded by the DS threads. Updated only when DS Function Enable and Statistics Enable are set in 3DSTATE_DS	Access:	R/W
	Access:	R/W		
31:0	DS Invocation Count LDW <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of domain points shaded by the DS threads. Updated only when DS Function Enable and Statistics Enable are set in 3DSTATE_DS	Access:	R/W	
Access:	R/W			



DS Invocation Counter per Slice

DS_INVOCATION_COUNT_SLICE - DS Invocation Counter per Slice				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	06590h-06597h			
Name:	DS Invocation Counter per Slice			
ShortName:	DS_INVOCATION_COUNT_SLICE_SVGUNIT			
Address:	17590h-17597h			
Name:	DS Invocation Counter per Slice			
ShortName:	DS_INVOCATION_COUNT_SLICE_SVGRUNIT			
<p>This register stores the number of domain points shaded by the DS threads in a Slice. Domain points which hit in the DS cache will not cause this register to increment. Note that the spawning of a DS thread which shades two domain points will cause this counter to increment by two. The value is only cleared by a write by SW. HW will maintain a separate count which is reset for purposes of sending the value to the accumulated statistics count.</p>				
DWord	Bit	Description		
0..1	63:32	DS Invocation Count UDW in Slice <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of domain points shaded by the DS threads within the slice. Updated only when DS Function Enable and Statistics Enable are set in 3DSTATE_DS	Access:	R/W
	Access:	R/W		
31:0	DS Invocation Count LDW in Slice <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of domain points shaded by the DS threads within the slice. Updated only when DS Function Enable and Statistics Enable are set in 3DSTATE_DS	Access:	R/W	
Access:	R/W			

DSMBASE

DSMBASE - DSMBASE			
Register Space:	MMIO: 0/2/0		
Size (in bits):	64		
Address:	1080C0h		
This register contains the base address of graphics data stolen DRAM memory. BIOS determines the base of graphics data stolen memory. BIOS is now able to allocate Gfx Stolen Memory above the 4GB.			
DWord	Bit	Description	
0..1	63:20	BDSM	
		Default Value:	000h
		Access:	R/W
		_Custom_GTIRreset:	BUS
			This BitField contains bits 63 to 20 of the base address of stolen DRAM memory.
	19:1	Reserved	
		Access:	RO
		Format:	MBZ
	0	SPARE	
		Default Value:	0b
Access:		R/W	
_Custom_GTIRreset:		BUS	
		This was a lock bit prior.	

DSSM

DSSM			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	51004h-51007h		
Name:	Display Strap State		
ShortName:	DSSM		
Reset:	global		
This register contains fuse and strap settings for display. This register is not reset by FLR.			
DWord	Bit	Description	
0	31:29	Reference Frequency	
		Access: RO	
		This field indicates the reference clock frequency. Software should use this value when programming the display clocks.	
		Value	Name
		000b	24 MHz
	001b	19.2 MHz	
	010b	38.4 MHz	
	28	Spare 28	
		Access: R/W	
	27	Spare 27	
	Access: R/W		
26	Spare 26		
	Access: R/W		
25	Spare 25		
	Access: R/W		
24	Spare 24		
	Access: R/W		
23	Spare 23		
	Access: R/W		
22	Spare 22		
	Access: R/W		
21	Spare 21		
	Access: R/W		

DSSM

20	Spare 20	Access:	R/W
19	Spare 19	Access:	R/W
18	Spare 18	Access:	R/W
17	Spare 17	Access:	R/W
16	Spare 16	Access:	R/W
15	Spare 15	Access:	R/W
14	Spare 14	Access:	R/W
13	Spare 13	Access:	R/W
12	Spare 12	Access:	R/W
11	Spare 11	Access:	R/W
10	Spare 10	Access:	R/W
9	Spare 9	Access:	R/W
8	Spare 8	Access:	R/W
7	Spare 7	Access:	R/W
6	DE 8k Dis	Access:	R/W
	<p>DE_8K_DIS 8k capability fuse. This bit indicates whether hardware supports screens with widths greater than 5120 pixels. For tiled or joined displays, this is the total width after combining the widths of both pipes. Software must not enable these resolutions when the fuse is configured to disable 8k.</p>		
	Value	Name	Description
	0b	Enable	8k Capability Enabled
	1b	Disable	8k Capability Disabled

DSSM								
5	Audio IO Flop Bypass Access: R/W This field specifies whether the audio IO flop should be bypassed for dies with a long path to IO.							
	<table border="1"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Bypass</td> </tr> <tr> <td>1b</td> <td>Don't Bypass</td> </tr> </tbody> </table>	Value	Name	0b	Bypass	1b	Don't Bypass	
	Value	Name						
	0b	Bypass						
	1b	Don't Bypass						
	4	Audio IO Select Access: R/W This field specifies which audio IO location to use. It has to match where the PCH audio is connecting to the die.						
		<table border="1"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>South</td> </tr> <tr> <td>1b</td> <td>North</td> </tr> </tbody> </table>	Value	Name	0b	South	1b	North
		Value	Name					
		0b	South					
	1b	North						
	3	WD Video Fault Continue Access: R/W This field specifies whether WD video should continue data writes after a fault or stop the writes.						
		<table border="1"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Stop Writes</td> </tr> <tr> <td>1b</td> <td>Continue Writes</td> </tr> </tbody> </table>	Value	Name	0b	Stop Writes	1b	Continue Writes
Value	Name							
0b	Stop Writes							
1b	Continue Writes							
2	Reserved Access: R/W							
1	Part Is SOC Access: R/W							
0	Spare 0 Access: R/W							

Dummy Context Save Register

UNUTILIZED_DUMMY_CTXSAVE - Dummy Context Save Register						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	080FCh					
DWord	Bit	Description				
0	31:0	<p>Context Save Register</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This register is purely used as a dummy register when do context save of non-unslice clients. This is the last register saved as part of all other context saves and used as indication that restore is complete</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



EDRAMCAP

EDRAMCAP - EDRAMCAP								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	120010h							
Describes the presence and capabilities of the eDRAM cache.								
DWord	Bit	Description						
0	31:0	<p>EDRAMCAP_VALUE</p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Bits[31:22] - Reserved Bits[21:16] - CURRENT_ETAG_WAYS, Default Value: 11b The total number of ways in each ETAG slice. This field is updated by PCODE after every ETAG shrink or ETAG expand. 0 if 4 ways 1 if 8 ways 2 if 12 ways 3 if 16 ways.</p> <p>Bits[15:10] - Reserved Bits[9:8] - SETS_CONFIGURATION, Default Value: 10b 1K or 2K sets, to support 64MB and 128MB EDRAM size configurations accordingly. 00 = Reserved. 01 if 1K sets 10 if 2K sets 11 reserved.</p> <p>Bits[7:5] - WAYS_CONFIGURATION, Default Value: 011b This field defines the total number of ETAG ways. 000 if 4 ways 001 if 8 ways 010 if 12 ways 011 if 16 ways 1xx reserved.</p> <p>Bits[4:1] - Super Queue Internal Register Count, Default Value: 0100b Number of EDRAM TAG banks should be always 4, meaning 4 banks.</p> <p>Bit[0] - FUSE_EDRAM_ENABLE, Default Value: 0b PCODE will update this field based on FUSE_EDRAM_ENABLE.</p>	Default Value:	00000000h	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	00000000h							
Access:	R/W							
_Custom_GTIReset:	BUS							

EMRR Mask LSB

EMRRMASK_LSB - EMRR Mask LSB			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	09208h		
EMRR Mask Value			
DWord	Bit	Description	
0	31:12	EMRR MASK LSB BITS	
		Access:	RO
		_Custom_GTIRreset:	BUS
		EMRR MASK VALUE.	
	11	EMRR ENABLE	
		Access:	RO
		_Custom_GTIRreset:	BUS
		EMRR Enable.	
	10	EMRR LOCK	
		Access:	RO
		_Custom_GTIRreset:	BUS
		EMRR LOCK bit.	
	9:0	Spares	
		Access:	RO
		_Custom_GTIRreset:	BUS



EMRR Mask MSB

EMRRMASK_MSB - EMRR Mask MSB						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	0920Ch					
EMRR Mask Value						
DWord	Bit	Description				
0	31:0	EMRR MASK MSB BITS <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIRreset:</td><td>BUS</td></tr></table> EMRR MASK VALUE.	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					

Encoded row max QP vector

ENC_ROW_MAX_QP_VEC - Encoded row max QP vector				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	1024			
_Custom_GTIReset:	BUS			
Address:	1C2D00h-1C2D7Fh			
Name:	Max QP for each Tile row			
ShortName:	ENC_ROW_MAX_QP_VEC_VDENC_REG0			
Address:	1C6D00h-1C6D7Fh			
Name:	Max QP for each Tile row			
ShortName:	ENC_ROW_MAX_QP_VEC_VDENC_REG1			
Address:	1D2D00h-1D2D7Fh			
Name:	Max QP for each Tile row			
ShortName:	ENC_ROW_MAX_QP_VEC_VDENC_REG2			
Address:	1D6D00h-1D6D7Fh			
Name:	Max QP for each Tile row			
ShortName:	ENC_ROW_MAX_QP_VEC_VDENC_REG3			
Address:	1E2D00h-1E2D7Fh			
Name:	Max QP for each Tile row			
ShortName:	ENC_ROW_MAX_QP_VEC_VDENC_REG4			
Address:	1E6D00h-1E6D7Fh			
Name:	Max QP for each Tile row			
ShortName:	ENC_ROW_MAX_QP_VEC_VDENC_REG5			
Address:	1F2D00h-1F2D7Fh			
Name:	Max QP for each Tile row			
ShortName:	ENC_ROW_MAX_QP_VEC_VDENC_REG6			
Address:	1F6D00h-1F6D7Fh			
Name:	Max QP for each Tile row			
ShortName:	ENC_ROW_MAX_QP_VEC_VDENC_REG7			
This register holds the Max QP of the encoded bitstream for four consecutive LCU rows. Each, LCU row uses 8 bits.				
DWord	Bit	Description		
0	31:24	<p>MAX_QP_LCU_ROW_3</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> </table> <p>This Byte holds the maximum qp value of any CU coded in the row 3. The value could be used to determine the quality of encoded bitstream for row 3.</p>	Access:	RO
Access:	RO			

ENC_ROW_MAX_QP_VEC - Encoded row max QP vector

	23:16	MAX_QP_LCU_ROW_2	Access:	RO
	This Byte holds the maximum qp value of any CU coded in the row 2. The value could be used to determine the quality of encoded bitstream for row 2.			
	15:8	MAX_QP_LCU_ROW_1	Access:	RO
	This Byte holds the maximum qp value of any CU coded in the row 1. The value could be used to determine the quality of encoded bitstream for row 1.			
	7:0	MAX_QP_LCU_ROW_0	Access:	RO
	This Byte holds the maximum qp value of any CU coded in the row 0. The value could be used to determine the quality of encoded bitstream for row 0.			
1	31:24	MAX_QP_LCU_ROW_7	Access:	RO
	23:16	MAX_QP_LCU_ROW_6	Access:	RO
	15:8	MAX_QP_LCU_ROW_5	Access:	RO
	7:0	MAX_QP_LCU_ROW_4	Access:	RO
2	31:24	MAX_QP_LCU_ROW_11	Access:	RO
	23:16	MAX_QP_LCU_ROW_10	Access:	RO
	15:8	MAX_QP_LCU_ROW_9	Access:	RO
	7:0	MAX_QP_LCU_ROW_8	Access:	RO
3	31:24	MAX_QP_LCU_ROW_15	Access:	RO
	23:16	MAX_QP_LCU_ROW_14	Access:	RO
	15:8	MAX_QP_LCU_ROW_13	Access:	RO

ENC_ROW_MAX_QP_VEC - Encoded row max QP vector		
	7:0	MAX_QP_LCU_ROW_12 Access: <input type="text"/> RO
4	31:24	MAX_QP_LCU_ROW_19 Access: <input type="text"/> RO
	23:16	MAX_QP_LCU_ROW_18 Access: <input type="text"/> RO
	15:8	MAX_QP_LCU_ROW_17 Access: <input type="text"/> RO
	7:0	MAX_QP_LCU_ROW_16 Access: <input type="text"/> RO
5	31:24	MAX_QP_LCU_ROW_23 Access: <input type="text"/> RO
	23:16	MAX_QP_LCU_ROW_22 Access: <input type="text"/> RO
	15:8	MAX_QP_LCU_ROW_21 Access: <input type="text"/> RO
	7:0	MAX_QP_LCU_ROW_20 Access: <input type="text"/> RO
6	31:24	MAX_QP_LCU_ROW_27 Access: <input type="text"/> RO
	23:16	MAX_QP_LCU_ROW_26 Access: <input type="text"/> RO
	15:8	MAX_QP_LCU_ROW_25 Access: <input type="text"/> RO
	7:0	MAX_QP_LCU_ROW_24 Access: <input type="text"/> RO
7	31:24	MAX_QP_LCU_ROW_31 Access: <input type="text"/> RO
	23:16	MAX_QP_LCU_ROW_30 Access: <input type="text"/> RO
	15:8	MAX_QP_LCU_ROW_29 Access: <input type="text"/> RO
	7:0	MAX_QP_LCU_ROW_28 Access: <input type="text"/> RO
8	31:24	MAX_QP_LCU_ROW_35 Access: <input type="text"/> RO

ENC_ROW_MAX_QP_VEC - Encoded row max QP vector		
	23:16	MAX_QP_LCU_ROW_34 Access: RO
	15:8	MAX_QP_LCU_ROW_33 Access: RO
	7:0	MAX_QP_LCU_ROW_32 Access: RO
9	31:24	MAX_QP_LCU_ROW_39 Access: RO
	23:16	MAX_QP_LCU_ROW_38 Access: RO
	15:8	MAX_QP_LCU_ROW_37 Access: RO
	7:0	MAX_QP_LCU_ROW_36 Access: RO
10	31:24	MAX_QP_LCU_ROW_43 Access: RO
	23:16	MAX_QP_LCU_ROW_42 Access: RO
	15:8	MAX_QP_LCU_ROW_41 Access: RO
	7:0	MAX_QP_LCU_ROW_40 Access: RO
11	31:24	MAX_QP_LCU_ROW_47 Access: RO
	23:16	MAX_QP_LCU_ROW_46 Access: RO
	15:8	MAX_QP_LCU_ROW_45 Access: RO
	7:0	MAX_QP_LCU_ROW_44 Access: RO
12	31:24	MAX_QP_LCU_ROW_51 Access: RO
	23:16	MAX_QP_LCU_ROW_50 Access: RO
	15:8	MAX_QP_LCU_ROW_49 Access: RO

ENC_ROW_MAX_QP_VEC - Encoded row max QP vector		
	7:0	MAX_QP_LCU_ROW_48 Access: RO
13	31:24	MAX_QP_LCU_ROW_55 Access: RO
	23:16	MAX_QP_LCU_ROW_54 Access: RO
	15:8	MAX_QP_LCU_ROW_53 Access: RO
	7:0	MAX_QP_LCU_ROW_52 Access: RO
14	31:24	MAX_QP_LCU_ROW_59 Access: RO
	23:16	MAX_QP_LCU_ROW_58 Access: RO
	15:8	MAX_QP_LCU_ROW_57 Access: RO
	7:0	MAX_QP_LCU_ROW_56 Access: RO
15	31:24	MAX_QP_LCU_ROW_63 Access: RO
	23:16	MAX_QP_LCU_ROW_62 Access: RO
	15:8	MAX_QP_LCU_ROW_61 Access: RO
	7:0	MAX_QP_LCU_ROW_60 Access: RO
16	31:24	MAX_QP_LCU_ROW_67 Access: RO
	23:16	MAX_QP_LCU_ROW_66 Access: RO
	15:8	MAX_QP_LCU_ROW_65 Access: RO
	7:0	MAX_QP_LCU_ROW_64 Access: RO
17	31:24	MAX_QP_LCU_ROW_71 Access: RO

ENC_ROW_MAX_QP_VEC - Encoded row max QP vector		
	23:16	MAX_QP_LCU_ROW_70 Access: RO
	15:8	MAX_QP_LCU_ROW_69 Access: RO
	7:0	MAX_QP_LCU_ROW_68 Access: RO
18	31:24	MAX_QP_LCU_ROW_75 Access: RO
	23:16	MAX_QP_LCU_ROW_74 Access: RO
	15:8	MAX_QP_LCU_ROW_73 Access: RO
	7:0	MAX_QP_LCU_ROW_72 Access: RO
19	31:24	MAX_QP_LCU_ROW_79 Access: RO
	23:16	MAX_QP_LCU_ROW_78 Access: RO
	15:8	MAX_QP_LCU_ROW_77 Access: RO
	7:0	MAX_QP_LCU_ROW_76 Access: RO
20	31:24	MAX_QP_LCU_ROW_83 Access: RO
	23:16	MAX_QP_LCU_ROW_82 Access: RO
	15:8	MAX_QP_LCU_ROW_81 Access: RO
	7:0	MAX_QP_LCU_ROW_80 Access: RO
21	31:24	MAX_QP_LCU_ROW_87 Access: RO
	23:16	MAX_QP_LCU_ROW_86 Access: RO
	15:8	MAX_QP_LCU_ROW_85 Access: RO

ENC_ROW_MAX_QP_VEC - Encoded row max QP vector		
	7:0	MAX_QP_LCU_ROW_84 Access: RO
22	31:24	MAX_QP_LCU_ROW_91 Access: RO
	23:16	MAX_QP_LCU_ROW_90 Access: RO
	15:8	MAX_QP_LCU_ROW_89 Access: RO
	7:0	MAX_QP_LCU_ROW_88 Access: RO
23	31:24	MAX_QP_LCU_ROW_95 Access: RO
	23:16	MAX_QP_LCU_ROW_94 Access: RO
	15:8	MAX_QP_LCU_ROW_93 Access: RO
	7:0	MAX_QP_LCU_ROW_92 Access: RO
24	31:24	MAX_QP_LCU_ROW_99 Access: RO
	23:16	MAX_QP_LCU_ROW_98 Access: RO
	15:8	MAX_QP_LCU_ROW_97 Access: RO
	7:0	MAX_QP_LCU_ROW_96 Access: RO
25	31:24	MAX_QP_LCU_ROW_103 Access: RO
	23:16	MAX_QP_LCU_ROW_102 Access: RO
	15:8	MAX_QP_LCU_ROW_101 Access: RO
	7:0	MAX_QP_LCU_ROW_100 Access: RO
26	31:24	MAX_QP_LCU_ROW_107 Access: RO

ENC_ROW_MAX_QP_VEC - Encoded row max QP vector		
	23:16	MAX_QP_LCU_ROW_106 Access: <input type="text"/> RO
	15:8	MAX_QP_LCU_ROW_105 Access: <input type="text"/> RO
	7:0	MAX_QP_LCU_ROW_104 Access: <input type="text"/> RO
27	31:24	MAX_QP_LCU_ROW_111 Access: <input type="text"/> RO
	23:16	MAX_QP_LCU_ROW_110 Access: <input type="text"/> RO
	15:8	MAX_QP_LCU_ROW_109 Access: <input type="text"/> RO
	7:0	MAX_QP_LCU_ROW_108 Access: <input type="text"/> RO
28	31:24	MAX_QP_LCU_ROW_115 Access: <input type="text"/> RO
	23:16	MAX_QP_LCU_ROW_114 Access: <input type="text"/> RO
	15:8	MAX_QP_LCU_ROW_113 Access: <input type="text"/> RO
	7:0	MAX_QP_LCU_ROW_112 Access: <input type="text"/> RO
29	31:24	MAX_QP_LCU_ROW_119 Access: <input type="text"/> RO
	23:16	MAX_QP_LCU_ROW_118 Access: <input type="text"/> RO
	15:8	MAX_QP_LCU_ROW_117 Access: <input type="text"/> RO
	7:0	MAX_QP_LCU_ROW_116 Access: <input type="text"/> RO
30	31:24	MAX_QP_LCU_ROW_123 Access: <input type="text"/> RO
	23:16	MAX_QP_LCU_ROW_122 Access: <input type="text"/> RO
	15:8	MAX_QP_LCU_ROW_121 Access: <input type="text"/> RO

ENC_ROW_MAX_QP_VEC - Encoded row max QP vector		
	7:0	MAX_QP_LCU_ROW_120 Access: RO
31	31:24	MAX_QP_LCU_ROW_127 Access: RO
	23:16	MAX_QP_LCU_ROW_126 Access: RO
	15:8	MAX_QP_LCU_ROW_125 Access: RO
	7:0	MAX_QP_LCU_ROW_124 Access: RO



Engine based flush request register

ENGIFLASH - Engine based flush request register			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	0B4C0h		
<p>Non Render Engine flush register</p> <p>The respective engine sets the bit to initiate a flush. The hardware, upon completion of the flush will clear the bit apart from sending the flush done indication to the respective engine through MCR. Writes to the register when a bit is already set will have no impact. i.e., there can be only one outstanding flush from a given engine at any point in time</p>			
DWord	Bit	Description	
0	31	Mask bit for GUC engine flush	
		Access: R/W	
			_Custom_GTIReset: DEV
	30:28	Reserved	
		Access: RO	
			Format: MBZ
	27:16	Mask bit for engine based flush	
		Access: R/W	
			_Custom_GTIReset: DEV
	15	GUC flush	
Access: R/W Hardware Clear			
		_Custom_GTIReset: DEV	
14:12	Reserved		
	Access: RO		
		Format: MBZ	
11	VECS3 flush		
	Access: R/W Hardware Clear		
		_Custom_GTIReset: DEV	
10	VECS2 flush		
	Access: R/W Hardware Clear		
		_Custom_GTIReset: DEV	
9	VECS1 flush		
	Access: R/W Hardware Clear		
		_Custom_GTIReset: DEV	

ENGIFLSH - Engine based flush request register

	8	VECS0 flush	
		Access:	R/W Hardware Clear
		_Custom_GTIRreset:	DEV
	7	VCS7 flush	
		Access:	R/W Hardware Clear
		_Custom_GTIRreset:	DEV
	6	VCS6 flush	
		Access:	R/W Hardware Clear
		_Custom_GTIRreset:	DEV
	5	VCS5 flush	
		Access:	R/W Hardware Clear
		_Custom_GTIRreset:	DEV
	4	VCS4 flush	
		Access:	R/W Hardware Clear
		_Custom_GTIRreset:	DEV
	3	VCS3 flush	
Access:		R/W Hardware Clear	
	_Custom_GTIRreset:	DEV	
2	VCS2 flush		
	Access:	R/W Hardware Clear	
	_Custom_GTIRreset:	DEV	
1	VCS1 flush		
	Access:	R/W Hardware Clear	
	_Custom_GTIRreset:	DEV	
0	VCS0 flush		
	Access:	R/W Hardware Clear	
	_Custom_GTIRreset:	DEV	



Error Identity Register

EIR - Error Identity Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIRreset:	DEV
Address:	020B0h-020B3h
Name:	Error Identity Register
ShortName:	EIR_RCSUNIT
Address:	220B0h-220B3h
Name:	Error Identity Register
ShortName:	EIR_BCSUNIT
Address:	1C00B0h-1C00B3h
Name:	Error Identity Register
ShortName:	EIR_VCSUNIT0
Address:	1C40B0h-1C40B3h
Name:	Error Identity Register
ShortName:	EIR_VCSUNIT1
Address:	1C80B0h-1C80B3h
Name:	Error Identity Register
ShortName:	EIR_VECSUNIT0
Address:	1D00B0h-1D00B3h
Name:	Error Identity Register
ShortName:	EIR_VCSUNIT2
Address:	1D40B0h-1D40B3h
Name:	Error Identity Register
ShortName:	EIR_VCSUNIT3
Address:	1D80B0h-1D80B3h
Name:	Error Identity Register
ShortName:	EIR_VECSUNIT1
Address:	1E00B0h-1E00B3h
Name:	Error Identity Register
ShortName:	EIR_VCSUNIT4
Address:	1E40B0h-1E40B3h
Name:	Error Identity Register
ShortName:	EIR_VCSUNIT5

EIR - Error Identity Register

Address: 1E80B0h-1E80B3h
 Name: Error Identity Register
 ShortName: EIR_VECSUNIT2

Address: 1F00B0h-1F00B3h
 Name: Error Identity Register
 ShortName: EIR_VCSUNIT6

Address: 1F40B0h-1F40B3h
 Name: Error Identity Register
 ShortName: EIR_VCSUNIT7

Address: 1F80B0h-1F80B3h
 Name: Error Identity Register
 ShortName: EIR_VECSUNIT3

Address: 1A0B0h-1A0B3h
 Name: Error Identity Register
 ShortName: EIR_CCSUNIT0

Address: 1C0B0h-1C0B3h
 Name: Error Identity Register
 ShortName: EIR_CCSUNIT1

Address: 1E0B0h-1E0B3h
 Name: Error Identity Register
 ShortName: EIR_CCSUNIT2

Address: 260B0h-260B3h
 Name: Error Identity Register
 ShortName: EIR_CCSUNIT3

The EIR register contains the persistent values of Hardware-Detected Error Condition bits. Any bit set in this register will cause the error bit in the ISR to be set. The EIR register is also used by software to clear detected errors (by writing a 1 to the appropriate bit(s)), except for the unrecoverable bits described.)

DWord	Bit	Description				
0	31:16	Mask <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>WO</td> </tr> <tr> <td>Format:</td> <td>Mask</td> </tr> </table>	Access:	WO	Format:	Mask
Access:	WO					
Format:	Mask					

EIR - Error Identity Register

	15:0	<p>Error Identity Bits</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This register contains the persistent values of ESR error status bits that are unmasked via the EMR register. (See Table Table 3-3. Hardware-Detected Error Bits). The logical OR of all (defined) bits in this register is reported in the error bit of the Interrupt Status Register. In order to clear an error condition, software must first clear the error by writing a 1 to the appropriate bit(s) in this field. If required, software should then proceed to clear the error bit of the IIR. Reserved bits are RO.</p> <p>Refer the table titled "Hardware-Detected Error Bits" for independent bit definitions.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1h</td> <td>Error occurred</td> </tr> </tbody> </table> <p style="text-align: center; margin-top: 10px;">Programming Notes</p> <p>Writing a 1 to a set bit will cause that error condition to be cleared. However, neither the Page Table Error bit (Bit 4) nor the Instruction Error bit (Bit 0) can be cleared except by reset (i.e., it is a fatal error).</p>	Access:	R/W	Value	Name	1h	Error occurred
Access:	R/W							
Value	Name							
1h	Error occurred							

Error Mask Register

EMR - Error Mask Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	020B4h-020B7h
Name:	Error Mask Register
ShortName:	EMR_RCSUNIT
Address:	220B4h-220B7h
Name:	Error Mask Register
ShortName:	EMR_BCSUNIT
Address:	1C00B4h-1C00B7h
Name:	Error Mask Register
ShortName:	EMR_VCSUNIT0
Address:	1C40B4h-1C40B7h
Name:	Error Mask Register
ShortName:	EMR_VCSUNIT1
Address:	1C80B4h-1C80B7h
Name:	Error Mask Register
ShortName:	EMR_VECSUNIT0
Address:	1D00B4h-1D00B7h
Name:	Error Mask Register
ShortName:	EMR_VCSUNIT2
Address:	1D40B4h-1D40B7h
Name:	Error Mask Register
ShortName:	EMR_VCSUNIT3
Address:	1D80B4h-1D80B7h
Name:	Error Mask Register
ShortName:	EMR_VECSUNIT1
Address:	1E00B4h-1E00B7h
Name:	Error Mask Register
ShortName:	EMR_VCSUNIT4
Address:	1E40B4h-1E40B7h
Name:	Error Mask Register
ShortName:	EMR_VCSUNIT5



EMR - Error Mask Register

Address:	1E80B4h-1E80B7h
Name:	Error Mask Register
ShortName:	EMR_VECSUNIT2
Address:	1F00B4h-1F00B7h
Name:	Error Mask Register
ShortName:	EMR_VCSUNIT6
Address:	1F40B4h-1F40B7h
Name:	Error Mask Register
ShortName:	EMR_VCSUNIT7
Address:	1F80B4h-1F80B7h
Name:	Error Mask Register
ShortName:	EMR_VECSUNIT3
Address:	1A0B4h-1A0B7h
Name:	Error Mask Register
ShortName:	EMR_CCSUNIT0
Address:	1C0B4h-1C0B7h
Name:	Error Mask Register
ShortName:	EMR_CCSUNIT1
Address:	1E0B4h-1E0B7h
Name:	Error Mask Register
ShortName:	EMR_CCSUNIT2
Address:	260B4h-260B7h
Name:	Error Mask Register
ShortName:	EMR_CCSUNIT3

The EMR register is used by software to control which Error Status Register bits are masked or unmasked. Unmasked bits will be reported in the EIR, thus setting the error ISR bit and possibly triggering a CPU interrupt, and will persist in the EIR until cleared by software. Masked bits will not be reported in the EIR and therefore cannot generate error conditions or CPU interrupts. Reserved bits are RO.

DWord	Bit	Description						
0	31:8	<p>Reserved</p> <table border="1"> <tr> <td>Default Value:</td> <td>FFFFFFh</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> </table> <p style="text-align: center;">Programming Notes</p> <p>These bits are not implemented in HW and must be set to '1'</p>	Default Value:	FFFFFFh	Access:	R/W	Format:	PBC
Default Value:	FFFFFFh							
Access:	R/W							
Format:	PBC							

EMR - Error Mask Register

	7:0	Error Mask Bits		
		Access:	R/W	
		This register contains a bit mask that selects which error condition bits (from the ESR) are reported in the EIR.		
		Refer the table titled "Hardware-Detected Error Bits" for independent bit definitions.		
		Value	Name	Description
		FFh	[Default]	
0h	Not Masked	Will be reported in the EIR		
1h	Masked	Will not be reported in the EIR		



Error Status Register

ESR - Error Status Register	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	020B8h-020BBh
Name:	Error Status Register
ShortName:	ESR_RCSUNIT_CTX
Address:	220B8h-220BBh
Name:	Error Status Register
ShortName:	ESR_BCSUNIT_CTX
Address:	1C00B8h-1C00BBh
Name:	Error Status Register
ShortName:	ESR_VCSUNIT0_CTX
Address:	1C40B8h-1C40BBh
Name:	Error Status Register
ShortName:	ESR_VCSUNIT1_CTX
Address:	1C80B8h-1C80BBh
Name:	Error Status Register
ShortName:	ESR_VECSUNIT0_CTX
Address:	1D00B8h-1D00BBh
Name:	Error Status Register
ShortName:	ESR_VCSUNIT2_CTX
Address:	1D40B8h-1D40BBh
Name:	Error Status Register
ShortName:	ESR_VCSUNIT3_CTX
Address:	1D80B8h-1D80BBh
Name:	Error Status Register
ShortName:	ESR_VECSUNIT1_CTX
Address:	1E00B8h-1E00BBh
Name:	Error Status Register
ShortName:	ESR_VCSUNIT4_CTX
Address:	1E40B8h-1E40BBh
Name:	Error Status Register
ShortName:	ESR_VCSUNIT5_CTX

ESR - Error Status Register

Address: 1E80B8h-1E80BBh
 Name: Error Status Register
 ShortName: ESR_VECSUNIT2_CTX

Address: 1F00B8h-1F00BBh
 Name: Error Status Register
 ShortName: ESR_VCSUNIT6_CTX

Address: 1F40B8h-1F40BBh
 Name: Error Status Register
 ShortName: ESR_VCSUNIT7_CTX

Address: 1F80B8h-1F80BBh
 Name: Error Status Register
 ShortName: ESR_VECSUNIT3_CTX

Address: 1A0B8h-1A0BBh
 Name: Error Status Register
 ShortName: ESR_CCSUNIT0_CTX

Address: 1C0B8h-1C0BBh
 Name: Error Status Register
 ShortName: ESR_CCSUNIT1_CTX

Address: 1E0B8h-1E0BBh
 Name: Error Status Register
 ShortName: ESR_CCSUNIT2_CTX

Address: 260B8h-260BBh
 Name: Error Status Register
 ShortName: ESR_CCSUNIT3_CTX

The ESR register contains the current values of all Hardware-Detected Error condition bits (these are all by definition persistent). The EMR register selects which of these error conditions are reported in the persistent EIR (i.e., set bits must be cleared by software) and thereby causing an error interrupt condition to be reported in the ISR.

DWord	Bit	Description				
0	31:16	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

ESR - Error Status Register				
15:0	Error Status Bits			
	Access: RO			
	This register contains the non-persistent values of all hardware-detected error condition bits.			
	Refer the table titled "Hardware-Detected Error Bits" for independent bit definitions.			
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1h</td> <td>Error Condition Detected</td> </tr> </tbody> </table>	Value	Name	1h
Value	Name			
1h	Error Condition Detected			

EU_GRF_CLEAR

EU_GRF_CLEAR - EU_GRF_CLEAR		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0E550h	
Name:	EU_GRF_CLEAR	
ShortName:	EU_GRF_CLEAR	
This is a basic register template		
DWord	Bit	Description
0	31:0	GRF_CLEAR
		Default Value: 000000000000000b
		Access: RO



EUP1 BONUS2 Reg

EUP1SPCBONUS2 - EUP1 BONUS2 Reg		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	24698h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	Reserved
		Access: RO
		Format: MBZ
	7	BONUS2 BIT 7
		Access: R/W
_Custom_GTIReset: BUS		
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
6	BONUS2 BIT 6	
	Access: R/W	
	_Custom_GTIReset: BUS	
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
5	BONUS2 BIT 5	
	Access: R/W	
	_Custom_GTIReset: BUS	
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
4	BONUS2 BIT 4	
	Access: R/W	
	_Custom_GTIReset: BUS	
SLICE 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		

EUP1SPCBONUS2 - EUP1 BONUS2 Reg

	3	BONUS2 BIT 3	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
	2	BONUS2 BIT 2	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			
	1	BONUS2 BIT 1	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)			
	0	BONUS2 BIT 0	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			



EUP1 BONUS11 Reg

EUP1SPCBONUS1 - EUP1 BONUS11 Reg		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	24694h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	Reserved
		Access: RO
		Format: MBZ
	7	BONUS1 BIT 7
		Access: R/W
		_Custom_GTIRreset: BUS
	SLICE 0 BONUS1 BIT:	
	'0' : Initiate power down sequence (clk/rst/fwe)	
	'1' : Initiate power up sequence (clk/rst/fwe)	
	6	BONUS1 BIT 6
		Access: R/W
		_Custom_GTIRreset: BUS
	SLICE 0 BONUS1 BIT:	
	'0' : Initiate power down sequence (clk/rst/fwe)	
	'1' : Initiate power up sequence (clk/rst/fwe)	
	5	BONUS1 BIT 5
		Access: R/W
		_Custom_GTIRreset: BUS
	SLICE 0 BONUS1 BIT:	
	'0' : Initiate power down sequence (clk/rst/fwe)	
'1' : Initiate power up sequence (clk/rst/fwe)		
4	BONUS1 BIT 4	
	Access: R/W	
	_Custom_GTIRreset: BUS	
SLICE 0 power well request:		
'0' : Initiate Power Down request		
'1' : Initiate Power UP req		

EUP1SPCBONUS1 - EUP1 BONUS11 Reg

	3	BONUS1 BIT 3	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
	2	BONUS1 BIT 2	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
	1	BONUS1 BIT 1	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
	0	BONUS1 BIT 0	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		



EUP2 BONUS1 Reg

EUP2SPCBONUS1 - EUP2 BONUS1 Reg			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24714h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:8	Reserved	
		Access:	RO
		Format:	MBZ
	7	BONUS1 BIT 7	
		Access:	R/W
6	BONUS1 BIT 6		
	Access:	R/W	
5	BONUS1 BIT 5		
	Access:	R/W	
4	BONUS1 BIT 4		
	Access:	R/W	

EUP2SPCBONUS1 - EUP2 BONUS1 Reg

	3	BONUS1 BIT 3	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
	2	BONUS1 BIT 2	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			
	1	BONUS1 BIT 1	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)			
	0	BONUS1 BIT 0	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			



EUP2 BONUS2 Reg

EUP2SPCBONUS2 - EUP2 BONUS2 Reg		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	24718h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	Reserved
		Access: RO
		Format: MBZ
	7	BONUS2 BIT 7
		Access: R/W
_Custom_GTIRreset: BUS		
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
6	BONUS2 BIT 6	
	Access: R/W	
	_Custom_GTIRreset: BUS	
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
5	BONUS2 BIT 5	
	Access: R/W	
	_Custom_GTIRreset: BUS	
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
4	BONUS2 BIT 4	
	Access: R/W	
	_Custom_GTIRreset: BUS	
SLICE 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		

EUP2SPCBONUS2 - EUP2 BONUS2 Reg

	3	BONUS2 BIT 3	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
	2	BONUS2 BIT 2	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
	1	BONUS2 BIT 1	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
	0	BONUS2 BIT 0	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		

EUP 2 Power Down FSM control register with lock

EUP2SPCPOWERDNFSMCTL - EUP 2 Power Down FSM control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24710h		
DWord	Bit	Description	
0	31	power down control Lock	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of EU PAIR 0 POWERDNFSMCTL register are R/W 1 = All bits of EU PAIR 0 POWERDNFSMCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:13	Reserved	Access:	RO
		Format:	MBZ
12	Leave firewall disabled	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows 1 = Leave firewall disabled, i.e don't firewall the gated domain, but complete logical flow	
11	Leave reset de-asserted	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e assert resets during power down flows 1 = Leave reset de-asserted mode, i.e dont assert reset, but complete logical flow	

EUP2SPCPOWERDNFSMCTL - EUP 2 Power Down FSM control register with lock

10	Leave CLKs ON	
	Access:	R/W Lock
	_Custom_GTIRreset:	BUS
	<p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM</p> <p>Encodings: 0 = Default mode, i.e gate clocks during power down flows 1 = Leave CLKs ON mode, i.e don't clock gate, but complete logical flow</p>	
9	Leave FET On	
	Access:	R/W Lock
	_Custom_GTIRreset:	BUS
	<p>When This bit is set SPC will not turn off the PFET even though it will complete the flow with PM</p> <p>Encodings: 0 = Default mode, i.e power off fets during power down flows 1 = Leave ON mode, i.e dont power off pfet, but complete logical flow</p>	
8:6	Power Down state 3	
	Default Value:	010b
	Access:	R/W Lock
	_Custom_GTIRreset:	BUS
<p>This will be the 3rd state before power is turned OFF in the well</p> <p>Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Gate Clocks</p>		
5:3	Power Down state 2	
	Default Value:	001b
	Access:	R/W Lock
	_Custom_GTIRreset:	BUS
<p>This will be the 2nd state before power is turned OFF in the well</p> <p>Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default :Firewall ON</p>		



EUP2SPCPOWERDNFSMCTL - EUP 2 Power Down FSM control register with lock

	2:0	Power Down state 1	
		Default Value:	000b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
This will be the 1st state before power is turned OFF in the well			
Encodings:			
000 = Assert Reset			
001 = Firewall ON			
010 = Gate clocks			
1xx = Rsvd for future			
Default : Assert Reset			

EUP 2 Power on FSM control register with lock

EUP2SPCPOWERUPFSMCTL - EUP 2 Power on FSM control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	2470Ch		
DWord	Bit	Description	
0	31	power up control Lock	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of EU PAIR 0 POWERUPFSMCTL register are R/W 1 = All bits of EU PAIR 0 POWERUPFSMCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
	30:9	Reserved	
		Access:	RO
		Format:	MBZ
	8:6	Power UP state 3	
		Default Value:	010b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		This will be the 3rd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)	
5:3	Power UP state 2		
	Default Value:	001b	
	Access:	R/W Lock	
	_Custom_GTIReset:	BUS	
	This will be the 2nd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF		



EUP2SPCPOWERUPFSMCTL - EUP 2 Power on FSM control register with lock

	2:0	Power UP state 1	
		Default Value:	000b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
This will be the 1st state after power is turned ON in the well			
Encodings:			
000 = Clock Ungate			
001 = Firewall OFF			
010 = De-assert resets			
1xx = Rsvd for future			
Default - Clock Ungate			

EUP3 BONUS1 Reg

EUP3PCBONUS1 - EUP3 BONUS1 Reg			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24794h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:8	Reserved	
		Access:	RO
		Format:	MBZ
	7	BONUS1 BIT 7	
		Access:	R/W
6	BONUS1 BIT 6		
	Access:	R/W	
5	BONUS1 BIT 5		
	Access:	R/W	
4	BONUS1 BIT 4		
	Access:	R/W	

EUP3SPCBONUS1 - EUP3 BONUS1 Reg

	3	BONUS1 BIT 3	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
	2	BONUS1 BIT 2	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
	1	BONUS1 BIT 1	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
	0	BONUS1 BIT 0	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		

EUP3 BONUS2 Reg

EUP3PCBONUS2 - EUP3 BONUS2 Reg		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	24798h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	Reserved
		Access: RO
		Format: MBZ
	7	BONUS2 BIT 7
		Access: R/W
_Custom_GTIReset: BUS		
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
6	BONUS2 BIT 6	
	Access: R/W	
	_Custom_GTIReset: BUS	
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
5	BONUS2 BIT 5	
	Access: R/W	
	_Custom_GTIReset: BUS	
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
4	BONUS2 BIT 4	
	Access: R/W	
	_Custom_GTIReset: BUS	
SLICE 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		

EUP3SPCBONUS2 - EUP3 BONUS2 Reg

	3	BONUS2 BIT 3	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
	2	BONUS2 BIT 2	
		Access:	R/W
		_Custom_GTIReset:	BUS
SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			
	1	BONUS2 BIT 1	
		Access:	R/W
		_Custom_GTIReset:	BUS
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)			
	0	BONUS2 BIT 0	
		Access:	R/W
		_Custom_GTIReset:	BUS
SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			

EU PAIR 1 PFET control register with lock

EUP1SPCPFETCTL - EU PAIR 1 PFET control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24688h		
DWord	Bit	Description	
0	31	PFET Control Lock	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of EU PAIR 1 PGFETCTL register are R/W 1 = All bits of EU PAIR 1 PGFETCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:24	Reserved	Access:	RO
		Format:	MBZ
23	Power Well Status	Access:	RO
		_Custom_GTIReset:	BUS
		0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
22	Powergood timer error	Access:	RO
		_Custom_GTIReset:	BUS
		0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	

EUP1SPCPFETCTL - EU PAIR 1 PFET control register with lock

21:19		Delay from enabling secondary PFETs to power good.			
		Default Value:		100b	
		Access:		R/W Lock	
		_Custom_GTIRreset:		BUS	
		Delay from enabling secondary PFETs to power good 3'b000: 40ns 3'b001: 80ns 3'b010: 160ns 3'b011: 240ns 3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns			
18:16		Strobe pulse period			
		Access:		R/W Lock	
		_Custom_GTIRreset:		BUS	
		Time period b/w two adjacent strobes to the primary FETs 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)			
		Value		Name	
		001b		[Default]	
15:0		PFET Ladder Step Sequence			
		Default Value:		1111111111111111b	
		Access:		R/W Lock	
		_Custom_GTIRreset:		BUS	
		PFET Ladder STEP sequence The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage. The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0] Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal. 15'FFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15. 15'FFF1h: Ladder step goes 0, 4, 5, 6,?.15; Steps 1, 2, 3 are skipped. 15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped. 15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.			

EU PAIR 1 Power Context Save request

EUP1PGCTXREQ - EU PAIR 1 Power Context Save request						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	24684h					
DWord	Bit	Description				
0	31:16	Message Mask				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Message Mask bits for lower 16 bits</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
15:10	Reserved					
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
9		Power context save request				
		<table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Power Context Save Request 1'b0 : Power context save is not being requested 1'b1 : Power context save is being requested CPUUnit self-clears this bit upon sampling.</p>	Access:	R/W Set	_Custom_GTIReset:	BUS
	Access:	R/W Set				
_Custom_GTIReset:	BUS					
8:0	Power Context Save request credit count					
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>QWord Credits for Power Context Save Request Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511 : Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W					
_Custom_GTIReset:	BUS					



EU PAIR 1 Power Down FSM control register with lock

EUP1SPCPOWERDNFSMCTL - EU PAIR 1 Power Down FSM control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24690h		
DWord	Bit	Description	
0	31	power down control Lock	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of EU PAIR 0 POWERDNFSMCTL register are R/W 1 = All bits of EU PAIR 0 POWERDNFSMCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:13	Reserved	Access:	RO
		Format:	MBZ
12	Leave firewall disabled	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows 1 = Leave firewall disabled, i.e don't firewall the gated domain, but complete logical flow	
11	Leave reset de-asserted	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e assert resets during power down flows 1 = Leave reset de-asserted mode, i.e don't assert reset, but complete logical flow	

EUP1SPCPOWERDNFSMCTL - EU PAIR 1 Power Down FSM control register with lock

10	Leave CLKs ON	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM</p> <p>Encodings: 0 = Default mode, i.e gate clocks during power down flows 1 = Leave CLKs ON mode, i.e don't clock gate, but complete logical flow</p>	Access:	R/W Lock	_Custom_GTIRreset:	BUS										
Access:	R/W Lock															
_Custom_GTIRreset:	BUS															
9	Leave FET On	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>When This bit is set SPC will not turn off the PFET even though it will complete the flow with PM</p> <p>Encodings: 0 = Default mode, i.e power off fets during power down flows 1 = Leave ON mode, i.e don't power off pfet, but complete logical flow</p>	Access:	R/W Lock	_Custom_GTIRreset:	BUS										
Access:	R/W Lock															
_Custom_GTIRreset:	BUS															
8:6	Power Down state 3	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This will be the 3rd state before power is turned OFF in the well Default : Gate Clocks</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>Assert Reset</td> </tr> <tr> <td>1xxb</td> <td>Reserved</td> </tr> <tr> <td>001b</td> <td>Firewall ON</td> </tr> <tr> <td>010b</td> <td>Gate clocks [Default]</td> </tr> </tbody> </table>	Access:	R/W Lock	_Custom_GTIRreset:	BUS	Value	Name	000b	Assert Reset	1xxb	Reserved	001b	Firewall ON	010b	Gate clocks [Default]
Access:	R/W Lock															
_Custom_GTIRreset:	BUS															
Value	Name															
000b	Assert Reset															
1xxb	Reserved															
001b	Firewall ON															
010b	Gate clocks [Default]															
5:3	Power Down state 2	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This will be the 2nd state before power is turned OFF in the well Default :Firewall ON</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1xxb</td> <td>Reserved</td> </tr> <tr> <td>010b</td> <td>Gate clocks</td> </tr> <tr> <td>000b</td> <td>Assert Reset</td> </tr> <tr> <td>001b</td> <td>Firewall ON [Default]</td> </tr> </tbody> </table>	Access:	R/W Lock	_Custom_GTIRreset:	BUS	Value	Name	1xxb	Reserved	010b	Gate clocks	000b	Assert Reset	001b	Firewall ON [Default]
Access:	R/W Lock															
_Custom_GTIRreset:	BUS															
Value	Name															
1xxb	Reserved															
010b	Gate clocks															
000b	Assert Reset															
001b	Firewall ON [Default]															

EUP1SPCPOWERDNFSMCTL - EU PAIR 1 Power Down FSM control register with lock

	2:0	Power Down state 1	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		This will be the 1st state before power is turned OFF in the well	
		Default : Assert Reset	
		Value	Name
		001b	Firewall ON
010b	Gate clocks		
1xxb	Reserved		
000b	Assert Reset [Default]		

EU PAIR 1 Power Gate Control Request

EUP1PGCTLREQ - EU PAIR 1 Power Gate Control Request			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24680h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	Message Mask	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
15:2	Reserved	Access:	RO
		Format:	MBZ
1	CLK RST FWE Request	Access:	R/W
		_Custom_GTIRreset:	BUS
		EU PAIR 0 CLK RST FWE request: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)	
0	Power Gate Request	Access:	R/W
		_Custom_GTIRreset:	BUS
		EU PAIR 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	



EU PAIR 1 Power on FSM control register with lock

EUP1SPCPOWERUPFSMCTL - EU PAIR 1 Power on FSM control register with lock							
Register Space:	MMIO: 0/2/0						
Size (in bits):	32						
Address:	2468Ch						
DWord	Bit	Description					
0	31	power up control Lock <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>0 = Bits of EU PAIR 0 POWERUPFSMCTL register are R/W 1 = All bits of EU PAIR 0 POWERUPFSMCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.</p>	Access:	R/W Lock	_Custom_GTIReset:	BUS	
		Access:	R/W Lock				
		_Custom_GTIReset:	BUS				
30:9	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
8:6	Power UP state 3 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This will be the 3rd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)</p>	Default Value:	010b	Access:	R/W Lock	_Custom_GTIReset:	BUS
Default Value:	010b						
Access:	R/W Lock						
_Custom_GTIReset:	BUS						

EUP1SPCPOWERUPFSMCTL - EU PAIR 1 Power on FSM control register with lock

5:3	<p>Power UP state 2</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">001b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This will be the 2nd state after power is turned ON in the well</p> <p>Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF</p>	Default Value:	001b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	001b						
Access:	R/W Lock						
_Custom_GTIRreset:	BUS						
2:0	<p>Power UP state 1</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">000b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This will be the 1st state after power is turned ON in the well</p> <p>Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate</p>	Default Value:	000b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	000b						
Access:	R/W Lock						
_Custom_GTIRreset:	BUS						



EU PAIR 2 PGFET control register with lock

EUP2SPCPFETCTL - EU PAIR 2 PGFET control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24708h		
DWord	Bit	Description	
0	31	PFET Control Lock	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of EU PAIR 0 PGFETCTL register are R/W 1 = All bits of EU PAIR 0 PGFETCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:24		Reserved	
		Access:	RO
		Format:	MBZ
23		Power Well Status	
		Access:	RO
		_Custom_GTIReset:	BUS
		0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
22		Powergood timer error	
		Access:	RO
		_Custom_GTIReset:	BUS
		0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	

EUP2SPCPFETCTL - EU PAIR 2 PGFET control register with lock

21:19	Delay from enabling secondary PFETs to power good.	
	Default Value:	100b
	Access:	R/W Lock
	_Custom_GTIRreset:	BUS
	Delay from enabling secondary PFETs to power good 3'b000: 40ns 3'b001: 80ns 3'b010: 160ns 3'b011: 240ns 3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns	
18:16	Stroble pulse period	
	Access:	R/W Lock
	_Custom_GTIRreset:	BUS
	Time period b/w two adjacent strobes to the primary FETs 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)	
	Value	Name
	001b	[Default]
15:0	PFET Ladder Step Sequence	
	Default Value:	1111111111111111b
	Access:	R/W Lock
	_Custom_GTIRreset:	BUS
	PFET Ladder STEP sequence The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage. The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0] Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal. 15'FFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15. 15'FFF1h: Ladder step goes 0, 4, 5, 6,?.15; Steps 1, 2, 3 are skipped. 15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped. 15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.	



EU PAIR 2 Power Context Save request

EUP2PGCTXREQ - EU PAIR 2 Power Context Save request						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	24704h					
DWord	Bit	Description				
0	31:16	Message Mask				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Message Mask bits for lower 16 bits</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
15:10	Reserved					
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
9		Power context save request				
		<table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Power Context Save Request 1'b0 : Power context save is not being requested 1'b1 : Power context save is being requested CPUUnit self-clears this bit upon sampling.</p>	Access:	R/W Set	_Custom_GTIReset:	BUS
	Access:	R/W Set				
_Custom_GTIReset:	BUS					
8:0	Power Context Save request credit count					
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>QWord Credits for Power Context Save Request Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511 : Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W					
_Custom_GTIReset:	BUS					

EU PAIR 2 Power Gate Control Request

EUP2PGCTLREQ - EU PAIR 2 Power Gate Control Request			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24700h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	Message Mask	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
15:2	Reserved	Access:	RO
		Format:	MBZ
1	CLK RST FWE Request	Access:	R/W
		_Custom_GTIRreset:	BUS
		EU PAIR 0 CLK RST FWE request: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)	
0	Power Gate Request	Access:	R/W
		_Custom_GTIRreset:	BUS
		EU PAIR 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	



EU PAIR 3 PGFET control register with lock

EUP3SPCPFETCTL - EU PAIR 3 PGFET control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24788h		
DWord	Bit	Description	
0	31	PFET Control Lock	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of EU PAIR 0 PGFETCTL register are R/W 1 = All bits of EU PAIR 0 PGFETCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:24		Reserved	
		Access:	RO
		Format:	MBZ
23		Power Well Status	
		Access:	RO
		_Custom_GTIReset:	BUS
		0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
22		Powergood timer error	
		Access:	RO
		_Custom_GTIReset:	BUS
		0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	

EUP3SPCPFETCTL - EU PAIR 3 PGFET control register with lock

21:19	Delay from enabling secondary PFETs to power good.	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>100b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Delay from enabling secondary PFETs to power good 3'b000: 40ns 3'b001: 80ns 3'b010: 160ns 3'b011: 240ns 3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns</p>	Default Value:	100b	Access:	R/W Lock	_Custom_GTIRreset:	BUS			
Default Value:	100b										
Access:	R/W Lock										
_Custom_GTIRreset:	BUS										
18:16	Time period last primay pfet strobe to secondary pfet strobe	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Time period b/w two adjacent strobes to the primary FETs 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>001b</td> <td>[Default]</td> </tr> </tbody> </table>	Access:	R/W Lock	_Custom_GTIRreset:	BUS	Value	Name	001b	[Default]	
Access:	R/W Lock										
_Custom_GTIRreset:	BUS										
Value	Name										
001b	[Default]										
15:0	PFET Ladder Step Sequence	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td>111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>PFET Ladder STEP sequence The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage. The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0] Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal. 15'FFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15. 15'FFF1h: Ladder step goes 0, 4, 5, 6,?.15; Steps 1, 2, 3 are skipped. 15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped. 15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.</p>	Default Value:	111111111111111b	Access:	R/W Lock	_Custom_GTIRreset:	BUS			
Default Value:	111111111111111b										
Access:	R/W Lock										
_Custom_GTIRreset:	BUS										



EU PAIR 3 Power Context Save request

EUP3PGCTXREQ - EU PAIR 3 Power Context Save request						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	24784h					
DWord	Bit	Description				
0	31:16	Message Mask				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Message Mask bits for lower 16 bits</p>	Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO				
	_Custom_GTIRreset:	BUS				
15:10	Reserved					
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
9		Power context save request				
		<table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Power Context Save Request 1'b0 : Power context save is not being requested 1'b1 : Power context save is being requested CPUUnit self-clears this bit upon sampling.</p>	Access:	R/W Set	_Custom_GTIRreset:	BUS
	Access:	R/W Set				
_Custom_GTIRreset:	BUS					
8:0	Power Context Save request credit count					
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>QWord Credits for Power Context Save Request Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511 : Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					

EU PAIR 3 Power Down FSM control register with lock

EUP3SPCPOWERDNFSMCTL - EU PAIR 3 Power Down FSM control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24790h		
DWord	Bit	Description	
0	31	power down control Lock	
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		0 = Bits of EU PAIR 0 POWERDNFSMCTL register are R/W 1 = All bits of EU PAIR 0 POWERDNFSMCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:13	Reserved	Access:	RO
		Format:	MBZ
12	Leave firewall disabled	Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows 1 = Leave firewall disabled, i.e don't firewall the gated domain, but complete logical flow	
11	Leave reset de-asserted	Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e assert resets during power down flows 1 = Leave reset de-asserted mode, i.e don't assert reset, but complete logical flow	

EUP3SPCPOWERDNFSMCTL - EU PAIR 3 Power Down FSM control register with lock

10	Leave CLKs ON	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM</p> <p>Encodings: 0 = Default mode, i.e gate clocks during power down flows 1 = Leave CLKs ON mode, i.e don't clock gate, but complete logical flow</p>	Access:	R/W Lock	_Custom_GTIRreset:	BUS			
Access:	R/W Lock								
_Custom_GTIRreset:	BUS								
9	Leave FET On	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>When This bit is set SPC will not turn off the PFET even though it will complete the flow with PM</p> <p>Encodings: 0 = Default mode, i.e power off fets during power down flows 1 = Leave ON mode, i.e don't power off pfet, but complete logical flow</p>	Access:	R/W Lock	_Custom_GTIRreset:	BUS			
Access:	R/W Lock								
_Custom_GTIRreset:	BUS								
8:6	Power Down state 3	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This will be the 3rd state before power is turned OFF in the well</p> <p>Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Gate Clocks</p>	Default Value:	010b	Access:	R/W Lock	_Custom_GTIRreset:	BUS	
Default Value:	010b								
Access:	R/W Lock								
_Custom_GTIRreset:	BUS								
5:3	Power Down state 2	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This will be the 2nd state before power is turned OFF in the well</p> <p>Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default :Firewall ON</p>	Default Value:	001b	Access:	R/W Lock	_Custom_GTIRreset:	BUS	
Default Value:	001b								
Access:	R/W Lock								
_Custom_GTIRreset:	BUS								

EUP3SPCPOWERDNFSMCTL - EU PAIR 3 Power Down FSM control register with lock

	2:0	Power Down state 1	
		Default Value:	000b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		<p>This will be the 1st state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default : Assert Reset</p>	



EU PAIR 3 Power Gate Control Request

EUP3PGCTLREQ - EU PAIR 3 Power Gate Control Request			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24780h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	Message Mask	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
15:2	Reserved	Access:	RO
		Format:	MBZ
1	CLK RST FWE Request	Access:	R/W
		_Custom_GTIRreset:	BUS
		EU PAIR 0 CLK RST FWE request: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)	
0	Power Gate Request	Access:	R/W
		_Custom_GTIRreset:	BUS
		EU PAIR 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	

EU PAIR 3 Power on FSM control register with lock

EUP3SPCPOWERUPFSMCTL - EU PAIR 3 Power on FSM control register with lock							
Register Space:	MMIO: 0/2/0						
Size (in bits):	32						
Address:	2478Ch						
DWord	Bit	Description					
0	31	power up control Lock <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>0 = Bits of EU PAIR 0 POWERUPFSMCTL register are R/W 1 = All bits of EU PAIR 0 POWERUPFSMCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.</p>	Access:	R/W Lock	_Custom_GTIReset:	BUS	
		Access:	R/W Lock				
		_Custom_GTIReset:	BUS				
30:9	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
8:6	Power UP state 3 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This will be the 3rd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)</p>	Default Value:	010b	Access:	R/W Lock	_Custom_GTIReset:	BUS
Default Value:	010b						
Access:	R/W Lock						
_Custom_GTIReset:	BUS						

EUP3SPCPOWERUPFSMCTL - EU PAIR 3 Power on FSM control register with lock

5:3	<p>Power UP state 2</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This will be the 2nd state after power is turned ON in the well</p> <p>Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF</p>	Default Value:	001b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	001b						
Access:	R/W Lock						
_Custom_GTIRreset:	BUS						
2:0	<p>Power UP state 1</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This will be the 1st state after power is turned ON in the well</p> <p>Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate</p>	Default Value:	000b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	000b						
Access:	R/W Lock						
_Custom_GTIRreset:	BUS						

Exec-List Context Offset

CXT_EL_OFFSET - Exec-List Context Offset	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	021ACh-021AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_RCSUNIT
Address:	221ACh-221AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_BCSUNIT
Address:	1C01ACh-1C01AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_VCSUNIT0
Address:	1C41ACh-1C41AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_VCSUNIT1
Address:	1C81ACh-1C81AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_VECSUNIT0
Address:	1D01ACh-1D01AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_VCSUNIT2
Address:	1D41ACh-1D41AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_VCSUNIT3
Address:	1D81ACh-1D81AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_VECSUNIT1
Address:	1E01ACh-1E01AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_VCSUNIT4
Address:	1E41ACh-1E41AFh
Name:	Exec-List Context Offset



CXT_EL_OFFSET - Exec-List Context Offset

ShortName:	CXT_EL_OFFSET_VCSUNIT5
Address:	1E81ACh-1E81AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_VECSUNIT2
Address:	1F01ACh-1F01AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_VCSUNIT6
Address:	1F41ACh-1F41AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_VCSUNIT7
Address:	1F81ACh-1F81AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_VECSUNIT3
Address:	1A1ACh-1A1AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_CCSUNIT0
Address:	1C1ACh-1C1AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_CCSUNIT1
Address:	1E1ACh-1E1AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_CCSUNIT2
Address:	261ACh-261AFh
Name:	Exec-List Context Offset
ShortName:	CXT_EL_OFFSET_CCSUNIT3

This register provides the layout format of LRCA in Exec-List mode of scheduling. Each field represents its location in 4KB offset from LRCA base address. Register gets initialized to default value coming out of reset. SW must not program this register.

DWord	Bit	Description				
0	31:24	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

CXT_EL_OFFSET - Exec-List Context Offset

	23:20	CSFE Engine Context Size		
		Access:	R/W	
			Value	Name
		9h		[Default]
	19:16	Ring Context Offset		
		Default Value:	1h	
		Access:	R/W	
	15:13	Ring Context Size		
		Access:	R/W	
		Value	Name	
		6h		[Default]
	12:4	Reserved		
		Access:	RO	
Format:		MBZ		
3:0	PerProcess HW Status Page Offset			
	Default Value:	0h		
	Access:	R/W		



Execlist Control Register

EXECLIST_CONTROL - Execlist Control Register	
Register Space:	MMIO: 0/2/0
Access:	WO
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02550h-02553h
Name:	EXECLIST CONTROL
ShortName:	EXECLIST_CONTROL_RCSUNIT
Address:	22550h-22553h
Name:	EXECLIST CONTROL
ShortName:	EXECLIST_CONTROL_BCSUNIT
Address:	1C0550h-1C0553h
Name:	EXECLIST CONTROL
ShortName:	EXECLIST_CONTROL_VCSUNIT0
Address:	1C4550h-1C4553h
Name:	EXECLIST CONTROL
ShortName:	EXECLIST_CONTROL_VCSUNIT1
Address:	1C8550h-1C8553h
Name:	EXECLIST CONTROL
ShortName:	EXECLIST_CONTROL_VECSUNIT0
Address:	1D0550h-1D0553h
Name:	EXECLIST CONTROL
ShortName:	EXECLIST_CONTROL_VCSUNIT2
Address:	1D4550h-1D4553h
Name:	EXECLIST CONTROL
ShortName:	EXECLIST_CONTROL_VCSUNIT3
Address:	1D8550h-1D8553h
Name:	EXECLIST CONTROL
ShortName:	EXECLIST_CONTROL_VECSUNIT1
Address:	1E0550h-1E0553h
Name:	EXECLIST CONTROL
ShortName:	EXECLIST_CONTROL_VCSUNIT4
Address:	1E4550h-1E4553h
Name:	EXECLIST CONTROL
ShortName:	EXECLIST_CONTROL_VCSUNIT5

EXECLIST_CONTROL - Execlist Control Register		
Address:	1E8550h-1E8553h	
Name:	EXECLIST CONTROL	
ShortName:	EXECLIST_CONTROL_VECSUNIT2	
Address:	1F0550h-1F0553h	
Name:	EXECLIST CONTROL	
ShortName:	EXECLIST_CONTROL_VCSUNIT6	
Address:	1F4550h-1F4553h	
Name:	EXECLIST CONTROL	
ShortName:	EXECLIST_CONTROL_VCSUNIT7	
Address:	1F8550h-1F8553h	
Name:	EXECLIST CONTROL	
ShortName:	EXECLIST_CONTROL_VECSUNIT3	
Address:	1A550h-1A553h	
Name:	EXECLIST CONTROL	
ShortName:	EXECLIST_CONTROL_CCSUNIT0	
Address:	1C550h-1C553h	
Name:	EXECLIST CONTROL	
ShortName:	EXECLIST_CONTROL_CCSUNIT1	
Address:	1E550h-1E553h	
Name:	EXECLIST CONTROL	
ShortName:	EXECLIST_CONTROL_CCSUNIT2	
Address:	26550h-26553h	
Name:	EXECLIST CONTROL	
ShortName:	EXECLIST_CONTROL_CCSUNIT3	
DWord	Bit	Description
0	31:3	Reserved
		Access: RO
		Format: MBZ

EXECLIST_CONTROL - Execlist Control Register

2	Use HW Element Pointer	Access:	WO	<p>HW element pointer gets saved on a context getting preempted due to Preempt to Idle(indicates the element number of the preempted context in the EQ). On a load following Preempt to Idle SW can set "Use Element Pointer" to indicate HW to resume from the element on which preemption has occurred due to Preempt to Idle, not setting Use Element Pointer will result in HW executing from Element-0.</p> <ul style="list-style-type: none"> ○ UseHWElementPointer = 1 : HW saves its position in the N deep execution Q across any C6 events. When HW sees Load + UseHWElementPointer, HW will restart execution at the element pointed to by the Element Pointer. <ul style="list-style-type: none"> • This usage is only expected post a PreemptToldle message, and is independent of C6 entry-exit in between PreemptToldle and Load. • Load+UseHWElementPointer on the first load (out of reset) will cause execution to begin at the first valid element in the Q • Load+UseHWElementPointer without a preceding PreemptToldle (i.e. when trying to Preempt a currently running Q) will cause undefined behavior. ○ UseHWElementPointer = 0 : HW begins execution at the first valid element in the Q.
1	Preempt to Idle	Access:	WO	<p>When SW writes a 1 to this bit, HW will immediately copy the contents of the Execution queue into the Submission queue. HW will preempt the executing context on appropriate preemption boundary, saves state and invalidates all the pending elements of the execution queue to be executed. HW saves the element pointer of the EQ on which it got preempted (indicates the element number of the preempted context in the EQ), element pointer is power context save/restored by HW. This forces HW to go idle triggering idle sequence for power management. A Preempt-to-idle message must be followed by a Load message to resume operation. This Load message may occur before or after a power gating/C6 sequence</p>
0	Load	Access:	WO	<p>Writing to the Load bit triggers HW to sample Submission Queue (SQ) to Execution Queue (EQ) and start executing from Element-0 of Execution Queue. Doing a Load during an ongoing execution of an context will result in preemption and the new submission queue gets sampled to Execution Queue, however HW will not start executing from the newly updated Execution Queue until the preempted context is completely saved. Multiple loads occurring during the preemption of an executing context will result in EQ getting updated multiple times with the SQ and engine will only execute the most up to date EQ available upon completion of the preemption.</p>

Execlist Status

EXECLIST_STATUS - Execlist Status	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	64
_Custom_GTIReset:	DEV
Address:	02234h-0223Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_RCSUNIT
Address:	22234h-2223Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_BCSUNIT
Address:	1C0234h-1C023Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_VCSUNIT0
Address:	1C4234h-1C423Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_VCSUNIT1
Address:	1C8234h-1C823Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_VECSUNIT0
Address:	1D0234h-1D023Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_VCSUNIT2
Address:	1D4234h-1D423Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_VCSUNIT3
Address:	1D8234h-1D823Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_VECSUNIT1
Address:	1E0234h-1E023Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_VCSUNIT4
Address:	1E4234h-1E423Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_VCSUNIT5



EXECLIST_STATUS - Execlist Status

Address:	1E8234h-1E823Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_VECSUNIT2
Address:	1F0234h-1F023Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_VCSUNIT6
Address:	1F4234h-1F423Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_VCSUNIT7
Address:	1F8234h-1F823Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_VECSUNIT3
Address:	1A234h-1A23Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_CCSUNIT0
Address:	1C234h-1C23Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_CCSUNIT1
Address:	1E234h-1E23Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_CCSUNIT2
Address:	26234h-2623Bh
Name:	RCS Execlist Status
ShortName:	EXECLIST_STATUS_CCSUNIT3

This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. Default Value = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED).

Programming Notes

This register functionality is not supported and must not be programmed for Position command streamer.

DWord	Bit	Description				
0	63:32	<p>Current Context ID</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Contains the context ID of the currently running context.</p>	Access:	RO	Format:	U32
Access:	RO					
Format:	U32					

EXECLIST_STATUS - Execlist Status

31	Reserved	Access:	RO
		Format:	MBZ
30	Pending Load	Access:	RO
		Format:	U1
When set indicates the Load of SQ to EQ is complete. Hardware is in the process of making the first valid element of the EQ to be active (executing).			
29:28	Reserved	Access:	RO
		Format:	MBZ
27	Arbitration Enable	Access:	RO
		Format:	U1
This field reflects the Arbitration Flag set by the MI_ARB_ON_OFF command in Command Streamer.			
26:12	Last Context Switch Reason	Access:	R/W
		Format:	U15
Description			
This field contains the switch reason for the last context to switch away.			
Bit	Definition		
12	Idle to Active (special case of Switch to New Queue)		
13	Switch To New Queue		
14	Element Switch		
15	Active to Idle (special case of Element Switch)		
16	Context Complete		
17	Wait on Sync Flip		
18	Wait on V-Blank		
19	Wait on Semaphore		
20	Wait on Scan Line		
26:21	Reserved		
Programming Notes			
This field should not be written by SW.			

EXECLIST_STATUS - Execlist Status

	11:8	Active Context Offset	Access:	RO
	When Active Context field is set, this field indicates the active context offset within the execution queue.			
	7	Active Context	Access:	RO
	When set indicates there is an active context being executed in hardware.			
	6:5	Reserved	Access:	RO
			Format:	MBZ
	4	Valid Execution Queue Duplicate	Access:	RO
	Indicates there is an active context or a pending context or a pending load in progress.			
3	Valid Execution Queue	Access:	RO	
Indicates there is an active context or a pending context or a pending load in progress.				
2	Preempt to Idle Pending	Access:	RO	
Preempt to Idle Pending: HW has received Preempt to Idle load request from the scheduler and hardware is in the process of switching out the active context if any to force HW go IDLE.				
1	Two Pending Load's	Access:	RO	
Indicates there are two pending loads in HW, (n-1)th load's first valid element is being pursued by HW to be made active and the Nth loads first valid element will be considered once (N-1)th is active. This situation will arise when Nth load happens while (N-1)th load is pending in hardware. Any further Load (N+1) occurring while this bit is set will result in overwriting the Nth SQ load, that is Nth SQ load contents will never be seen by hardware.				
0	Execution Queue Invalid	Default Value:	1h	
		Access:	RO	
There are no contexts available in Execution Queue to be executed. There are no pending loads (including Preempt To Idle) to be processed by the hardware. Scheduler can look for this bit to be set before doing a load of SQ to avoid preemption of any active contexts in hardware.				

Execlist Submission Queue Contents

EXECLIST_SQ_CONTENTS - Execlist Submission Queue Contents	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	512
_Custom_GTIReset:	DEV
Address:	02510h-0254Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_RCSUNIT
Address:	22510h-2254Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_BCSUNIT
Address:	1C0510h-1C054Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_VCSUNIT0
Address:	1C4510h-1C454Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_VCSUNIT1
Address:	1C8510h-1C854Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_VECSUNIT0
Address:	1D0510h-1D054Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_VCSUNIT2
Address:	1D4510h-1D454Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_VCSUNIT3
Address:	1D8510h-1D854Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_VECSUNIT1
Address:	1E0510h-1E054Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_VCSUNIT4
Address:	1E4510h-1E454Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_VCSUNIT5



EXECLIST_SQ_CONTENTS - Execlist Submission Queue Contents

Address:	1E8510h-1E854Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_VECSUNIT2
Address:	1F0510h-1F054Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_VCSUNIT6
Address:	1F4510h-1F454Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_VCSUNIT7
Address:	1F8510h-1F854Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_VECSUNIT3
Address:	1A510h-1A54Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_CCSUNIT0
Address:	1C510h-1C54Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_CCSUNIT1
Address:	1E510h-1E54Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_CCSUNIT2
Address:	26510h-2654Fh
Name:	EXECLIST SQ CONTENTS
ShortName:	EXECLIST_SQ_CONTENTS_CCSUNIT3

Contents of submission queue from Element-0 to Element-7.

All "Element* Low Dword" have the format of the Bits[31:0] of the "Context Descriptor" definition.
 All "Element* HighDword" have the format of the Bits[63:32] of the "Context Descriptor" definition.

DWord	Bit	Description				
0	31:0	Element 0 Low DWord <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table>	Access:	R/W	Format:	U32
Access:	R/W					
Format:	U32					
1	31:0	Element 0 High DWord <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table>	Access:	R/W	Format:	U32
Access:	R/W					
Format:	U32					

EXECLIST_SQ_CONTENTS - Execlist Submission Queue Contents

2	31:0	Element 1 Low DWord	
		Access:	R/W
		Format:	U32
3	31:0	Element 1 High DWord	
		Access:	R/W
		Format:	U32
4	31:0	Element 2 Low DWord	
		Access:	R/W
		Format:	U32
5	31:0	Element 2 High DWord	
		Access:	R/W
		Format:	U32
6	31:0	Element 3 Low DWord	
		Access:	R/W
		Format:	U32
7	31:0	Element 3 High DWord	
		Access:	R/W
		Format:	U32
8	31:0	Element 4 Low DWord	
		Access:	R/W
		Format:	U32
9	31:0	Element 4 High DWord	
		Access:	R/W
		Format:	U32
10	31:0	Element 5 Low DWord	
		Access:	R/W
		Format:	U32
11	31:0	Element 5 High DWord	
		Access:	R/W
		Format:	U32
12	31:0	Element 6 Low DWord	
		Access:	R/W
		Format:	U32
13	31:0	Element 6 High DWord	
		Access:	R/W
		Format:	U32



EXECLIST_SQ_CONTENTS - Execlist Submission Queue Contents

14	31:0	Element 7 Low DWord	
		Access:	R/W
		Format:	U32
15	31:0	Element 7 High DWord	
		Access:	R/W
		Format:	U32

Execlist Submit Port Register

EXECLIST_SUBMITPORT - Execlist Submit Port Register	
Register Space:	MMIO: 0/2/0
Access:	WO
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02230h-02233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_RCSUNIT
Address:	22230h-22233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_BCSUNIT
Address:	1C0230h-1C0233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_VCSUNIT0
Address:	1C4230h-1C4233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_VCSUNIT1
Address:	1C8230h-1C8233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_VECSUNIT0
Address:	1D0230h-1D0233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_VCSUNIT2
Address:	1D4230h-1D4233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_VCSUNIT3
Address:	1D8230h-1D8233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_VECSUNIT1
Address:	1E0230h-1E0233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_VCSUNIT4
Address:	1E4230h-1E4233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_VCSUNIT5



EXECLIST_SUBMITPORT - Execlist Submit Port Register

Address:	1E8230h-1E8233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_VECSUNIT2
Address:	1F0230h-1F0233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_VCSUNIT6
Address:	1F4230h-1F4233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_VCSUNIT7
Address:	1F8230h-1F8233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_VECSUNIT3
Address:	1A230h-1A233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_CCSUNIT0
Address:	1C230h-1C233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_CCSUNIT1
Address:	1E230h-1E233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_CCSUNIT2
Address:	26230h-26233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_CCSUNIT3

ELSP provides a mechanism to load the elements of the Submission Queue in a cyclic order starting from Element-0 to Element-7. Consecutive writes to ELSP results in progressively updating lower dword followed by upper dword of successive elements starting from Element-0 to Element7. On reaching upper dword of Element-7 it wraps back to lower dword of Element-0.

Example: The first dword write to ELSP results in updating the lower dword of Element-0 and the following write updates the upper dword of Element-0 and the following write updates the lower dword of Element-1 and so on, on updating upper dword of Element-7 it wraps back to lower dword of Element-0.

DWord	Bit	Description				
0	31:0	<p>Context Descriptor DW</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>WO</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>See "Context Descriptor Format" for format. The element that this DW is submitted as and whether it is the high DW or the low DW is determined by order. This register must be written to 16 times in order to write to all the eight elements of an Submission Queue. .</p>	Access:	WO	Format:	U32
Access:	WO					
Format:	U32					

Execute Condition Code Register

EXCC - Execute Condition Code Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02028h-0202Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_RCSUNIT_CTX
Address:	22028h-2202Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_BCSUNIT_CTX
Address:	1C0028h-1C002Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_VCSUNIT0_CTX
Address:	1C4028h-1C402Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_VCSUNIT1_CTX
Address:	1C8028h-1C802Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_VECSUNIT0_CTX
Address:	1D0028h-1D002Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_VCSUNIT2_CTX
Address:	1D4028h-1D402Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_VCSUNIT3_CTX
Address:	1D8028h-1D802Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_VECSUNIT1_CTX
Address:	1E0028h-1E002Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_VCSUNIT4_CTX
Address:	1E4028h-1E402Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_VCSUNIT5_CTX



EXCC - Execute Condition Code Register

Address:	1E8028h-1E802Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_VECSUNIT2_CTX
Address:	1F0028h-1F002Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_VCSUNIT6_CTX
Address:	1F4028h-1F402Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_VCSUNIT7_CTX
Address:	1F8028h-1F802Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_VECSUNIT3_CTX
Address:	1A028h-1A02Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_CCSUNIT0_CTX
Address:	1C028h-1C02Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_CCSUNIT1_CTX
Address:	1E028h-1E02Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_CCSUNIT2_CTX
Address:	26028h-2602Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_CCSUNIT3_CTX

This register contains user defined and hardware generated conditions that are used by MI_WAIT_FOR_EVENT commands. An MI_WAIT_FOR_EVENT instruction excludes the executing ring from arbitration if the selected event evaluates to a 1, while instruction is discarded if the condition evaluates to a 0. Once excluded a ring is enabled into arbitration when the selected condition evaluates to a 0. This register also contains control for the invalidation of indirect state pointers on context restore.

DWord	Bit	Description				
0	31:16	<p>Mask</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>WO</td> </tr> <tr> <td>Format:</td> <td>Mask</td> </tr> </table> <p>These bits serves as a write enable for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.</p>	Access:	WO	Format:	Mask
Access:	WO					
Format:	Mask					

EXCC - Execute Condition Code Register

15	Context Wait for V-blank on Pipe-D	
	Access:	R/W
	This field when set indicates the corresponding context has executed MI_WAIT_FOR_EVENT with "Display Pipe C Vertical Blank Wait Enable" set. This is an internal HW flag and should not be accessed by SW.	
	Context Wait for V-blank on Pipe-C	
	Source:	RenderCS, BlitterCS
	Access:	R/W
	This field when set indicates the corresponding context has executed MI_WAIT_FOR_EVENT with "Display Pipe C Vertical Blank Wait Enable" set. This is an internal HW flag and should not be accessed by SW.	
14	Context Wait for V-blank on Pipe-B	
	Source:	RenderCS, BlitterCS
	Access:	R/W
This field when set indicates the corresponding context has executed MI_WAIT_FOR_EVENT with "Display Pipe B Vertical Blank Wait Enable" set. This is an internal HW flag and should not be accessed by SW.		
13	Context Wait for V-blank on Pipe-A	
	Source:	RenderCS, BlitterCS
	Access:	R/W
This field when set indicates the corresponding context has executed MI_WAIT_FOR_EVENT with "Display Pipe A Vertical Blank Wait Enable" set. This is an internal HW flag and should not be accessed by SW.		
12	Reserved	
	Access:	RO
	Format:	MBZ
11:5	User Defined Condition Codes	
	Source:	RenderCS
	Access:	R/W
	The software may signal a Stream Semaphore by setting the Mask bit and Signal Bit together to match the bit field specified in a WAIT_FOR_EVENT (Semaphore).	
4:0		



Execution Queue Element Mask

EQ_ELEMENT_MASK - Execution Queue Element Mask	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	0256Ch-0256Fh
Name:	EQ_ELEMENT_MASK
ShortName:	EQ_ELEMENT_MASK_RCSUNIT
Address:	2256Ch-2256Fh
Name:	EQ_ELEMENT_MASK
ShortName:	EQ_ELEMENT_MASK_BCSUNIT
Address:	1C056Ch-1C056Fh
Name:	EQ_ELEMENT_MASK
ShortName:	EQ_ELEMENT_MASK_VCSUNIT0
Address:	1C456Ch-1C456Fh
Name:	EQ_ELEMENT_MASK
ShortName:	EQ_ELEMENT_MASK_VCSUNIT1
Address:	1C856Ch-1C856Fh
Name:	EQ_ELEMENT_MASK
ShortName:	EQ_ELEMENT_MASK_VECSUNIT0
Address:	1D056Ch-1D056Fh
Name:	EQ_ELEMENT_MASK
ShortName:	EQ_ELEMENT_MASK_VCSUNIT2
Address:	1D456Ch-1D456Fh
Name:	EQ_ELEMENT_MASK
ShortName:	EQ_ELEMENT_MASK_VCSUNIT3
Address:	1D856Ch-1D856Fh
Name:	EQ_ELEMENT_MASK
ShortName:	EQ_ELEMENT_MASK_VECSUNIT1
Address:	1E056Ch-1E056Fh
Name:	EQ_ELEMENT_MASK
ShortName:	EQ_ELEMENT_MASK_VCSUNIT4
Address:	1E456Ch-1E456Fh
Name:	EQ_ELEMENT_MASK
ShortName:	EQ_ELEMENT_MASK_VCSUNIT5

EQ_ELEMENT_MASK - Execution Queue Element Mask

Address:	1E856Ch-1E856Fh		
Name:	EQ_ELEMENT_MASK		
ShortName:	EQ_ELEMENT_MASK_VECSUNIT2		
Address:	1F056Ch-1F056Fh		
Name:	EQ_ELEMENT_MASK		
ShortName:	EQ_ELEMENT_MASK_VCSUNIT6		
Address:	1F456Ch-1F456Fh		
Name:	EQ_ELEMENT_MASK		
ShortName:	EQ_ELEMENT_MASK_VCSUNIT7		
Address:	1F856Ch-1F856Fh		
Name:	EQ_ELEMENT_MASK		
ShortName:	EQ_ELEMENT_MASK_VECSUNIT3		
Address:	1A56Ch-1A56Fh		
Name:	EQ_ELEMENT_MASK		
ShortName:	EQ_ELEMENT_MASK_CCSUNIT0		
Address:	1C56Ch-1C56Fh		
Name:	EQ_ELEMENT_MASK		
ShortName:	EQ_ELEMENT_MASK_CCSUNIT1		
Address:	1E56Ch-1E56Fh		
Name:	EQ_ELEMENT_MASK		
ShortName:	EQ_ELEMENT_MASK_CCSUNIT2		
Address:	2656Ch-2656Fh		
Name:	EQ_ELEMENT_MASK		
ShortName:	EQ_ELEMENT_MASK_CCSUNIT3		
<p>This register captures the status of the elements executed from an Execution Queue on Preempt to Idle. HW looks at this register on Load with Use HW Element Pointer to pick the right element (instead of default Element-0) to execute in order to resume from where it got preempted on Preempt To Idle. This register must not be programmed by SW. This register is power context save/restored by HW.</p>			
DWord	Bit	Description	
0	31:8	Reserved	
		Access:	RO
		Format:	MBZ

EQ_ELEMENT_MASK - Execution Queue Element Mask

	7:0	Load	
		Access:	R/W
		<p>Each bit in the mask corresponds to an element in the execution queue. Bit[0] corresponds to Element-0 and Bit[7] corresponds to Element-7 of the EQ.</p> <p>Bit set for an element indicates the element is executed.</p> <p>Bit Reset for an element indicates either the element is invalid or pending execution (a preempted context is treated as pending execution).</p>	

FAULT_TLB_RD_DATA1 Register

FAULT_TLB_RD_DATA1 - FAULT_TLB_RD_DATA1 Register		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIRreset:	DEV	
Address:	0CEBCh	
DWord	Bit	Description
0	31:9	Reserved
		Access: RO
		Format: MBZ
	8:7	TLB Entry Page Size
		Default Value: 00b
		Access: RO 2'b00 - 4k, 2'b01 - 64k, 2'b10 - 2M, 2'b11 - 1G
	6	TLB Entry Present
Default Value: 0h		
Access: RO 1'b1 - Present, 1'b0 - Not Present		
5	TLB Entry Valid	
	Default Value: 0h	
	Access: RO 1'b1 - Valid, 1'b0 - Not Valid	
4	Cycle GTT Sel	
	Default Value: 0h	
	Access: RO Cycle GTT SEL (1-GGTT Cycle, 0-PPGTT Cycle)	
3:0	Address	
	Default Value: 0000b	
	Access: RO Bit[3:0] Fault cycle Virtual address [47:44]	



FBC_CFB_BASE

FBC_CFB_BASE			
Register Space:	MMIO: 0/2/0		
Access:	Double Buffered		
Size (in bits):	32		
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank or plane not enabled			
Address:	43200h-43203h		
Name:	FBC Compressed Buffer Address		
ShortName:	FBC_CFB_BASE_A		
Reset:	soft		
Restriction			
The contents of this register must not be changed while compression is enabled.			
DWord	Bit	Description	
0	31:28	Reserved	
		Access: RO	
		Format: MBZ	
27:12	CFB Offset Address	Access: Double Buffered	
		This register specifies bits 27:12 of the offset of the Compressed Frame Buffer from the base of stolen memory. A programmed value of 0x0001 in this field corresponds to an offset of 0x1000 (4K) bytes.	
		Restriction	
		The buffer must be 4K byte aligned, which is enforced by reserving bits 11:0. The offset must be greater than 4K bytes, avoiding the first 4KB of stolen memory.	
11:0	Reserved	Access: RO	
		Format: MBZ	

FBC_CTL

FBC_CTL												
Register Space:	MMIO: 0/2/0											
Access:	Double Buffered											
Size (in bits):	32											
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank or plane not enabled												
Address:	43208h-4320Bh											
Name:	FBC Control											
ShortName:	FBC_CTL_A											
Reset:	soft											
Description												
FBC is tied to Plane 1 A.												
Programming Notes												
<p>Frame Buffer Compression is only supported with 16bpp and 32bpp 8:8:8 RGB plane source pixel formats. It is not supported with any other format. The 16bpp format requires the compression ratio to be set to 2:1 or 4:1. Frame Buffer Compression is only supported while the plane it is tied to has a source size of at least 200 pixels x 32 lines.</p> <p>FBC will automatically disable itself for the non-supported pixel formats and sizes.</p> <p>Frame Buffer Compression is not supported with per-pixel alpha. Software must disable FBC for per-pixel alpha formats.</p> <p>Frame Buffer Compression is supported with surfaces of up to 8192 pixels x 4096 lines and plane sizes up to 5120 pixels x 4096 lines.</p> <p>The FBC compressed vertical limit is 2560 lines, after which the remaining lines will be displayed correctly, but will not be compressed.</p> <p>Compression ratios cannot be changed dynamically. FBC must be disabled and reenabled when changing compression ratios.</p>												
Restriction												
<p>Frame Buffer Compression is not supported with interlaced fetch.</p> <p>With plane 90/270 rotation, all frame buffer modifications will result in full frame invalidation and recompression.</p>												
DWord	Bit	Description										
0	31	<p>Enable FBC</p> <table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> <tr> <td colspan="2">This bit is used to globally enable FBC function at the next Vertical Blank start. FBC should not be enabled when the pipe is disabled.</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </table>	Access:	Double Buffered	This bit is used to globally enable FBC function at the next Vertical Blank start. FBC should not be enabled when the pipe is disabled.		Value	Name	0b	Disable	1b	Enable
Access:	Double Buffered											
This bit is used to globally enable FBC function at the next Vertical Blank start. FBC should not be enabled when the pipe is disabled.												
Value	Name											
0b	Disable											
1b	Enable											

FBC_CTL

30	Allow DB Stall Access: R/W This field controls whether double buffer updates are allowed to be stalled for FBC. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Not Allowed</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Allowed [Default]</td> </tr> </tbody> </table>	Value	Name	0b	Not Allowed	1b	Allowed [Default]
Value	Name						
0b	Not Allowed						
1b	Allowed [Default]						
29	Reserved Access: RO Format: MBZ						
28	Reserved Access: RO Format: MBZ						
27:19	Reserved Access: RO Format: MBZ						
18	Reserved Access: Double Buffered						
17	Reserved Access: Double Buffered						
16	Reserved Access: Double Buffered						
15	Reserved Access: Double Buffered						
14:13	Reserved Access: RO Format: MBZ						
12:11	Reserved Access: RO Format: MBZ						
10	Reserved Access: Double Buffered						
9:8	Reserved Access: Double Buffered						

FBC_CTL

7:6	Compression Limit																
	Access:	Double Buffered															
	<p>This register sets a minimum limit on compression. This determines the maximum size of the compressed frame buffer. Display lines that do not meet the compression limit will not be compressed, so the best compression will be achieved with a 1:1 ratio.</p> <p>FBC processes received pixels as 32bpp irrespective of pixel format, so that CFB buffer sizing for 16bpp is indicated below:</p> <p>Compression Ratio 1, Pixel Format 16 bpp - Not Supported Compression Ratio 1, Pixel Format 32 bpp - Supported (CFB=FB) Compression Ratio 1/2, Pixel Format 16 bpp - Supported (CFB=FB) Compression Ratio 1/2, Pixel Format 32 bpp - Supported (CFB=1/2 FB) Compression Ratio 1/4, Pixel Format 16 bpp - Supported (CFB=1/2 FB) Compression Ratio 1/4, Pixel Format 32 bpp - Supported (CFB=1/4 FB)</p> <p>FB = Frame Buffer Size CFB = Compressed Frame Buffer Size</p>																
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>1:1</td> <td>Compressed buffer is the same size as the uncompressed buffer.</td> </tr> <tr> <td>01b</td> <td>2:1</td> <td>Compressed buffer is one half the size of the uncompressed buffer.</td> </tr> <tr> <td>10b</td> <td>4:1</td> <td>Compressed buffer is one quarter the size of the uncompressed buffer.</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	Description	00b	1:1	Compressed buffer is the same size as the uncompressed buffer.	01b	2:1	Compressed buffer is one half the size of the uncompressed buffer.	10b	4:1	Compressed buffer is one quarter the size of the uncompressed buffer.	11b	Reserved	Reserved
Value	Name	Description															
00b	1:1	Compressed buffer is the same size as the uncompressed buffer.															
01b	2:1	Compressed buffer is one half the size of the uncompressed buffer.															
10b	4:1	Compressed buffer is one quarter the size of the uncompressed buffer.															
11b	Reserved	Reserved															
5:4	Write Back Watermark																
	Access:	Double Buffered															
	<p>The compressed data write back engine waits for this number of entries to be ready before writing the data out to memory.</p>																
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>4</td> <td>4 entries</td> </tr> <tr> <td>01b</td> <td>8</td> <td>8 entries</td> </tr> <tr> <td>10b</td> <td>16</td> <td>16 entries</td> </tr> <tr> <td>11b</td> <td>32</td> <td>32 entries</td> </tr> </tbody> </table>	Value	Name	Description	00b	4	4 entries	01b	8	8 entries	10b	16	16 entries	11b	32	32 entries
Value	Name	Description															
00b	4	4 entries															
01b	8	8 entries															
10b	16	16 entries															
11b	32	32 entries															
3:0	Reserved																
	Access:	RO															
	Format:	MBZ															



FBC_RT_BASE_ADDR_REGISTER

FBC_RT_BASE_ADDR_REGISTER - FBC_RT_BASE_ADDR_REGISTER												
Register Space:	MMIO: 0/2/0											
Access:	R/W											
Size (in bits):	32											
Address:	07020h											
This Register is saved and restored as part of Context.												
DWord	Bit	Description										
0	31:12	FBC RT Base Address										
		Access:	R/W									
		Format:	GraphicsAddress[31:12]									
		_Custom_GTIReset:	DEV									
	4KB aligned Base Address as mapped in the PPGTT or in the GGTT for the render target. This base address must be the one that is either front buffer or the back-buffer (a flip target). It must be programmed before any draw call binding that render target base address.											
	11:2	Reserved										
		Access:	R/W									
		Format:	PBC									
		_Custom_GTIReset:	DEV									
	1	1	FBC Front Buffer Target									
Access:			R/W									
_Custom_GTIReset:			DEV									
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[Default]</td> <td>FBC is targeting the Back Buffer for compression. This buffer can be cached in the MLC/LLC, so a GFDT flush is required before FBC can begin compression.</td> </tr> <tr> <td>1h</td> <td></td> <td>FBC is targeting the Font Buffer for compression. This buffer cannot be cached in the MLC/LLC. FBC compression can begin after any RC flush.</td> </tr> </tbody> </table>			Value	Name	Description	0h	[Default]	FBC is targeting the Back Buffer for compression. This buffer can be cached in the MLC/LLC, so a GFDT flush is required before FBC can begin compression.	1h		FBC is targeting the Font Buffer for compression. This buffer cannot be cached in the MLC/LLC. FBC compression can begin after any RC flush.	
Value		Name	Description									
0h		[Default]	FBC is targeting the Back Buffer for compression. This buffer can be cached in the MLC/LLC, so a GFDT flush is required before FBC can begin compression.									
1h			FBC is targeting the Font Buffer for compression. This buffer cannot be cached in the MLC/LLC. FBC compression can begin after any RC flush.									
0		0	PPGTT Render Target Base Address Valid for FBC									
			Access:	R/W								
			_Custom_GTIReset:	DEV								
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[Default]</td> <td>Base address in this register [31:12] is not valid and therefore FBC will not get any modifications from rendering.</td> </tr> <tr> <td>1h</td> <td></td> <td>Base address in this register [31:12] is valid and HW needs to compare the current render target base address with this base address to provide modifications to FBC.</td> </tr> </tbody> </table>			Value	Name	Description	0h	[Default]	Base address in this register [31:12] is not valid and therefore FBC will not get any modifications from rendering.	1h		Base address in this register [31:12] is valid and HW needs to compare the current render target base address with this base address to provide modifications to FBC.
	Value	Name	Description									
0h	[Default]	Base address in this register [31:12] is not valid and therefore FBC will not get any modifications from rendering.										
1h		Base address in this register [31:12] is valid and HW needs to compare the current render target base address with this base address to provide modifications to FBC.										

FBC_RT_BASE_ADDR_REGISTER_UPPER

DWord		Bit	Description						
FBC_RT_BASE_ADDR_REGISTER_UPPER - FBC_RT_BASE_ADDR_REGISTER_UPPER									
Register Space:		MMIO: 0/2/0							
Access:		R/W							
Size (in bits):		32							
Address:		07024h							
This Register is saved and restored as part of Context.									
Programming Notes									
<p>"Render Tracking with Nuke" is the only FBC functional mode supported by render engine. SW must always program the FBC_RT_BASE_ADDR_REGISTER_* register in Render Engine to a reserved value (0xFFFF_FFFF) such that the programmed value doesn't match the render target surface address programmed. This would disable render engine from generating modify messages to FBC unit in display. Refer "Frame Buffer Compression" section for more details related to FBC functionality and programming.</p>									
0	31:16	Reserved <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table>		Access:	R/W	Format:	PBC	_Custom_GTIReset:	DEV
Access:	R/W								
Format:	PBC								
_Custom_GTIReset:	DEV								
	15:0	FBC RT Base Address Upper DWORD <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[47:32]</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>Must be set to modify corresponding data bit. Reads to this field returns zero. Upper 4KB aligned Base Address as mapped in the PPGTT or in the GGTT for the render target. This base address must be the one that is either front buffer or the back-buffer (a flip target). It can be only programmed once per context.</p>		Access:	R/W	Format:	GraphicsAddress[47:32]	_Custom_GTIReset:	DEV
Access:	R/W								
Format:	GraphicsAddress[47:32]								
_Custom_GTIReset:	DEV								
Programming Notes									
It must be programmed before any draw call binding that render target base address.									



FBC LLC Config Read Control Register

FBC_LL_C_READ_CTRL - FBC LLC Config Read Control Register			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	09044h		
FBC LLC Config Read Control Register			
DWord	Bit	Description	
0	31	FBC LLC Config Read Control Register Lock	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of FBC_CTRL Register are R/W. 1 = All bits of FBC_CTRL Register are RO (including this lock bit). Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 does not clear the lock). These bits are not reset on FLR.	
	30	FBC LLC Config Start Value	
		Default Value:	1b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
PCU_CR_LL_C_CONFIG Read Cycle Interval in microseconds (1333ns normal). 1'b0 - Treat LLC as partially open on reset (boot or C6 exit) (Default). 1'b1 - Treat LLC as fully open on reset (boot or C6 exit). This must not be set unless coordinated with Uncore.			
29:16		Reserved	
		Access:	RO
		Format:	MBZ
15:0		FBC LLC Config Read Interval	
		Default Value:	00FFh
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
PCU_CR_LL_C_CONFIG Read Cycle Interval in microseconds (1333ns normal). 0x0000: Do not read PCU_CR_LL_C_CONFIG (use Start Value only). 0x0001-0xFFFF : Read PCU_CR_LL_C_CONFIG at the specified interval, until LLC_FULLY_OPEN=1. Default: 0xFF (approx 170us).			

Fence Control Register

MFCR - Fence Control Register							
Register Space:	MMIO: 0/2/0						
Size (in bits):	32						
Address:	09070h						
Fence Control Register							
DWord	Bit	Description					
0	31	Fuse Override Lock <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> SW Fuse Override Lock Bit	Access:	R/W Lock	_Custom_GTIReset:	BUS	
	Access:	R/W Lock					
	_Custom_GTIReset:	BUS					
	30:28	ECORSVD <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> ECO purposes Reserved	Access:	R/W	_Custom_GTIReset:	BUS	
	Access:	R/W					
	_Custom_GTIReset:	BUS					
	27:26	GT VBOX DISABLE FUSE OVERRIDE <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> S/W GT Vbox Disable Fuse Override Bits	Access:	R/W Lock	_Custom_GTIReset:	BUS	
	Access:	R/W Lock					
	_Custom_GTIReset:	BUS					
	25:22	GT SUBSLICE DISABLE FUSE OVERRIDE <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> SW GT SubSlice Disable Fuse Override Bits	Access:	R/W Lock	_Custom_GTIReset:	BUS	
	Access:	R/W Lock					
	_Custom_GTIReset:	BUS					
21:16	GT SLICE ENABLE FUSE OVERRIDE <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">111111b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> SW GT Slice Enable Fuse Override Bits	Default Value:	111111b	Access:	R/W Lock	_Custom_GTIReset:	BUS
Default Value:	111111b						
Access:	R/W Lock						
_Custom_GTIReset:	BUS						
15:5	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
4	Reserved						
3	Reserved						

MFCR - Fence Control Register

	2	Write/Read Port Block		
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
	<p>0 - Don't Block the R/W port when Query is started. 1 - Block the R/W port until the Memory Fence is completed. This is applicable for only Memory Fence.</p>			
	1	LLC Query Enable		
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
	<p>0 - Query for 16 Ways. 1 - Query for 32 Ways. No Flexing.</p>			
	0	Fence Controller GFDT Mode		
Access:		R/W		
_Custom_GTIRreset:		BUS		
<p>Fence Controller GFDT Mode. 0 - Single bit GFDT mode. 1 - Two bit GFDT mode.</p>				

FF Performance

FF_PERF - FF Performance			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	06B1Ch-06B1Fh		
Name:	FF Performance		
ShortName:	FF_PERF_SVGUNIT		
Address:	17B1Ch-17B1Fh		
Name:	FF Performance		
ShortName:	FF_PERF_SVGRUNIT		
DWord	Bit	Description	
0	31:16	Mask	
		Access:	WO
		Format:	Mask
		_Custom_GTIReset:	DEV
			Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)
	15:11	Reserved	
		Access:	R/W
		Format:	PBC
	10:8	Throttle counter value	
		Access:	R/W
		_Custom_GTIReset:	DEV
		Counter value defining how many clocks the interface needs to be slowed down.	
7:3	Reserved		
	Access:	R/W	
	Format:	PBC	
	_Custom_GTIReset:	DEV	

FF_PERF - FF Performance

2	Enable throttling for SF-WM interface	
Access:		R/W
_Custom_GTIReset:		DEV
Value	Name	Description
0h	Disable_2	No throttling
1h	Enable_2	Enable throttling in all SF-WM interfaces
Programming Notes		
This field must not be programmed for SVGR unit.		
1	Enable throttling for SF-SBE interface	
Access:		R/W
_Custom_GTIReset:		DEV
Value	Name	Description
0h	Disable_1	No throttling
1h	Enable_1	Enable throttling in all SF-SBE interfaces
Programming Notes		
This field must not be programmed for SVGR unit.		
0	Enable throttling for CL-SF interface	
Access:		R/W
_Custom_GTIReset:		DEV
Value	Name	Description
0h	Disable_0	No throttling
1h	Enable_0	Enable throttling in all CL-SF interfaces
Restriction		
This bit must not be set. SW may choose to use SF-SBE throttle interface(bit 1) to achieve the same effect.		

First MGSR read done

FIRST_MGSR_READ_DONE - First MGSR read done		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	1C2DA4h-1C2DA7h	
Name:	First MGSR read done	
ShortName:	FIRST_MGSR_READ_DONE_VDENC_REG0	
Address:	1C6DA4h-1C6DA7h	
Name:	First MGSR read done	
ShortName:	FIRST_MGSR_READ_DONE_VDENC_REG1	
Address:	1D2DA4h-1D2DA7h	
Name:	First MGSR read done	
ShortName:	FIRST_MGSR_READ_DONE_VDENC_REG2	
Address:	1D6DA4h-1D6DA7h	
Name:	First MGSR read done	
ShortName:	FIRST_MGSR_READ_DONE_VDENC_REG3	
Address:	1E2DA4h-1E2DA7h	
Name:	First MGSR read done	
ShortName:	FIRST_MGSR_READ_DONE_VDENC_REG4	
Address:	1E6DA4h-1E6DA7h	
Name:	First MGSR read done	
ShortName:	FIRST_MGSR_READ_DONE_VDENC_REG5	
Address:	1F2DA4h-1F2DA7h	
Name:	First MGSR read done	
ShortName:	FIRST_MGSR_READ_DONE_VDENC_REG6	
Address:	1F6DA4h-1F6DA7h	
Name:	First MGSR read done	
ShortName:	FIRST_MGSR_READ_DONE_VDENC_REG7	
<p>This register is used to enable wrap around cases in the current testbench. There is not good way to identify the delay that should be introduced in Primary.bfl file before the wrapped around value is written to MGSR register. RTL will write 1 to this register when the first value is read by ECP and reset at frame_flop_reset. This will indicate that the read has happened and the wrap around can happen. this is introduced, because in real life it should never happen that the tailptr value read by ECP is of the next frame before reading at least one tailptr value of this frame.</p>		
DWord	Bit	Description

FIRST_MGSR_READ_DONE - First MGSR read done				
0	31:16	<p>mgsr_return_value_zero</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>This field is cleared when a WL is submitted to VDENC and set if the tail pointer value received by VDENC is zero..</p>	Access:	RO
	Access:	RO		
	15:8	<p>VDENC_End_of_frame_processed</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>This field is cleared when a WL is submitted to VDENC and set after VDENC process entire frame.</p>	Access:	RO
Access:	RO			
7:0	<p>First_MGSR_read_done</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>This field is cleared when a WL is submitted to VDENC and set after reading first tail pointer from MGSR.</p>	Access:	RO	
Access:	RO			

First VF Offset

FIRST_VF_OFFSET_0_2_0_PCI - First VF Offset								
Register Space:	PCI: 0/2/0							
Size (in bits):	16							
Address:	00334h							
Defines the offset of the function number from the PF to the first VF.								
DWord	Bit	Description						
0	15:0	<p>FIRST_VF_OFFSET VALUE</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0000000000000001b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Defines the routing ID offset of the first VF that is associated with the PF that contains this Capability structure. The first VFs 16-bit Routing ID is calculated by adding the contents of this field to the Routing ID of the PF containing this field ignoring any carry, using unsigned, 16-bit arithmetic. The value of this field is hardwired to 0001h.</p>	Default Value:	0000000000000001b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	0000000000000001b							
Access:	RO							
_Custom_GTIReset:	BUS							



FIX BONUS1 Reg

FIXSPCBONUS1 - FIX BONUS1 Reg		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	24314h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	Reserved
		Access: RO
		Format: MBZ
	7	BONUS1 BIT 7
		Access: R/W
		_Custom_GTIReset: BUS
		SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)
	6	BONUS1 BIT 6
		Access: R/W
		_Custom_GTIReset: BUS
		SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)
	5	BONUS1 BIT 5
		Access: R/W
		_Custom_GTIReset: BUS
		SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)
	4	BONUS1 BIT 4
		Access: R/W
		_Custom_GTIReset: BUS
		Slice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req

FIXSPCBONUS1 - FIX BONUS1 Reg					
3	BONUS1 BIT 3 <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)</p>	Access:	R/W	_Custom_GTIReset:	BUS
	Access:	R/W			
	_Custom_GTIReset:	BUS			
	BONUS1 BIT 2 <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
BONUS1 BIT 1 <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W				
_Custom_GTIReset:	BUS				
BONUS1 BIT 0 <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W				
_Custom_GTIReset:	BUS				



FIX BONUS2 Reg

FIXSPCBONUS2 - FIX BONUS2 Reg			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24318h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:8	Reserved	
		Access:	RO
		Format:	MBZ
	7	BONUS2 BIT 7	
		Access:	R/W
6	BONUS2 BIT 6		
	Access:	R/W	
5	BONUS2 BIT 5		
	Access:	R/W	
4	BONUS2 BIT 4		
	Access:	R/W	

FIXSPCBONUS2 - FIX BONUS2 Reg					
3	BONUS2 BIT 3 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
	Access:	R/W			
	_Custom_GTIRreset:	BUS			
	2	BONUS2 BIT 2 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req</p>	Access:	R/W	_Custom_GTIRreset:
Access:		R/W			
_Custom_GTIRreset:	BUS				
1	BONUS2 BIT 1 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
	Access:	R/W			
_Custom_GTIRreset:	BUS				
0	BONUS2 BIT 0 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req</p>	Access:	R/W	_Custom_GTIRreset:	BUS
	Access:	R/W			
_Custom_GTIRreset:	BUS				



FIX PGFET control register with lock

FIXSPCPFETCTL - FIX PGFET control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24308h		
DWord	Bit	Description	
0	31	PFET Control Lock	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of Slice 0 PGFETCTL register are R/W 1 = All bits of Slice 0 PGFETCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:24	Reserved	Access:	RO
		Format:	MBZ
23	Power Well Status	Access:	RO
		_Custom_GTIReset:	BUS
		0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
22	Powergood timer error	Access:	RO
		_Custom_GTIReset:	BUS
		0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	

FIXSPCPFETCTL - FIX PGFET control register with lock

21:19	Delay from enabling secondary PFETs to power good.	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Delay from enabling secondary PFETs to power good 3'b000: 40ns 3'b001: 80ns 3'b010: 160ns 3'b011: 240ns 3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>101b</td> <td>[Default]</td> </tr> </tbody> </table>	Access:	R/W Lock	_Custom_GTIRreset:	BUS	Value	Name	101b	[Default]
Access:	R/W Lock									
_Custom_GTIRreset:	BUS									
Value	Name									
101b	[Default]									
18:16	Strobe pulse period	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Time period b/w two adjacent strobes to the primary FETs 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)</p>	Default Value:	010b	Access:	R/W Lock	_Custom_GTIRreset:	BUS		
Default Value:	010b									
Access:	R/W Lock									
_Custom_GTIRreset:	BUS									
15:0	PFET Ladder Step Sequence	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td>1111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>PFET Ladder STEP sequence The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage. The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0] Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal. 15'FFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15. 15'FFF1h: Ladder step goes 0, 4, 5, 6,?.15; Steps 1, 2, 3 are skipped. 15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped. 15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.</p>	Default Value:	1111111111111111b	Access:	R/W Lock	_Custom_GTIRreset:	BUS		
Default Value:	1111111111111111b									
Access:	R/W Lock									
_Custom_GTIRreset:	BUS									



Fix Power Context Save request

FIXPGCTXREQ - Fix Power Context Save request		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	24304h	
DWord	Bit	Description
0	31:16	Message Mask
		Access: RO
	_Custom_GTIReset: BUS	
	Message Mask bits for lower 16 bits	
15:10	Reserved	
	Access: RO	Format: MBZ
9	Power context save request	
	Access: R/W Set	_Custom_GTIReset: BUS
	Power Context Save Request 1'b0 : Power context save is not being requested 1'b1 : Power context save is being requested CPUUnit self-clears this bit upon sampling.	
8:0	Power Context Save request credit count	
	Access: R/W	_Custom_GTIReset: BUS
	QWord Credits for Power Context Save Request Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511 : Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).	

FIX Power Down FSM control register with lock

FIXSPCPOWERDNFSMCTL - FIX Power Down FSM control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24310h		
DWord	Bit	Description	
0	31	power down control Lock	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of Slice 0 POWERDNFSMCTL register are R/W 1 = All bits of Slice 0 POWERDNFSMCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:13	Reserved	Access:	RO
		Format:	MBZ
12	Leave firewall disabled	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows 1 = Leave firewall disabled, i.e don't firewall the gated domain, but complete logical flow	
11	Leave reset de-asserted	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e assert resets during power down flows 1 = Leave reset de-asserted mode, i.e don't assert reset, but complete logical flow	

FIXSPCPOWERDNFSMCTL - FIX Power Down FSM control register with lock

10	Leave CLKs ON	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM</p> <p>Encodings: 0 = Default mode, i.e gate clocks during power down flows 1 = Leave CLKs ON mode, i.e don't clock gate, but complete logical flow</p>	Access:	R/W Lock	_Custom_GTIRreset:	BUS		
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							
9	Leave FET On	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>When This bit is set SPC will not turn off the PFET even though it will complete the flow with PM</p> <p>Encodings: 0 = Default mode, i.e power off fets during power down flows 1 = Leave ON mode, i.e don't power off pfet, but complete logical flow</p>	Access:	R/W Lock	_Custom_GTIRreset:	BUS		
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							
8:6	Power Down state 3	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This will be the 3rd state before power is turned OFF in the well</p> <p>Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Gate Clocks</p>	Default Value:	010b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	010b							
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							
5:3	Power Down state 2	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This will be the 2nd state before power is turned OFF in the well</p> <p>Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default :Firewall ON</p>	Default Value:	001b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	001b							
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							

FIXSPCPOWERDNFSMCTL - FIX Power Down FSM control register with lock

	2:0	Power Down state 1	
		Default Value:	000b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		<p>This will be the 1st state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default : Assert Reset</p>	



Fix Power Gate Control Request

FIXPGCTLREQ - Fix Power Gate Control Request			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24300h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	Message Mask	
		Access:	RO
		_Custom_GTIReset:	BUS
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
15:2	Reserved	Access:	RO
		Format:	MBZ
1	CLK RST FWE Request	Access:	R/W
		_Custom_GTIReset:	BUS
		SLICE 0 CLK RST FWE request: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)	
0	Power Gate Request	Access:	R/W
		_Custom_GTIReset:	BUS
		SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	

FIX Power on FSM control register with lock

FIXSPCPOWERUPFSMCTL - FIX Power on FSM control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	2430Ch		
DWord	Bit	Description	
0	31	power up control Lock	
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		0 = Bits of Slice 0 POWERUPFSMCTL register are R/W 1 = All bits of Slice 0 POWERUPFSMCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
	30:9	Reserved	
		Access:	RO
		Format:	MBZ
	8:6	Power UP state 3	
		Default Value:	010b
		Access:	R/W Lock
_Custom_GTIRreset:		BUS	
This will be the 3rd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)			

FIXSPCPOWERUPFSMCTL - FIX Power on FSM control register with lock

	5:3	Power UP state 2	
		Default Value:	001b
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		<p>This will be the 2nd state after power is turned ON in the well</p> <p>Encodings:</p> <p>000 = Clock Ungate</p> <p>001 = Firewall OFF</p> <p>010 = De-assert resets</p> <p>1xx = Rsvd for future</p> <p>Default - Firewall OFF</p>	
	2:0	Power UP state 1	
		Default Value:	000b
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		<p>This will be the 1st state after power is turned ON in the well</p> <p>Encodings:</p> <p>000 = Clock Ungate</p> <p>001 = Firewall OFF</p> <p>010 = De-assert resets</p> <p>1xx = Rsvd for future</p> <p>Default - Clock Ungate</p>	

Flat CCS Base Address

FLAT_CCS_BASE_ADDR - Flat CCS Base Address		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	04910h	
This is the programming for Flat CCS Base Address Setting		
DWord	Bit	Description
0	31:8	CCS Pointer
		Default Value: 000000h
	Access: R/W Lock	
	<p>Flat CCS Pointer: Address is 64KB aligned. [31:8] represents the 64KB aligned pointer. ie. CCS Base address = {CCS_PTR, 15'b0}. In a multi-tile ATS configuration, CCS Base address is the local tiles CCS base address, and the value must be the absolute 0-based local memory address. The size of the CCS must be 1/256th of the tiles' portion of the local memory, and that entire CCS space must lie below tiles' GTTMMADR. If not, CCS access may result in an error.</p> <p>Flat CCS region must be located right below GSM region. Flat CCS accesses are checked to ensure they fall between the Flat CCS base and GSM.</p>	
	7:5	Reserved
Access: RO		
4	Format: MBZ	
	Flat CCS Lock	
	Default Value: 0b	
	Access: R/W Lock	
When written this register is locked and only gets unlocked with bus reset .		
3:1	Reserved	
	Access: RO	
	Format: MBZ	
	Flat CCS enable	
0	Default Value: 0b	
	Access: R/W Lock	
Flat CCS is enabled and the Flat CCS Base pointer is valid		



Flat CCS Base Address Pointer

FLAT_CCS_BASE_PTR - Flat CCS Base Address Pointer			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
SOC_Consumer:	BIOS		
Address:	1344B0h		
This register contains base address for flat compression control surface.			
DWord	Bit	Description	
0	31:8	CCS Pointer	
		Default Value:	000000h
		Access:	R/W
		_Custom_GTIReset:	BUS
	Flat CCS Pointer - Address is 64KB aligned. [31:8] represents the 64KB aligned pointer. The size of the CCS must be 1/256th of the size of the local memory, and the entire CCS space must lie below GTTMMADR.		
	7:1	Reserved	
		Access:	RO
		Format:	MBZ
	0	Flat CCS Enable	
		Default Value:	0b
Access:		R/W	
_Custom_GTIReset:		BUS	
Flat CCS Enable - This field indicates that the flat CCS is enabled, and the flat CCS base pointer is valid.			

Flexible EU Event Control 0

EU_PERF_CNT_CTL0 - Flexible EU Event Control 0			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	0E458h		
This register configures flexible EU event 0/1. Please refer to the description of the flexible EU events for more details on supported events. Please note that this register is render context saved/restored.			
DWord	Bit	Description	
0	31:26	Reserved	
		Access:	RO
		Format:	MBZ
	25	MSB bit of Increment Event for EU event 1	
		Access:	R/W
		This is MSB bit field control which increment event provides the basis for flexible EU event 1. Selection should be MSB-> LSB as 25,15:12	
		Value	Name
		[0x0-0x1]	
	0x1	Default [Default]	
	24	MSB bit of Increment Event for EU event 0	
		Access:	R/W
		This is MSB bit field control which increment event provides the basis for flexible EU event 0. Selection should be MSB-> LSB as 24,3:0	
Value		Name	
[0x0-0x1]			
0x1	Default [Default]		
23:20	Fine Event Filter Select EU event 1		
	Access:	R/W	
	This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 1. Note that the fine event filter is logically applied after the coarse event filter.		
	Value	Name	
	0xf	Default [Default]	
[0x0-0xA]			

EU_PERF_CNT_CTL0 - Flexible EU Event Control 0

19:16	Coarse Event Filter Select EU event 1	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 1. Note that the coarse event filter is logically applied before the fine event filter.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 60%;">Name</th> </tr> </thead> <tbody> <tr> <td>0xf</td> <td>Default [Default]</td> </tr> <tr> <td>[0x0-0x8]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0xf	Default [Default]	[0x0-0x8]	
Access:	R/W									
Value	Name									
0xf	Default [Default]									
[0x0-0x8]										
15:12	Increment Event for EU event 1	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field controls which increment event provides the basis for flexible EU event 1.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 60%;">Name</th> </tr> </thead> <tbody> <tr> <td>0xf</td> <td>Default [Default]</td> </tr> <tr> <td>[0x0-0x8]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0xf	Default [Default]	[0x0-0x8]	
Access:	R/W									
Value	Name									
0xf	Default [Default]									
[0x0-0x8]										
11:8	Fine Event Filter Select EU event 0	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 0. Note that the fine event filter is logically applied after the coarse event filter.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 60%;">Name</th> </tr> </thead> <tbody> <tr> <td>0xf</td> <td>Default [Default]</td> </tr> <tr> <td>[0x0-0xA]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0xf	Default [Default]	[0x0-0xA]	
Access:	R/W									
Value	Name									
0xf	Default [Default]									
[0x0-0xA]										
7:4	Coarse Event Filter Select EU event 0	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 0. Note that the coarse event filter is logically applied before the fine event filter.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 60%;">Name</th> </tr> </thead> <tbody> <tr> <td>0xf</td> <td>Default [Default]</td> </tr> <tr> <td>[0x0-0x8]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0xf	Default [Default]	[0x0-0x8]	
Access:	R/W									
Value	Name									
0xf	Default [Default]									
[0x0-0x8]										
3:0	Increment Event for EU event 0	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field controls which increment event provides the basis for flexible EU event 0.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 60%;">Name</th> </tr> </thead> <tbody> <tr> <td>0xf</td> <td>Default [Default]</td> </tr> <tr> <td>[0x0-0x8]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0xf	Default [Default]	[0x0-0x8]	
Access:	R/W									
Value	Name									
0xf	Default [Default]									
[0x0-0x8]										

Flexible EU Event Control 1

DWord		Bit	Description						
Register Space:		MMIO: 0/2/0							
Access:		R/W							
Size (in bits):		32							
Address:		0E558h							
<p>This register configures flexible EU event 2/3. Please refer to the description of the flexible EU events for more details on supported events. Please note that this register is render context saved/restored.</p>									
0	31:26	Reserved Access: RO Format: MBZ							
	25	MSB bit of Increment Event for EU event 3 Access: R/W This is MSB bit field control which increment event provides the basis for flexible EU event 3. Selection should be MSB-> LSB as 25,15:12 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0x0-0x1]</td> <td></td> </tr> <tr> <td>0x1</td> <td>Default [Default]</td> </tr> </tbody> </table>		Value	Name	[0x0-0x1]		0x1	Default [Default]
Value	Name								
[0x0-0x1]									
0x1	Default [Default]								
	24	MSB bit of Increment Event for EU event 2 Access: R/W This is MSB bit field control which increment event provides the basis for flexible EU event 2. Selection should be MSB-> LSB as 24,3:0 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0x0-0x1]</td> <td></td> </tr> <tr> <td>0x1</td> <td>Default [Default]</td> </tr> </tbody> </table>		Value	Name	[0x0-0x1]		0x1	Default [Default]
Value	Name								
[0x0-0x1]									
0x1	Default [Default]								
	23:20	Fine Event Filter Select EU event 3 Access: R/W This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 3. Note that the fine event filter is logically applied after the coarse event filter. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0xf</td> <td>Default [Default]</td> </tr> <tr> <td>[0x0-0xA]</td> <td></td> </tr> </tbody> </table>		Value	Name	0xf	Default [Default]	[0x0-0xA]	
Value	Name								
0xf	Default [Default]								
[0x0-0xA]									

EU_PERF_CNT_CTL1 - Flexible EU Event Control 1

19:16	Coarse Event Filter Select EU event 3	
	Access:	R/W
	This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 3. Note that the coarse event filter is logically applied before the fine event filter.	
	Value	Name
	0xf	Default [Default]
	[0x0-0x8]	
15:12	Increment Event for EU event 3	
	Access:	R/W
	This field controls which increment event provides the basis for flexible EU event 3.	
	Value	Name
	0xf	Default [Default]
	[0x0-0x8]	
11:8	Fine Event Filter Select EU event 2	
	Access:	R/W
	This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 2. Note that the fine event filter is logically applied after the coarse event filter.	
	Value	Name
	0xf	Default [Default]
	[0x0-0xA]	
7:4	Coarse Event Filter Select EU event 2	
	Access:	R/W
	This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 2. Note that the coarse event filter is logically applied before the fine event filter.	
	Value	Name
	0xf	Default [Default]
	[0x0-0x8]	
3:0	Increment Event for EU event 2	
	Access:	R/W
	This field controls which increment event provides the basis for flexible EU event 2.	
	Value	Name
	0xf	Default [Default]
	[0x0-0x8]	

Flexible EU Event Control 2

EU_PERF_CNT_CTL2 - Flexible EU Event Control 2			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	0E658h		
This register configures flexible EU event 4/5. Please refer to the description of the flexible EU events for more details on supported events. Please note that this register is render context saved/restored.			
DWord	Bit	Description	
0	31:26	Reserved	
		Access:	RO
		Format:	MBZ
	25	MSB bit of Increment Event for EU event 5	
		Access:	R/W
		This is MSB bit field control which increment event provides the basis for flexible EU event 5. Selection should be MSB-> LSB as 25,15:12	
		Value	Name
		[0x0-0x1]	
	0x1	Default [Default]	
	24	MSB bit of Increment Event for EU event 4	
		Access:	R/W
		This is MSB bit field control which increment event provides the basis for flexible EU event 4. Selection should be MSB-> LSB as 24,3:0	
Value		Name	
[0x0-0x1]			
0x1	Default [Default]		
23:20	Fine Event Filter Select EU event 5		
	Access:	R/W	
	This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 5. Note that the fine event filter is logically applied after the coarse event filter.		
	Value	Name	
	0xf	Default [Default]	
[0x0-0xA]			

EU_PERF_CNT_CTL2 - Flexible EU Event Control 2

19:16	Coarse Event Filter Select EU event 5	
	Access:	R/W
	This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 5. Note that the coarse event filter is logically applied before the fine event filter.	
	Value	Name
	0xf	Default [Default]
	[0x0-0x8]	
15:12	Increment Event for EU event 5	
	Access:	R/W
	This field controls which increment event provides the basis for flexible EU event 5.	
	Value	Name
	0xf	Default [Default]
	[0x0-0x8]	
11:8	Fine Event Filter Select EU event 4	
	Access:	R/W
	This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 4. Note that the fine event filter is logically applied after the coarse event filter.	
	Value	Name
	0xf	Default [Default]
	[0x0-0xA]	
7:4	Coarse Event Filter Select EU event 4	
	Access:	R/W
	This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 4. Note that the coarse event filter is logically applied before the fine event filter.	
	Value	Name
	0xf	Default [Default]
	[0x0-0x8]	
3:0	Increment Event for EU event 4	
	Access:	R/W
	This field controls which increment event provides the basis for flexible EU event 4.	
	Value	Name
	0xf	Default [Default]
	[0x0-0x8]	

Flexible EU Event Control 3

DWord		Bit	Description						
Register Space:		MMIO: 0/2/0							
Access:		R/W							
Size (in bits):		32							
Address:		0E758h							
This register configures flexible EU event 6/7. Please refer to the description of the flexible EU events for more details on supported events. Please note that this register is render context saved/restored.									
0	31:26	Reserved Access: RO Format: MBZ							
	25	MSB bit of Increment Event for EU event 7 Access: R/W This is MSB bit field control which increment event provides the basis for flexible EU event 7. Selection should be MSB-> LSB as 25,15:12 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0x0-0x1]</td> <td></td> </tr> <tr> <td>0x1</td> <td>Default [Default]</td> </tr> </tbody> </table>		Value	Name	[0x0-0x1]		0x1	Default [Default]
Value	Name								
[0x0-0x1]									
0x1	Default [Default]								
	24	MSB bit of Increment Event for EU event 6 Access: R/W This is MSB bit field control which increment event provides the basis for flexible EU event 6. Selection should be MSB-> LSB as 24,3:0 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0x0-0x1]</td> <td></td> </tr> <tr> <td>0x1</td> <td>Default [Default]</td> </tr> </tbody> </table>		Value	Name	[0x0-0x1]		0x1	Default [Default]
Value	Name								
[0x0-0x1]									
0x1	Default [Default]								
	23:20	Fine Event Filter Select EU event 7 Access: R/W This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 7. Note that the fine event filter is logically applied after the coarse event filter. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0xf</td> <td>Default [Default]</td> </tr> <tr> <td>[0x0-0xA]</td> <td></td> </tr> </tbody> </table>		Value	Name	0xf	Default [Default]	[0x0-0xA]	
Value	Name								
0xf	Default [Default]								
[0x0-0xA]									

EU_PERF_CNT_CTL3 - Flexible EU Event Control 3

19:16	Coarse Event Filter Select EU event 7	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 7. Note that the coarse event filter is logically applied before the fine event filter.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0xf</td> <td>Default [Default]</td> </tr> <tr> <td>[0x0-0x8]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0xf	Default [Default]	[0x0-0x8]	
Access:	R/W									
Value	Name									
0xf	Default [Default]									
[0x0-0x8]										
15:12	Increment Event for EU event 7	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field controls which increment event provides the basis for flexible EU event 7.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0xf</td> <td>Default [Default]</td> </tr> <tr> <td>[0x0-0x8]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0xf	Default [Default]	[0x0-0x8]	
Access:	R/W									
Value	Name									
0xf	Default [Default]									
[0x0-0x8]										
11:8	Fine Event Filter Select EU event 6	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 6. Note that the fine event filter is logically applied after the coarse event filter.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0xf</td> <td>Default [Default]</td> </tr> <tr> <td>[0x0-0xA]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0xf	Default [Default]	[0x0-0xA]	
Access:	R/W									
Value	Name									
0xf	Default [Default]									
[0x0-0xA]										
7:4	Coarse Event Filter Select EU event 6	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 6. Note that the coarse event filter is logically applied before the fine event filter.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0xf</td> <td>Default [Default]</td> </tr> <tr> <td>[0x0-0x8]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0xf	Default [Default]	[0x0-0x8]	
Access:	R/W									
Value	Name									
0xf	Default [Default]									
[0x0-0x8]										
3:0	Increment Event for EU event 6	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field controls which increment event provides the basis for flexible EU event 6.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0xf</td> <td>Default [Default]</td> </tr> <tr> <td>[0x0-0x8]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0xf	Default [Default]	[0x0-0x8]	
Access:	R/W									
Value	Name									
0xf	Default [Default]									
[0x0-0x8]										

Flexible EU Event Control 4

DWord		Bit	Description						
Register Space:		MMIO: 0/2/0							
Access:		R/W							
Size (in bits):		32							
Address:		0E45Ch							
<p>This register configures flexible EU event 8/9. Please refer to the description of the flexible EU events for more details on supported events. Please note that this register is render context saved/restored.</p>									
0	31:26	Reserved Access: RO Format: MBZ							
	25	MSB bit of Increment Event for EU event 9 Access: R/W This is MSB bit field control which increment event provides the basis for flexible EU event 9. Selection should be MSB-> LSB as 25,15:12 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0x0-0x1]</td> <td></td> </tr> <tr> <td>0x1</td> <td>Default [Default]</td> </tr> </tbody> </table>		Value	Name	[0x0-0x1]		0x1	Default [Default]
Value	Name								
[0x0-0x1]									
0x1	Default [Default]								
	24	MSB bit of Increment Event for EU event 8 Access: R/W This is MSB bit field control which increment event provides the basis for flexible EU event 8. Selection should be MSB-> LSB as 24,3:0 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0x0-0x1]</td> <td></td> </tr> <tr> <td>0x1</td> <td>Default [Default]</td> </tr> </tbody> </table>		Value	Name	[0x0-0x1]		0x1	Default [Default]
Value	Name								
[0x0-0x1]									
0x1	Default [Default]								
	23:20	Fine Event Filter Select EU event 9 Access: R/W This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 9. Note that the fine event filter is logically applied after the coarse event filter. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0xf</td> <td>Default [Default]</td> </tr> <tr> <td>[0x0-0xA]</td> <td></td> </tr> </tbody> </table>		Value	Name	0xf	Default [Default]	[0x0-0xA]	
Value	Name								
0xf	Default [Default]								
[0x0-0xA]									

EU_PERF_CNT_CTL4 - Flexible EU Event Control 4

	19:16	Coarse Event Filter Select EU event 9	
	Access:		R/W
	This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 9. Note that the coarse event filter is logically applied before the fine event filter.		
	Value		Name
	0xf		Default [Default]
	[0x0-0x8]		
	15:12	Increment Event for EU event 9	
	Access:		R/W
	This field controls which increment event provides the basis for flexible EU event 9.		
	Value		Name
	0xf		Default [Default]
	[0x0-0x8]		
	11:8	Fine Event Filter Select EU event 8	
	Access:		R/W
	This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 8. Note that the fine event filter is logically applied after the coarse event filter.		
	Value		Name
0xf		Default [Default]	
[0x0-0xA]			
7:4	Coarse Event Filter Select EU event 8		
Access:		R/W	
This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 8. Note that the coarse event filter is logically applied before the fine event filter.			
Value		Name	
0xf		Default [Default]	
[0x0-0x8]			
3:0	Increment Event for EU event 8		
Access:		R/W	
This field controls which increment event provides the basis for flexible EU event 8.			
Value		Name	
0xf		Default [Default]	
[0x0-0x8]			

Flexible EU Event Control 5

DWord		Bit	Description						
Register Space:		MMIO: 0/2/0							
Access:		R/W							
Size (in bits):		32							
Address:		0E55Ch							
This register configures flexible EU event 10/11. Please refer to the description of the flexible EU events for more details on supported events. Please note that this register is render context saved/restored.									
0	31:26	Reserved Access: RO Format: MBZ							
	25	MSB bit of Increment Event for EU event 11 Access: R/W This is MSB bit field control which increment event provides the basis for flexible EU event 11. Selection should be MSB-> LSB as 25,15:12 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0x0-0x1]</td> <td></td> </tr> <tr> <td>0x1</td> <td>Default [Default]</td> </tr> </tbody> </table>		Value	Name	[0x0-0x1]		0x1	Default [Default]
Value	Name								
[0x0-0x1]									
0x1	Default [Default]								
	24	MSB bit of Increment Event for EU event 10 Access: R/W This is MSB bit field control which increment event provides the basis for flexible EU event 10. Selection should be MSB-> LSB as 24,3:0 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0x0-0x1]</td> <td></td> </tr> <tr> <td>0x1</td> <td>Default [Default]</td> </tr> </tbody> </table>		Value	Name	[0x0-0x1]		0x1	Default [Default]
Value	Name								
[0x0-0x1]									
0x1	Default [Default]								
	23:20	Fine Event Filter Select EU event 11 Access: R/W This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 11. Note that the fine event filter is logically applied after the coarse event filter. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0xf</td> <td>Default [Default]</td> </tr> <tr> <td>[0x0-0xA]</td> <td></td> </tr> </tbody> </table>		Value	Name	0xf	Default [Default]	[0x0-0xA]	
Value	Name								
0xf	Default [Default]								
[0x0-0xA]									

EU_PERF_CNT_CTL5 - Flexible EU Event Control 5

19:16	Coarse Event Filter Select EU event 11	Access:	R/W
This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 11. Note that the coarse event filter is logically applied before the fine event filter.			
		Value	Name
		0xf	Default [Default]
		[0x0-0x8]	
15:12	Increment Event for EU event 11	Access:	R/W
This field controls which increment event provides the basis for flexible EU event 11.			
		Value	Name
		0xf	Default [Default]
		[0x0-0x8]	
11:8	Fine Event Filter Select EU event 10	Access:	R/W
This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 10. Note that the fine event filter is logically applied after the coarse event filter.			
		Value	Name
		0xf	Default [Default]
		[0x0-0xA]	
7:4	Coarse Event Filter Select EU event 10	Access:	R/W
This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 10. Note that the coarse event filter is logically applied before the fine event filter.			
		Value	Name
		0xf	Default [Default]
		[0x0-0x8]	
3:0	Increment Event for EU event 10	Access:	R/W
This field controls which increment event provides the basis for flexible EU event 10.			
		Value	Name
		0xf	Default [Default]
		[0x0-0x8]	

Flexible EU Event Control 6

DWord		Bit	Description						
Register Space:		MMIO: 0/2/0							
Access:		R/W							
Size (in bits):		32							
Address:		0E65Ch							
This register configures flexible EU event 12/13. Please refer to the description of the flexible EU events for more details on supported events. Please note that this register is render context saved/restored.									
0	31:26	Reserved Access: RO Format: MBZ							
	25	MSB bit of Increment Event for EU event 13 Access: R/W This is MSB bit field control which increment event provides the basis for flexible EU event 13. Selection should be MSB-> LSB as 25,15:12 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0x0-0x1]</td> <td></td> </tr> <tr> <td>0x1</td> <td>Default [Default]</td> </tr> </tbody> </table>		Value	Name	[0x0-0x1]		0x1	Default [Default]
Value	Name								
[0x0-0x1]									
0x1	Default [Default]								
	24	MSB bit of Increment Event for EU event 12 Access: R/W This is MSB bit field control which increment event provides the basis for flexible EU event 12. Selection should be MSB-> LSB as 24,3:0 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0x0-0x1]</td> <td></td> </tr> <tr> <td>0x1</td> <td>Default [Default]</td> </tr> </tbody> </table>		Value	Name	[0x0-0x1]		0x1	Default [Default]
Value	Name								
[0x0-0x1]									
0x1	Default [Default]								
	23:20	Fine Event Filter Select EU event 13 Access: R/W This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 13. Note that the fine event filter is logically applied after the coarse event filter. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0xf</td> <td>Default [Default]</td> </tr> <tr> <td>[0x0-0xA]</td> <td></td> </tr> </tbody> </table>		Value	Name	0xf	Default [Default]	[0x0-0xA]	
Value	Name								
0xf	Default [Default]								
[0x0-0xA]									

EU_PERF_CNT_CTL6 - Flexible EU Event Control 6

19:16	Coarse Event Filter Select EU event 13	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%; text-align: center;">R/W</td> </tr> </table> <p>This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 13. Note that the coarse event filter is logically applied before the fine event filter.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%; text-align: center;">Value</th> <th style="width: 60%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0xf</td> <td style="text-align: center;">Default [Default]</td> </tr> <tr> <td style="text-align: center;">[0x0-0x8]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0xf	Default [Default]	[0x0-0x8]	
Access:	R/W									
Value	Name									
0xf	Default [Default]									
[0x0-0x8]										
15:12	Increment Event for EU event 13	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%; text-align: center;">R/W</td> </tr> </table> <p>This field controls which increment event provides the basis for flexible EU event 13.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%; text-align: center;">Value</th> <th style="width: 60%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0xf</td> <td style="text-align: center;">Default [Default]</td> </tr> <tr> <td style="text-align: center;">[0x0-0x8]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0xf	Default [Default]	[0x0-0x8]	
Access:	R/W									
Value	Name									
0xf	Default [Default]									
[0x0-0x8]										
11:8	Fine Event Filter Select EU event 12	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%; text-align: center;">R/W</td> </tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 12. Note that the fine event filter is logically applied after the coarse event filter.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%; text-align: center;">Value</th> <th style="width: 60%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0xf</td> <td style="text-align: center;">Default [Default]</td> </tr> <tr> <td style="text-align: center;">[0x0-0xA]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0xf	Default [Default]	[0x0-0xA]	
Access:	R/W									
Value	Name									
0xf	Default [Default]									
[0x0-0xA]										
7:4	Coarse Event Filter Select EU event 12	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%; text-align: center;">R/W</td> </tr> </table> <p>This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 12. Note that the coarse event filter is logically applied before the fine event filter.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%; text-align: center;">Value</th> <th style="width: 60%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0xf</td> <td style="text-align: center;">Default [Default]</td> </tr> <tr> <td style="text-align: center;">[0x0-0x8]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0xf	Default [Default]	[0x0-0x8]	
Access:	R/W									
Value	Name									
0xf	Default [Default]									
[0x0-0x8]										
3:0	Increment Event for EU event 12	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%; text-align: center;">R/W</td> </tr> </table> <p>This field controls which increment event provides the basis for flexible EU event 12.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%; text-align: center;">Value</th> <th style="width: 60%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0xf</td> <td style="text-align: center;">Default [Default]</td> </tr> <tr> <td style="text-align: center;">[0x0-0x8]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0xf	Default [Default]	[0x0-0x8]	
Access:	R/W									
Value	Name									
0xf	Default [Default]									
[0x0-0x8]										

FLT_RPT0

FLT_RPT0 - FLT_RPT0								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	124810h							
GT uses this register to post VT-d faults								
DWord	Bit	Description						
0	31:12	FI <table border="1"> <tr> <td>Default Value:</td> <td>00000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Fault Info.	Default Value:	00000h	Access:	R/W	_Custom_GTIReset:	BUS
	Default Value:	00000h						
Access:	R/W							
_Custom_GTIReset:	BUS							
11:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO							
Format:	MBZ							



FLT_RPT1

FLT_RPT1 - FLT_RPT1								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	124814h							
GT uses this register to post VT-d faults								
DWord	Bit	Description						
0	31:0	FI <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> Fault Info.	Default Value:	00000000h	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	00000000h							
Access:	R/W							
_Custom_GTIReset:	BUS							

FLT_RPT2

FLT_RPT2 - FLT_RPT2			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	124818h		
GT uses this register to post VT-d faults			
DWord	Bit	Description	
0	31	PP	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIRreset:	BUS
			PASID Present.
	30	EXE	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Execute Permission Requested.
	29	PRIV	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Privilege Mode Requested .
	28:16	Reserved	
		Access:	RO
		Format:	MBZ
	15:0	Source ID	
		Default Value:	0010h
Access:		RO	
_Custom_GTIRreset:		BUS	
		Source ID.	



FLT_RPT3

FLT_RPT3 - FLT_RPT3			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	12481Ch		
GT uses this register to post VT-d faults			
DWord	Bit	Description	
0	31	F	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Fault
	30	T	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Type
	29:28	AT	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Address Type
	27:8	PN	
		Default Value:	00000h
		Access:	R/W
		_Custom_GTIRreset:	BUS
			PASID Number
7:0	FR		
	Default Value:	0h	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
		Fault Reason	

FORCE_TO_NONPRIV

FORCE_TO_NONPRIV - FORCE_TO_NONPRIV	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	024D0h-024D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_RCSUNIT
Address:	024D4h-024D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_RCSUNIT
Address:	024D8h-024DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_RCSUNIT
Address:	024DCh-024DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_RCSUNIT
Address:	024E0h-024E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_RCSUNIT
Address:	024E4h-024E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_RCSUNIT
Address:	024E8h-024EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_RCSUNIT
Address:	024ECh-024EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_RCSUNIT
Address:	024F0h-024F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_RCSUNIT
Address:	024F4h-024F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_RCSUNIT



FORCE_TO_NONPRIV - FORCE_TO_NONPRIV

Address: 024F8h-024FBh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_10_RCSUNIT

Address: 024FCh-024FFh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_11_RCSUNIT

Address: 02010h-02013h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_12_RCSUNIT

Address: 02014h-02017h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_13_RCSUNIT

Address: 02018h-0201Bh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_14_RCSUNIT

Address: 0201Ch-0201Fh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_15_RCSUNIT

Address: 021E0h-021E3h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_16_RCSUNIT

Address: 021E4h-021E7h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_17_RCSUNIT

Address: 021E8h-021EBh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_18_RCSUNIT

Address: 021ECh-021EFh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_19_RCSUNIT

Address: 224D0h-224D3h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_0_BCSUNIT

Address: 224D4h-224D7h
Name: FORCE_TO_NONPRIV

FORCE_TO_NONPRIV - FORCE_TO_NONPRIV	
ShortName:	FORCE_TO_NONPRIV_1_BCSUNIT
Address:	224D8h-224DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_BCSUNIT
Address:	224DCh-224DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_BCSUNIT
Address:	224E0h-224E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_BCSUNIT
Address:	224E4h-224E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_BCSUNIT
Address:	224E8h-224EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_BCSUNIT
Address:	224ECh-224EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_BCSUNIT
Address:	224F0h-224F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_BCSUNIT
Address:	224F4h-224F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_BCSUNIT
Address:	224F8h-224FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_BCSUNIT
Address:	224FCh-224FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_BCSUNIT
Address:	22010h-22013h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_12_BCSUNIT
Address:	22014h-22017h



FORCE_TO_NONPRIV - FORCE_TO_NONPRIV

Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_13_BCSUNIT
Address:	22018h-2201Bh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_14_BCSUNIT
Address:	2201Ch-2201Fh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_15_BCSUNIT
Address:	221E0h-221E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_16_BCSUNIT
Address:	221E4h-221E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_17_BCSUNIT
Address:	221E8h-221EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_18_BCSUNIT
Address:	221ECh-221EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_19_BCSUNIT
Address:	1C04D0h-1C04D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_VCSUNIT0
Address:	1C04D4h-1C04D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_VCSUNIT0
Address:	1C04D8h-1C04DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VCSUNIT0
Address:	1C04DCh-1C04DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_VCSUNIT0
Address:	1C04E0h-1C04E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_VCSUNIT0

FORCE_TO_NONPRIV - FORCE_TO_NONPRIV	
Address:	1C04E4h-1C04E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_VCSUNIT0
Address:	1C04E8h-1C04EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_VCSUNIT0
Address:	1C04ECh-1C04EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_VCSUNIT0
Address:	1C04F0h-1C04F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_VCSUNIT0
Address:	1C04F4h-1C04F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_VCSUNIT0
Address:	1C04F8h-1C04FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_VCSUNIT0
Address:	1C04FCh-1C04FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_VCSUNIT0
Address:	1C0010h-1C0013h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_12_VCSUNIT0
Address:	1C0014h-1C0017h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_13_VCSUNIT0
Address:	1C0018h-1C001Bh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_14_VCSUNIT0
Address:	1C001Ch-1C001Fh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_15_VCSUNIT0
Address:	1C01E0h-1C01E3h
Name:	FORCE_TO_NONPRIV



FORCE_TO_NONPRIV - FORCE_TO_NONPRIV

ShortName:	FORCE_TO_NONPRIV_16_VCSUNIT0
Address:	1C01E4h-1C01E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_17_VCSUNIT0
Address:	1C01E8h-1C01EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_18_VCSUNIT0
Address:	1C01ECh-1C01EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_19_VCSUNIT0
Address:	1C44D0h-1C44D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_VCSUNIT1
Address:	1C44D4h-1C44D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_VCSUNIT1
Address:	1C44D8h-1C44DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VCSUNIT1
Address:	1C44DCh-1C44DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_VCSUNIT1
Address:	1C44E0h-1C44E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_VCSUNIT1
Address:	1C44E4h-1C44E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_VCSUNIT1
Address:	1C44E8h-1C44EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_VCSUNIT1
Address:	1C44ECh-1C44EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_VCSUNIT1
Address:	1C44F0h-1C44F3h

FORCE_TO_NONPRIV - FORCE_TO_NONPRIV	
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_VCSUNIT1
Address:	1C44F4h-1C44F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_VCSUNIT1
Address:	1C44F8h-1C44FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_VCSUNIT1
Address:	1C44FCh-1C44FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_VCSUNIT1
Address:	1C4010h-1C4013h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_12_VCSUNIT1
Address:	1C4014h-1C4017h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_13_VCSUNIT1
Address:	1C4018h-1C401Bh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_14_VCSUNIT1
Address:	1C401Ch-1C401Fh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_15_VCSUNIT1
Address:	1C41E0h-1C41E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_16_VCSUNIT1
Address:	1C41E4h-1C41E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_17_VCSUNIT1
Address:	1C41E8h-1C41EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_18_VCSUNIT1
Address:	1C41ECh-1C41EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_19_VCSUNIT1



FORCE_TO_NONPRIV - FORCE_TO_NONPRIV

Address: 1C84D0h-1C84D3h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_0_VECSUNIT0

Address: 1C84D4h-1C84D7h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_1_VECSUNIT0

Address: 1C84D8h-1C84DBh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_2_VECSUNIT0

Address: 1C84DCh-1C84DFh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_3_VECSUNIT0

Address: 1C84E0h-1C84E3h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_4_VECSUNIT0

Address: 1C84E4h-1C84E7h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_5_VECSUNIT0

Address: 1C84E8h-1C84EBh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_6_VECSUNIT0

Address: 1C84ECh-1C84EFh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_7_VECSUNIT0

Address: 1C84F0h-1C84F3h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_8_VECSUNIT0

Address: 1C84F4h-1C84F7h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_9_VECSUNIT0

Address: 1C84F8h-1C84FBh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_10_VECSUNIT0

Address: 1C84FCh-1C84FFh
Name: FORCE_TO_NONPRIV

FORCE_TO_NONPRIV - FORCE_TO_NONPRIV	
ShortName:	FORCE_TO_NONPRIV_11_VECSUNIT0
Address:	1C8010h-1C8013h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_12_VECSUNIT0
Address:	1C8014h-1C8017h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_13_VECSUNIT0
Address:	1C8018h-1C801Bh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_14_VECSUNIT0
Address:	1C801Ch-1C801Fh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_15_VECSUNIT0
Address:	1C81E0h-1C81E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_16_VECSUNIT0
Address:	1C81E4h-1C81E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_17_VECSUNIT0
Address:	1C81E8h-1C81EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_18_VECSUNIT0
Address:	1C81ECh-1C81EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_19_VECSUNIT0
Address:	1D04D0h-1D04D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_VCSUNIT2
Address:	1D04D4h-1D04D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_VCSUNIT2
Address:	1D04D8h-1D04DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VCSUNIT2
Address:	1D04DCh-1D04DFh



FORCE_TO_NONPRIV - FORCE_TO_NONPRIV

Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_3_VCSUNIT2

Address: 1D04E0h-1D04E3h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_4_VCSUNIT2

Address: 1D04E4h-1D04E7h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_5_VCSUNIT2

Address: 1D04E8h-1D04EBh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_6_VCSUNIT2

Address: 1D04ECh-1D04EFh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_7_VCSUNIT2

Address: 1D04F0h-1D04F3h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_8_VCSUNIT2

Address: 1D04F4h-1D04F7h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_9_VCSUNIT2

Address: 1D04F8h-1D04FBh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_10_VCSUNIT2

Address: 1D04FCh-1D04FFh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_11_VCSUNIT2

Address: 1D0010h-1D0013h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_12_VCSUNIT2

Address: 1D0014h-1D0017h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_13_VCSUNIT2

Address: 1D0018h-1D001Bh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_14_VCSUNIT2

FORCE_TO_NONPRIV - FORCE_TO_NONPRIV	
Address:	1D001Ch-1D001Fh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_15_VCSUNIT2
Address:	1D01E0h-1D01E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_16_VCSUNIT2
Address:	1D01E4h-1D01E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_17_VCSUNIT2
Address:	1D01E8h-1D01EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_18_VCSUNIT2
Address:	1D01ECh-1D01EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_19_VCSUNIT2
Address:	1D44D0h-1D44D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_VCSUNIT3
Address:	1D44D4h-1D44D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_VCSUNIT3
Address:	1D44D8h-1D44DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VCSUNIT3
Address:	1D44DCh-1D44DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_VCSUNIT3
Address:	1D44E0h-1D44E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_VCSUNIT3
Address:	1D44E4h-1D44E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_VCSUNIT3
Address:	1D44E8h-1D44EBh
Name:	FORCE_TO_NONPRIV



FORCE_TO_NONPRIV - FORCE_TO_NONPRIV

ShortName:	FORCE_TO_NONPRIV_6_VCSUNIT3
Address:	1D44ECh-1D44EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_VCSUNIT3
Address:	1D44F0h-1D44F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_VCSUNIT3
Address:	1D44F4h-1D44F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_VCSUNIT3
Address:	1D44F8h-1D44FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_VCSUNIT3
Address:	1D44FCh-1D44FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_VCSUNIT3
Address:	1D4010h-1D4013h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_12_VCSUNIT3
Address:	1D4014h-1D4017h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_13_VCSUNIT3
Address:	1D4018h-1D401Bh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_14_VCSUNIT3
Address:	1D401Ch-1D401Fh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_15_VCSUNIT3
Address:	1D41E0h-1D41E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_16_VCSUNIT3
Address:	1D41E4h-1D41E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_17_VCSUNIT3
Address:	1D41E8h-1D41EBh

FORCE_TO_NONPRIV - FORCE_TO_NONPRIV	
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_18_VCSUNIT3
Address:	1D41ECh-1D41EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_19_VCSUNIT3
Address:	1D84D0h-1D84D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_VECSUNIT1
Address:	1D84D4h-1D84D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_VECSUNIT1
Address:	1D84D8h-1D84DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VECSUNIT1
Address:	1D84DCh-1D84DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_VECSUNIT1
Address:	1D84E0h-1D84E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_VECSUNIT1
Address:	1D84E4h-1D84E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_VECSUNIT1
Address:	1D84E8h-1D84EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_VECSUNIT1
Address:	1D84ECh-1D84EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_VECSUNIT1
Address:	1D84F0h-1D84F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_VECSUNIT1
Address:	1D84F4h-1D84F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_VECSUNIT1



FORCE_TO_NONPRIV - FORCE_TO_NONPRIV

Address: 1D84F8h-1D84FBh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_10_VECSUNIT1

Address: 1D84FCh-1D84FFh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_11_VECSUNIT1

Address: 1D8010h-1D8013h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_12_VECSUNIT1

Address: 1D8014h-1D8017h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_13_VECSUNIT1

Address: 1D8018h-1D801Bh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_14_VECSUNIT1

Address: 1D801Ch-1D801Fh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_15_VECSUNIT1

Address: 1D81E0h-1D81E3h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_16_VECSUNIT1

Address: 1D81E4h-1D81E7h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_17_VECSUNIT1

Address: 1D81E8h-1D81EBh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_18_VECSUNIT1

Address: 1D81ECh-1D81EFh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_19_VECSUNIT1

Address: 1E04D0h-1E04D3h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_0_VCSUNIT4

Address: 1E04D4h-1E04D7h
Name: FORCE_TO_NONPRIV

FORCE_TO_NONPRIV - FORCE_TO_NONPRIV	
ShortName:	FORCE_TO_NONPRIV_1_VCSUNIT4
Address:	1E04D8h-1E04DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VCSUNIT4
Address:	1E04DCh-1E04DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_VCSUNIT4
Address:	1E04E0h-1E04E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_VCSUNIT4
Address:	1E04E4h-1E04E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_VCSUNIT4
Address:	1E04E8h-1E04EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_VCSUNIT4
Address:	1E04ECh-1E04EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_VCSUNIT4
Address:	1E04F0h-1E04F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_VCSUNIT4
Address:	1E04F4h-1E04F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_VCSUNIT4
Address:	1E04F8h-1E04FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_VCSUNIT4
Address:	1E04FCh-1E04FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_VCSUNIT4
Address:	1E0010h-1E0013h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_12_VCSUNIT4
Address:	1E0014h-1E0017h



FORCE_TO_NONPRIV - FORCE_TO_NONPRIV

Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_13_VCSUNIT4
Address:	1E0018h-1E001Bh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_14_VCSUNIT4
Address:	1E001Ch-1E001Fh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_15_VCSUNIT4
Address:	1E01E0h-1E01E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_16_VCSUNIT4
Address:	1E01E4h-1E01E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_17_VCSUNIT4
Address:	1E01E8h-1E01EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_18_VCSUNIT4
Address:	1E01ECh-1E01EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_19_VCSUNIT4
Address:	1E44D0h-1E44D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_VCSUNIT5
Address:	1E44D4h-1E44D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_VCSUNIT5
Address:	1E44D8h-1E44DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VCSUNIT5
Address:	1E44DCh-1E44DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_VCSUNIT5
Address:	1E44E0h-1E44E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_VCSUNIT5

FORCE_TO_NONPRIV - FORCE_TO_NONPRIV	
Address:	1E44E4h-1E44E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_VCSUNIT5
Address:	1E44E8h-1E44EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_VCSUNIT5
Address:	1E44ECh-1E44EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_VCSUNIT5
Address:	1E44F0h-1E44F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_VCSUNIT5
Address:	1E44F4h-1E44F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_VCSUNIT5
Address:	1E44F8h-1E44FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_VCSUNIT5
Address:	1E44FCh-1E44FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_VCSUNIT5
Address:	1E4010h-1E4013h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_12_VCSUNIT5
Address:	1E4014h-1E4017h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_13_VCSUNIT5
Address:	1E4018h-1E401Bh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_14_VCSUNIT5
Address:	1E401Ch-1E401Fh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_15_VCSUNIT5
Address:	1E41E0h-1E41E3h
Name:	FORCE_TO_NONPRIV



FORCE_TO_NONPRIV - FORCE_TO_NONPRIV

ShortName:	FORCE_TO_NONPRIV_16_VCSUNIT5
Address:	1E41E4h-1E41E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_17_VCSUNIT5
Address:	1E41E8h-1E41EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_18_VCSUNIT5
Address:	1E41ECh-1E41EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_19_VCSUNIT5
Address:	1E84D0h-1E84D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_VECSUNIT2
Address:	1E84D4h-1E84D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_VECSUNIT2
Address:	1E84D8h-1E84DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VECSUNIT2
Address:	1E84DCh-1E84DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_VECSUNIT2
Address:	1E84E0h-1E84E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_VECSUNIT2
Address:	1E84E4h-1E84E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_VECSUNIT2
Address:	1E84E8h-1E84EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_VECSUNIT2
Address:	1E84ECh-1E84EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_VECSUNIT2
Address:	1E84F0h-1E84F3h

FORCE_TO_NONPRIV - FORCE_TO_NONPRIV	
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_VECSUNIT2
Address:	1E84F4h-1E84F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_VECSUNIT2
Address:	1E84F8h-1E84FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_VECSUNIT2
Address:	1E84FCh-1E84FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_VECSUNIT2
Address:	1E8010h-1E8013h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_12_VECSUNIT2
Address:	1E8014h-1E8017h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_13_VECSUNIT2
Address:	1E8018h-1E801Bh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_14_VECSUNIT2
Address:	1E801Ch-1E801Fh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_15_VECSUNIT2
Address:	1E81E0h-1E81E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_16_VECSUNIT2
Address:	1E81E4h-1E81E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_17_VECSUNIT2
Address:	1E81E8h-1E81EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_18_VECSUNIT2
Address:	1E81ECh-1E81EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_19_VECSUNIT2



FORCE_TO_NONPRIV - FORCE_TO_NONPRIV

Address: 1F04D0h-1F04D3h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_0_VCSUNIT6

Address: 1F04D4h-1F04D7h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_1_VCSUNIT6

Address: 1F04D8h-1F04DBh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_2_VCSUNIT6

Address: 1F04DCh-1F04DFh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_3_VCSUNIT6

Address: 1F04E0h-1F04E3h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_4_VCSUNIT6

Address: 1F04E4h-1F04E7h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_5_VCSUNIT6

Address: 1F04E8h-1F04EBh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_6_VCSUNIT6

Address: 1F04ECh-1F04EFh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_7_VCSUNIT6

Address: 1F04F0h-1F04F3h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_8_VCSUNIT6

Address: 1F04F4h-1F04F7h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_9_VCSUNIT6

Address: 1F04F8h-1F04FBh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_10_VCSUNIT6

Address: 1F04FCh-1F04FFh
Name: FORCE_TO_NONPRIV

FORCE_TO_NONPRIV - FORCE_TO_NONPRIV	
ShortName:	FORCE_TO_NONPRIV_11_VCSUNIT6
Address:	1F0010h-1F0013h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_12_VCSUNIT6
Address:	1F0018h-1F001Bh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_14_VCSUNIT6
Address:	1F001Ch-1F001Fh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_15_VCSUNIT6
Address:	1F01E0h-1F01E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_16_VCSUNIT6
Address:	1F01E4h-1F01E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_17_VCSUNIT6
Address:	1F01E8h-1F01EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_18_VCSUNIT6
Address:	1F01ECh-1F01EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_19_VCSUNIT6
Address:	1F44D0h-1F44D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_VCSUNIT7
Address:	1F44D4h-1F44D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_VCSUNIT7
Address:	1F44D8h-1F44DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VCSUNIT7
Address:	1F44DCh-1F44DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_VCSUNIT7
Address:	1F44E0h-1F44E3h



FORCE_TO_NONPRIV - FORCE_TO_NONPRIV

Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_4_VCSUNIT7

Address: 1F44E4h-1F44E7h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_5_VCSUNIT7

Address: 1F44E8h-1F44EBh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_6_VCSUNIT7

Address: 1F44ECh-1F44EFh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_7_VCSUNIT7

Address: 1F44F0h-1F44F3h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_8_VCSUNIT7

Address: 1F44F4h-1F44F7h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_9_VCSUNIT7

Address: 1F44F8h-1F44FBh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_10_VCSUNIT7

Address: 1F44FCh-1F44FFh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_11_VCSUNIT7

Address: 1F4010h-1F4013h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_12_VCSUNIT7

Address: 1F4014h-1F4017h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_13_VCSUNIT7

Address: 1F4018h-1F401Bh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_14_VCSUNIT7

Address: 1F401Ch-1F401Fh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_15_VCSUNIT7

FORCE_TO_NONPRIV - FORCE_TO_NONPRIV	
Address:	1F41E0h-1F41E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_16_VCSUNIT7
Address:	1F41E4h-1F41E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_17_VCSUNIT7
Address:	1F41E8h-1F41EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_18_VCSUNIT7
Address:	1F41ECh-1F41EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_19_VCSUNIT7
Address:	1F84D0h-1F84D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_VECSUNIT3
Address:	1F84D4h-1F84D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_VECSUNIT3
Address:	1F84D8h-1F84DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VECSUNIT3
Address:	1F84DCh-1F84DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_VECSUNIT3
Address:	1F84E0h-1F84E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_VECSUNIT3
Address:	1F84E4h-1F84E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_VECSUNIT3
Address:	1F84E8h-1F84EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_VECSUNIT3
Address:	1F84ECh-1F84EFh
Name:	FORCE_TO_NONPRIV



FORCE_TO_NONPRIV - FORCE_TO_NONPRIV

ShortName: FORCE_TO_NONPRIV_7_VECSUNIT3

Address: 1F84F0h-1F84F3h

Name: FORCE_TO_NONPRIV

ShortName: FORCE_TO_NONPRIV_8_VECSUNIT3

Address: 1F84F4h-1F84F7h

Name: FORCE_TO_NONPRIV

ShortName: FORCE_TO_NONPRIV_9_VECSUNIT3

Address: 1F84F8h-1F84FBh

Name: FORCE_TO_NONPRIV

ShortName: FORCE_TO_NONPRIV_10_VECSUNIT3

Address: 1F84FCh-1F84FFh

Name: FORCE_TO_NONPRIV

ShortName: FORCE_TO_NONPRIV_11_VECSUNIT3

Address: 1F8010h-1F8013h

Name: FORCE_TO_NONPRIV

ShortName: FORCE_TO_NONPRIV_12_VECSUNIT3

Address: 1F8014h-1F8017h

Name: FORCE_TO_NONPRIV

ShortName: FORCE_TO_NONPRIV_13_VECSUNIT3

Address: 1F8018h-1F801Bh

Name: FORCE_TO_NONPRIV

ShortName: FORCE_TO_NONPRIV_14_VECSUNIT3

Address: 1F801Ch-1F801Fh

Name: FORCE_TO_NONPRIV

ShortName: FORCE_TO_NONPRIV_15_VECSUNIT3

Address: 1F81E0h-1F81E3h

Name: FORCE_TO_NONPRIV

ShortName: FORCE_TO_NONPRIV_16_VECSUNIT3

Address: 1F81E4h-1F81E7h

Name: FORCE_TO_NONPRIV

ShortName: FORCE_TO_NONPRIV_17_VECSUNIT3

Address: 1F81E8h-1F81EBh

Name: FORCE_TO_NONPRIV

ShortName: FORCE_TO_NONPRIV_18_VECSUNIT3

Address: 1F81ECh-1F81EFh

FORCE_TO_NONPRIV - FORCE_TO_NONPRIV	
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_19_VECSUNIT3
Address:	1A4D0h-1A4D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_CCSUNIT0
Address:	1A4D4h-1A4D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_CCSUNIT0
Address:	1A4D8h-1A4DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_CCSUNIT0
Address:	1A4DCh-1A4DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_CCSUNIT0
Address:	1A4E0h-1A4E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_CCSUNIT0
Address:	1A4E4h-1A4E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_CCSUNIT0
Address:	1A4E8h-1A4EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_CCSUNIT0
Address:	1A4ECh-1A4EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_CCSUNIT0
Address:	1A4F0h-1A4F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_CCSUNIT0
Address:	1A4F4h-1A4F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_CCSUNIT0
Address:	1A4F8h-1A4FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_CCSUNIT0



FORCE_TO_NONPRIV - FORCE_TO_NONPRIV

Address: 1A4FCh-1A4FFh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_11_CCSUNIT0

Address: 1A010h-1A013h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_12_CCSUNIT0

Address: 1A014h-1A017h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_13_CCSUNIT0

Address: 1A018h-1A01Bh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_14_CCSUNIT0

Address: 1A01Ch-1A01Fh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_15_CCSUNIT0

Address: 1A1E0h-1A1E3h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_16_CCSUNIT0

Address: 1A1E4h-1A1E7h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_17_CCSUNIT0

Address: 1A1E8h-1A1EBh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_18_CCSUNIT0

Address: 1A1ECh-1A1EFh
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_19_CCSUNIT0

Address: 1C4D0h-1C4D3h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_0_CCSUNIT1

Address: 1C4D4h-1C4D7h
Name: FORCE_TO_NONPRIV
ShortName: FORCE_TO_NONPRIV_1_CCSUNIT1

Address: 1C4D8h-1C4DBh
Name: FORCE_TO_NONPRIV

FORCE_TO_NONPRIV - FORCE_TO_NONPRIV	
ShortName:	FORCE_TO_NONPRIV_2_CCSUNIT1
Address:	1C4DCh-1C4DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_CCSUNIT1
Address:	1C4E0h-1C4E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_CCSUNIT1
Address:	1C4E4h-1C4E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_CCSUNIT1
Address:	1C4E8h-1C4EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_CCSUNIT1
Address:	1C4ECh-1C4EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_CCSUNIT1
Address:	1C4F0h-1C4F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_CCSUNIT1
Address:	1C4F4h-1C4F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_CCSUNIT1
Address:	1C4F8h-1C4FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_CCSUNIT1
Address:	1C4FCh-1C4FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_CCSUNIT1
Address:	1C010h-1C013h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_12_CCSUNIT1
Address:	1C014h-1C017h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_13_CCSUNIT1
Address:	1C018h-1C01Bh



FORCE_TO_NONPRIV - FORCE_TO_NONPRIV

Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_14_CCSUNIT1
Address:	1C01Ch-1C01Fh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_15_CCSUNIT1
Address:	1C1E0h-1C1E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_16_CCSUNIT1
Address:	1C1E4h-1C1E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_17_CCSUNIT1
Address:	1C1E8h-1C1EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_18_CCSUNIT1
Address:	1C1ECh-1C1EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_19_CCSUNIT1
Address:	1E4D0h-1E4D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_CCSUNIT2
Address:	1E4D4h-1E4D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_CCSUNIT2
Address:	1E4D8h-1E4DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_CCSUNIT2
Address:	1E4DCh-1E4DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_CCSUNIT2
Address:	1E4E0h-1E4E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_CCSUNIT2
Address:	1E4E4h-1E4E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_CCSUNIT2

FORCE_TO_NONPRIV - FORCE_TO_NONPRIV	
Address:	1E4E8h-1E4EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_CCSUNIT2
Address:	1E4ECh-1E4EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_CCSUNIT2
Address:	1E4F0h-1E4F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_CCSUNIT2
Address:	1E4F4h-1E4F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_CCSUNIT2
Address:	1E4F8h-1E4FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_CCSUNIT2
Address:	1E4FCh-1E4FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_CCSUNIT2
Address:	1E010h-1E013h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_12_CCSUNIT2
Address:	1E014h-1E017h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_13_CCSUNIT2
Address:	1E018h-1E01Bh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_14_CCSUNIT2
Address:	1E01Ch-1E01Fh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_15_CCSUNIT2
Address:	1E1E0h-1E1E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_16_CCSUNIT2



Address:	1E1E4h-1E1E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_17_CCSUNIT2
Address:	1E1E8h-1E1EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_18_CCSUNIT2
Address:	1E1ECh-1E1EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_19_CCSUNIT2
Address:	264D0h-264D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_CCSUNIT3
Address:	264D4h-264D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_CCSUNIT3
Address:	264D8h-264DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_CCSUNIT3
Address:	264DCh-264DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_CCSUNIT3
Address:	264E0h-264E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_CCSUNIT3
Address:	264E4h-264E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_CCSUNIT3
Address:	264E8h-264EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_CCSUNIT3
Address:	264ECh-264EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_CCSUNIT3
Address:	264F0h-264F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_CCSUNIT3

Address:	264F4h-264F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_CCSUNIT3
Address:	264F8h-264FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_CCSUNIT3
Address:	264FCh-264FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_CCSUNIT3
Address:	26010h-26013h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_12_CCSUNIT3
Address:	26014h-26017h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_13_CCSUNIT3
Address:	26018h-2601Bh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_14_CCSUNIT3
Address:	2601Ch-2601Fh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_15_CCSUNIT3
Address:	261E0h-261E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_16_CCSUNIT3
Address:	261E4h-261E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_17_CCSUNIT3
Address:	261E8h-261EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_18_CCSUNIT3
Address:	261ECh-261EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_19_CCSUNIT3
<p>These registers are privilege registers and are not allowed to be written from non-privilege batch buffer. These are global registers and power context save/restored.</p>	
<p>Workaround</p>	
<p>These register must be programmed as non-privileged to give PPGTT batch buffer access:</p>	

3DPRIM_XP0(0x2690), 3DPRIM_XP1(0x2694) and 3DPRIM_XP2(0x2698).											
DWord	Bit	Description									
0	31	Virtual Function Privilege Control									
		Access: R/W									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>MMIO offset programmed in Non Privileged Register Address field will be treated as a non-privilege register by the commands executed from a non-privilege batch buffer. This register provides programmability to add new entries to the User Mode Non-Privileged Registers table mentioned in User Mode Privileged Commands section.</td> </tr> <tr> <td>1</td> <td></td> <td>MMIO offset programmed in Non Privileged Register Address field will be treated as a non-privilege register by the commands executed from a privilege batch buffer or ring buffer of an virtual function. Not that this will not make the register offset as non-privileged for the commands executed from non-privileged batch buffer.</td> </tr> </tbody> </table>	Value	Name	Description	0	[Default]	MMIO offset programmed in Non Privileged Register Address field will be treated as a non-privilege register by the commands executed from a non-privilege batch buffer. This register provides programmability to add new entries to the User Mode Non-Privileged Registers table mentioned in User Mode Privileged Commands section.	1		MMIO offset programmed in Non Privileged Register Address field will be treated as a non-privilege register by the commands executed from a privilege batch buffer or ring buffer of an virtual function. Not that this will not make the register offset as non-privileged for the commands executed from non-privileged batch buffer.
		Value	Name	Description							
0	[Default]	MMIO offset programmed in Non Privileged Register Address field will be treated as a non-privilege register by the commands executed from a non-privilege batch buffer. This register provides programmability to add new entries to the User Mode Non-Privileged Registers table mentioned in User Mode Privileged Commands section.									
1		MMIO offset programmed in Non Privileged Register Address field will be treated as a non-privilege register by the commands executed from a privilege batch buffer or ring buffer of an virtual function. Not that this will not make the register offset as non-privileged for the commands executed from non-privileged batch buffer.									
	30	Denylist Enable									
		Access: R/W									
		If this bit is set, then the command stream will not allow access for a PPGTT batch buffer to this register or range. This takes the highest precedence so in the case the register is allowlisted in a separate FORCE_TO_NONPRIV register, it will still be denylisted.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Allowlist [Default]</td> </tr> <tr> <td>1</td> <td>Denylist</td> </tr> </tbody> </table>	Value	Name	0	Allowlist [Default]	1	Denylist			
Value	Name										
0	Allowlist [Default]										
1	Denylist										
29:28		Access Selection									
		Access: R/W									
		This field allows the selection of whether read or write access are impacted. This allows for any permutation to denylist or allowlist any combination of reads/writes. For Example, if Denylist Enable is set and the Access if for Reads only, then only Read access will be disallowed based on the Address in this register.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Impacts both Read and Write Access [Default]</td> </tr> <tr> <td>1h</td> <td>Impacts only Read Access</td> </tr> <tr> <td>2h</td> <td>Impacts only Write Access</td> </tr> <tr> <td>3h</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	0h	Impacts both Read and Write Access [Default]	1h	Impacts only Read Access	2h	Impacts only Write Access	3h
Value	Name										
0h	Impacts both Read and Write Access [Default]										
1h	Impacts only Read Access										
2h	Impacts only Write Access										
3h	Reserved										
27:26		Reserved									
		Access: RO									
		Format: MBZ									
25:2		Non Privilege Register Address									
		Access: R/W									
		Format: MmioAddress[25:2]									

	<p>This field contains the MMIO offset of a register. MMIO offset programmed in this field will be treated as a non-privilege register by render command streamer while processing register writes from a non-privilege batch buffer. This register provides programmability is to extend the non-privilege register table mentioned in MI_BATCH_BUFFER_START command in render command streamer.</p> <table border="1" data-bbox="334 396 1466 491"> <thead> <tr> <th data-bbox="334 396 781 443">Value</th> <th data-bbox="781 396 1466 443">Name</th> </tr> </thead> <tbody> <tr> <td data-bbox="334 443 781 491">3800h</td> <td data-bbox="781 443 1466 491">[Default]</td> </tr> </tbody> </table>	Value	Name	3800h	[Default]													
Value	Name																	
3800h	[Default]																	
1:0	<p>Offset Range</p> <table border="1" data-bbox="334 533 1466 579"> <tr> <td data-bbox="334 533 1013 579">Access:</td> <td data-bbox="1013 533 1466 579">R/W</td> </tr> </table> <p>This field specifies the range of registers to either be denylisted or allowlisted. Note the Non Privilege Register Address value should be at the same granularity of the Offset Range. The lower bits of the address will be ignored in the comparison as the definition only support base 2 address for range comparison.</p> <table border="1" data-bbox="334 722 1466 949"> <thead> <tr> <th data-bbox="334 722 431 768">Value</th> <th data-bbox="431 722 781 768">Name</th> <th data-bbox="781 722 1466 768">Description</th> </tr> </thead> <tbody> <tr> <td data-bbox="334 768 431 814">0h</td> <td data-bbox="431 768 781 814">Single Register [Default]</td> <td data-bbox="781 768 1466 814">Offset for allowlist or denylist compare will be 25:2.</td> </tr> <tr> <td data-bbox="334 814 431 861">1h</td> <td data-bbox="431 814 781 861">Four Registers</td> <td data-bbox="781 814 1466 861">Offset for allowlist or denylist compare will be 25:4.</td> </tr> <tr> <td data-bbox="334 861 431 907">2h</td> <td data-bbox="431 861 781 907">Sixteen Registers</td> <td data-bbox="781 861 1466 907">Offset for allowlist or denylist compare will be 25:6.</td> </tr> <tr> <td data-bbox="334 907 431 949">3h</td> <td data-bbox="431 907 781 949">Sixty Four Registers</td> <td data-bbox="781 907 1466 949">Offset for allowlist or denylist compare will be 25:8.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0h	Single Register [Default]	Offset for allowlist or denylist compare will be 25:2.	1h	Four Registers	Offset for allowlist or denylist compare will be 25:4.	2h	Sixteen Registers	Offset for allowlist or denylist compare will be 25:6.	3h	Sixty Four Registers	Offset for allowlist or denylist compare will be 25:8.
Access:	R/W																	
Value	Name	Description																
0h	Single Register [Default]	Offset for allowlist or denylist compare will be 25:2.																
1h	Four Registers	Offset for allowlist or denylist compare will be 25:4.																
2h	Sixteen Registers	Offset for allowlist or denylist compare will be 25:6.																
3h	Sixty Four Registers	Offset for allowlist or denylist compare will be 25:8.																



FUSA_IOSF_PARITY_CNTRL

FUSA_IOSF_PARITY_CNTRL - FUSA_IOSF_PARITY_CNTRL			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	100140h		
This register controls the parity generation, checking, and error insertion logic in the IOSF endpoints : SGCI, SGGI and SGDI units			
DWord	Bit	Description	
0	31	Reserved	
		Access:	RO
		Format:	MBZ
	30	Reserved	
	30	Reserved	
	29	Reserved	
	29	Reserved	
	28	SGDI Cmd Parity Err Inj	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIRreset:	BUS
	0: No error injection 1: Invert mcparity Once set the next command mcparity is corrupted and then the bit is cleared by HW.		
	27:26	SGDI Data Parity Err Inj	
		Default Value:	0b
		Access:	R/W
_Custom_GTIRreset:		BUS	
00: No error injected 01: Invert mdparity[0] 10: Invert mdparity[1] 11: Invert mdparity[1:0] Once set the next command with data is corrupted and then the bit is cleared by HW. Note: mdparity[1] is only present for IOSF data widths of 512			
25	Reserved		
25	Reserved		
24	Reserved		
24	Reserved		

FUSA_IOSF_PARITY_CNTRL - FUSA_IOSF_PARITY_CNTRL

23	Reserved		
	Access:	RO	
	Format:	MBZ	
22	SGGI Cmd Parity Err Inj		
	Default Value:	0h	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	0: No error injection 1: Invert mcparity Once set the next command mcparityis corrupted and then the bit is cleared by HW.		
21:20	SGGI Data Parity Err Inj		
	Default Value:	0h	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	00: No error injected 01:Invert mdparity[0] 10:Invert mdparity[1] 11: Invert mdparity[1:0] Once set the next command with data is corrupted and then the bit is cleared by HW. Note: mdparity[1] is only present forIOSF data widths of 512		
19:18	Reserved		
	Access:	RO	
	Format:	MBZ	
17	Reserved		
17	Reserved		
16	Reserved		
16	Reserved		
15	SGLI Cmd Parity Err Inj		
	Default Value:	0h	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	0: No error injection 1: Invert mcparity Once set the next command mcparityis corrupted and then the bit is cleared by HW.		

FUSA_IOSF_PARITY_CNTRL - FUSA_IOSF_PARITY_CNTRL

14	SGLI Data Parity Err Inj		
	Default Value:		0h
	Access:		R/W
	_Custom_GTIReset:		BUS
	0: No error injected 1: Invert mdparity[0] Once set the next command with data is corrupted and then the bit is cleared by HW. Note: mdparity[1] is only present for IOSF data widths of 512		
13	Reserved		
13	Reserved		
12	Reserved		
12	Reserved		
11	Reserved		
11	Reserved		
10	Reserved		
10	Reserved		
9	Reserved		
9	Reserved		
8	Reserved		
8	Reserved		
7	Reserved		
	Access:		RO
	Format:		MBZ
6	SGCI Cmd Parity Err Inj		
	Default Value:		0h
	Access:		R/W
	_Custom_GTIReset:		BUS
	0: No error injection 1: Invert mcparity Once set the next command mcparity is corrupted and then the bit is cleared by HW.		

FUSA_IOSF_PARITY_CNTRL - FUSA_IOSF_PARITY_CNTRL

5:4	SGCI Data Parity Error Inj	
	Default Value:	0h
	Access:	R/W
	_Custom_GTIReset:	BUS
	00: No error injected 01: Invert mdparity[0] 10: Invert mdparity[1] 11: Invert mdparity[1:0] Once set the next command with data is corrupted and then the bit is cleared by HW. Note: mdparity[1] is only present for IOSF data widths of 512	
3:1	Reserved	
	Access:	RO
	Format:	MBZ
0	Reserved	
0	Reserved	



FUSE_STATUS

FUSE_STATUS			
Register Space:	MMIO: 0/2/0		
Access:	RO		
Size (in bits):	32		
Address:	42000h-42003h		
Name:	Fuse Status		
ShortName:	FUSE_STATUS		
Reset:	global		
This register is on the ungated clock and the chip reset, not the FLR.			
DWord	Bit	Description	
0	31	Fuse Download Status	
		Access:	RO
		This field indicates the status of fuse and strap download to the Display Engine. After fuse and strap download, fuses will be distributed within the Display Engine.	
		Value	Name
		0b	Not Done
		1b	Done
	30:28	Reserved	
		Access:	RO
		Format:	MBZ
	27	Fuse PG0 Distribution Status	
		Access:	RO
		This field indicates the status of fuse distribution to power well #0.	
Value		Name	
		0b	Not Done
	1b	Done	
26	Fuse PG1 Distribution Status		
	Access:	RO	
	This field indicates the status of fuse distribution to power well #1.		
	Value	Name	
		0b	Not Done
	1b	Done	

FUSE_STATUS

	25	Fuse PG2 Distribution Status	Access:	RO	
	This field indicates the status of fuse distribution to power well #2.				
			Value	Name	
			0b	Not Done	
			1b	Done	
	24:22	Reserved	Access:	RO	
			Format:	MBZ	
	21	Fuse PGA Distribution Status	Access:	RO	
	This field indicates the status of fuse distribution to power well #A.				
			Value	Name	
			0b	Not Done	
			1b	Done	
	20	Fuse PGB Distribution Status	Access:	RO	
	This field indicates the status of fuse distribution to power well #B.				
			Value	Name	
			0b	Not Done	
			1b	Done	
	19	Fuse PGC Distribution Status	Access:	RO	
	This field indicates the status of fuse distribution to power well #C.				
			Value	Name	
			0b	Not Done	
			1b	Done	
	18	Fuse PGD Distribution Status	Access:	RO	
	This field indicates the status of fuse distribution to power well #D.				
			Value	Name	
		0b	Not Done		
		1b	Done		
17:16	Reserved	Access:	RO		
		Format:	MBZ		



FUSE_STATUS		
	15:0	Reserved
		Access: RO
		Format: MBZ

Fuse4

FUSE4 - Fuse4						
Register Space:	MMIO: 0/2/0					
Access:	RO					
Size (in bits):	32					
_Custom_GTIReset:	BUS					
Address:	09114h					
L3/SQIDI Hash Parameters						
DWord	Bit	Description				
0	31:16	Reserved				
		Access: RO				
	Format: MBZ					
	15	Reserved				
Access: RO						
14:12	IDI Hash mask					
	Access: RO					
FuseDIHash[2] = <ul style="list-style-type: none"> 0 (default) normal mode where even and odd nodes selected. 1 selects only Odd Nodes and never Even nodes. FuseDIHash[1] = <ul style="list-style-type: none"> 0 = normal mode where upper two banks and lower two banks are available. 1 = Select only lower two banks. FuseDIHash[0] = <ul style="list-style-type: none"> 0 = normal mode where both even and odd banks are selected. 1 = only select even banks. 						
11	FUSE TWO SQ Per HBM					
	Access: RO					
	For SQidi per HBM as power on default.					
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>[Default]</td> </tr> <tr> <td>1b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b	[Default]	1b
Value	Name					
0b	[Default]					
1b						
10	Reserved					
	Access: RO					
	Format: MBZ					

FUSE4 - Fuse4

FUSE4 - Fuse4													
9:8	<p>GT L3 MODE FUSE</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">RO</td> </tr> </table> <p>[00]=> Node_256: Base bits 7,9,10</p> <ul style="list-style-type: none"> • Node_exclude_mask[2:0] = 000 • Bank_exclude_mask[2:0] = 111 • Node_ID= Raw_node[2], Raw_node[1], Raw_node[0] <p>[01]=> Node_512: Base_bits 9,10,11</p> <ul style="list-style-type: none"> • Node_exclude_mask[2:0] = 001 • Bank_exclude_mask[2:0] = 111, 110 • Node_ID= Raw_node[1], Raw_node[2], Raw_node[0] <p>[10]=> Node_1K: Base_bits 10,11,12</p> <ul style="list-style-type: none"> • Node_exclude_mask[2:0] = 011 • Bank_exclude_mask[2:0] = 111, 110, 100 • Node_ID= Raw_node[0], Raw_node[2], Raw_node[1] <p>[11]=> Node_2K: Base_bits 11,12,13</p> <ul style="list-style-type: none"> • Node_exclude_mask[2:0] = 111 • Bank_exclude_mask[2:0] = 111, 110, 100, 000 • Node_ID= Raw_node[0], Raw_node[1], Raw_node[2] <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr style="background-color: #e1eef6;"> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td>Node_256</td> </tr> <tr> <td style="text-align: center;">01b</td> <td>Node_512</td> </tr> <tr> <td style="text-align: center;">10b</td> <td>Node_1K [Default]</td> </tr> <tr> <td style="text-align: center;">11b</td> <td>Node_2K</td> </tr> </tbody> </table>	Access:	RO	Value	Name	00b	Node_256	01b	Node_512	10b	Node_1K [Default]	11b	Node_2K
Access:	RO												
Value	Name												
00b	Node_256												
01b	Node_512												
10b	Node_1K [Default]												
11b	Node_2K												
7	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ								
Access:	RO												
Format:	MBZ												

FUSE4 - Fuse4

	6:4	GT L3 Bank Exclude Mask			
		Access:		RO	
		FuseL3HashBankExcludeMask[2] = <ul style="list-style-type: none"> 0 (default) Address bit 10 is included in Bank HASH. 1 Address bit 10 is excluded in Bank HASH. 			
		FuseL3HashBankExcludeMask[1] = <ul style="list-style-type: none"> 0 (default) Address bit 9 is included in Bank HASH. 1 Address bit 9 is excluded in Bank HASH. 			
		FuseL3HashBankExcludeMask[0] = <ul style="list-style-type: none"> 0 (default) Address bit 7 is included in Bank HASH. 1 Address bit 7 is excluded in Bank HASH. 			
		Value	Name		
		111b	Node_256		
		110b	Node_512 [Default]		
		100b	Node_1K		
		000b	Node_2K		
	3	Reserved			
		Access:		RO	
		Format:		MBZ	
	2:0	GT L3 Node Exclude Mask			
		Access:		RO	
		FuseL3HashNodeExcludeMask[2] = <ul style="list-style-type: none"> 0 (default) Address bit 10 is included in Node HASH. 1 Address bit 10 is excluded in Node HASH. 			
		FuseL3HashNodeExcludeMask[1] = <ul style="list-style-type: none"> 0 (default) Address bit 9 is included in Node HASH. 1 Address bit 9 is excluded in Node HASH. 			
		FuseL3HashNodeExcludeMask[0] = <ul style="list-style-type: none"> 0 (default) Address bit 7 is included in Node HASH. 1 Address bit 7 is excluded in Node HASH. 			
		Value	Name		
		000b	Node_256		
		001b	Node_512 [Default]		
		011b	Node_1K		
		111b	Node_2K		



GAC_GAM Arbitration Counters Register 0

ARB_GAC_GAM_REQCNTS0 - GAC_GAM Arbitration Counters Register 0		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	043A8h	
DWord	Bit	Description
0	31:22	Reserved
		Access: RO
		Format: MBZ
	21:16	Number of GAC WR requests to be accumulated before applying the arbitration
		Access: R/W
	15:14	Reserved
		Access: RO
		Format: MBZ
	13:8	Number of GAC R requests to be accumulated before applying the arbitration
		Access: R/W
	7:6	Reserved
		Access: RO
Format: MBZ		
5:0	Number of GAC RO requests to be accumulated before applying the arbitration	
	Access: R/W	

GAC_GAM Arbitration Counters Register 1

ARB_GAC_GAM_REQCNTS1 - GAC_GAM Arbitration Counters Register 1		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	043ACh	
DWord	Bit	Description
0	31:22	Reserved
		Access: RO
		Format: MBZ
	21:16	Number of GAC WR requests to be accumulated before applying the arbitration
		Access: R/W
	15:14	Reserved
		Access: RO
		Format: MBZ
	13:8	Number of GAC R requests to be accumulated before applying the arbitration
		Access: R/W
	7:6	Reserved
		Access: RO
Format: MBZ		
5:0	Number of GAC RO requests to be accumulated before applying the arbitration	
	Access: R/W	



GAC_GAM RO Arbitration Register 0

ARB_RO_GAC_GAM0 - GAC_GAM RO Arbitration Register 0		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	043D0h	
DWord	Bit	Description
0	31:28	Reserved
		Access: RO
		Format: MBZ
	27	Priority for entry 1
		Access: R/W
	26:24	Goto field for entry 1 when request vector is 11b
		Access: R/W
	23:21	Goto field for entry 1 when request vector is 10b
		Access: R/W
	20:18	Goto field for entry 1 when request vector is 01b
		Access: R/W
	17:15	Goto field for entry 1 when request vector is 00b
		Access: R/W
	14:13	Reserved
		Access: RO
		Format: MBZ
12	Priority for entry 01	
	Access: R/W	
11:9	Goto field for entry 01 when request vector is 11b	
	Access: R/W	
8:6	Goto field for entry 01 when request vector is 10b	
	Access: R/W	
5:3	Goto field for entry 01 when request vector is 01b	
	Access: R/W	
2:0	Goto field for entry 01 when request vector is 00b	
	Access: R/W	

GAC_GAM RO Arbitration Register 1

ARB_RO_GAC_GAM1 - GAC_GAM RO Arbitration Register 1		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	043D4h	
DWord	Bit	Description
0	31:28	Reserved
		Access: RO
		Format: MBZ
	27	Priority for entry 3
		Access: R/W
	26:24	Goto field for entry 3 when request vector is 11b
		Access: R/W
	23:21	Goto field for entry 3 when request vector is 10b
		Access: R/W
	20:18	Goto field for entry 3 when request vector is 01b
		Access: R/W
	17:15	Goto field for entry 3 when request vector is 00b
		Access: R/W
	14:13	Reserved
Access: RO		
Format: MBZ		
12	Priority for entry 2	
	Access: R/W	
11:9	Goto field for entry 2 when request vector is 11b	
	Access: R/W	
8:6	Goto field for entry 2 when request vector is 10b	
	Access: R/W	
5:3	Goto field for entry 2 when request vector is 01b	
	Access: R/W	
2:0	Goto field for entry 2 when request vector is 00b	
	Access: R/W	



GAC_GAM RO Arbitration Register 2

ARB_RO_GAC_GAM2 - GAC_GAM RO Arbitration Register 2		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	043D8h	
DWord	Bit	Description
0	31:28	Reserved
		Access: RO
		Format: MBZ
	27	Priority for entry 5
		Access: R/W
	26:24	Goto field for entry 5 when request vector is 11b
		Access: R/W
	23:21	Goto field for entry 5 when request vector is 10b
		Access: R/W
	20:18	Goto field for entry 5 when request vector is 01b
		Access: R/W
	17:15	Goto field for entry 5 when request vector is 00b
		Access: R/W
	14:13	Reserved
Access: RO		
Format: MBZ		
12	Priority for entry 4	
	Access: R/W	
11:9	Goto field for entry 4 when request vector is 11b	
	Access: R/W	
8:6	Goto field for entry 4 when request vector is 10b	
	Access: R/W	
5:3	Goto field for entry 4 when request vector is 01b	
	Access: R/W	
2:0	Goto field for entry 4 when request vector is 00b	
	Access: R/W	

GAC_GAM RO Arbitration Register 3

ARB_RO_GAC_GAM3 - GAC_GAM RO Arbitration Register 3		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	043DCh	
DWord	Bit	Description
0	31:28	Reserved
		Access: RO
		Format: MBZ
	27	Priority for entry 7
	Access: R/W	
	26:24	Goto field for entry 7 when request vector is 11b
	Access: R/W	
	23:21	Goto field for entry 7 when request vector is 10b
	Access: R/W	
	20:18	Goto field for entry 7 when request vector is 01b
	Access: R/W	
	17:15	Goto field for entry 7 when request vector is 00b
	Access: R/W	
	14:13	Reserved
		Access: RO
		Format: MBZ
12	Priority for entry 6	
Access: R/W		
11:9	Goto field for entry 6 when request vector is 11b	
Access: R/W		
8:6	Goto field for entry 6 when request vector is 10b	
Access: R/W		
5:3	Goto field for entry 6 when request vector is 01b	
Access: R/W		
2:0	Goto field for entry 6 when request vector is 00b	
Access: R/W		



GAMMA_MODE

GAMMA_MODE										
Register Space:	MMIO: 0/2/0									
Access:	Double Buffered									
Size (in bits):	32									
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank										
Address:	4A480h-4A483h									
Name:	Pipe Gamma Mode									
ShortName:	GAMMA_MODE_A									
Reset:	soft									
Address:	4AC80h-4AC83h									
Name:	Pipe Gamma Mode									
ShortName:	GAMMA_MODE_B									
Reset:	soft									
Address:	4B480h-4B483h									
Name:	Pipe Gamma Mode									
ShortName:	GAMMA_MODE_C									
Reset:	soft									
Address:	4BC80h-4BC83h									
Name:	Pipe Gamma Mode									
ShortName:	GAMMA_MODE_D									
Reset:	soft									
DWord	Bit	Description								
0	31	<p>Pre CSC Gamma Enable</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This bit enables the pipe pre color space conversion gamma.</p> <p>Restriction : This bit must not be set when any of the individual plane 'Pipe CSC Enable' bit is set in PLANE_COLOR_CTL register.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>Enable</td> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	1b	Enable	0b	Disable
Access:	Double Buffered									
Value	Name									
1b	Enable									
0b	Disable									

GAMMA_MODE

30	Post CSC Gamma Enable	
	Access:	Double Buffered
	This bit enables the pipe post color space conversion gamma.	
	Restriction : This bit must not be set when any of the individual plane 'Pipe Gamma Enable' bit is set in PLANE_COLOR_CTL register.	
Value		Name
1b		Enable
0b		Disable
29	Allow DB Stall	
	Access:	R/W
	This field controls whether double buffer updates are allowed to be stalled for the Gamma registers that are double buffered.	
	Value	Name
0b		Not Allowed
1b		Allowed [Default]
28	Pre CSC CC2 Gamma Enable	
	Access:	Double Buffered
	This bit enables the pipe pre color space conversion CC2 gamma. This bit is only valid for Pipe A and Pipe B.	
	Value	Name
1b		Enable
0b		Disable [Default]
27	Post CSC CC2 Gamma Enable	
	Access:	Double Buffered
	This bit enables the pipe post color space conversion CC2 gamma. This bit is only valid for Pipe A and Pipe B.	
	Value	Name
1b		Enable
0b		Disable [Default]
26	Post CSC CC1 Dithering Enable	
	Access:	Double Buffered
	This bit enables dithering after the CC1 pipe post color space conversion. Post CC1 dithering is recommended for 12bpc port output when CC2 is not used.	
	Value	Name
0b		Disabled
1b		Enabled

GAMMA_MODE

25	Post CSC CC2 Dithering Enable	
	Access:	Double Buffered
<p>This bit enables dithering after the CC2 pipe post color space conversion. Post CC2 dithering is recommended for 12bpc port output.</p>		
Value		Name
0b		Disabled
1b		Enabled
24:16	Reserved	
	Access:	RO
Format:		MBZ
15	Reserved	
	Access:	Double Buffered
14:5	Reserved	
	Access:	RO
Format:		MBZ
4:3	Gamma Mode CC2	
	Access:	Double Buffered
<p>This field selects which mode the CC2 pipe palette/gamma correction logic works in. Other gamma units, such as in the planes, are unaffected by these bits. This field applies to post csc CC2 gamma.</p>		
Value	Name	Description
00b	Reserved	Reserved
01b	10 bit	10-bit Precision Palette Mode
10b	12 bit	12-bit Interpolated Gamma Mode
11b	12 bit Logarithmic	12-bit Logarithmic Gamma Mode
2	Reserved	
	Access:	RO
Format:		MBZ

GAMMA_MODE			
1:0	Gamma Mode		
	Access:	Double Buffered	
	This field selects which mode the pipe palette/gamma correction logic works in. Other gamma units, such as in the planes, are unaffected by these bits.		
	This field applies to post csc gamma. Pre csc gamma mode is fixed and not configurable.		
	Value	Name	Description
	00b	8 bit	8-bit Legacy Palette Mode
01b	10 bit	10-bit Precision Palette Mode	
10b	12 bit	12-bit Interpolated Gamma Mode	
11b	12 bit Logarithmic	12-bit Logarithmic Gamma Mode	



Gang Timer Register

FF_MODE2 - Gang Timer Register				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
_Custom_GTIReset:	DEV			
Address:	06604h-06607h			
Name:	Ganged Timer Register			
ShortName:	FF_MODE2_SVGUNIT			
Address:	17604h-17607h			
Name:	Ganged Timer Register			
ShortName:	FF_MODE2_SVGRUNIT			
This register is used to program the FF shader timers.				
DWord	Bit	Description		
0	31:24	GS timer value		
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table>	Access:	R/W
Access:	R/W			
Format:	U8			
Description				
This timer applies to both MeshShaderEnabled (MESH) and MeshShaderDisabled (GS) modes of operation of the GS unit.				
<p>The GS timer value will be a multiple of 32 clocks. The GS timer value of 0 disables the GS timer. If the number of clocks between ganged threads reaches the GS timer value, the GS will dispatch however many threads it currently has ganged.</p>				
Programming Notes				
The timer value must be set to 224.				
	23:16	TDS timer value		
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table>	Access:	R/W
Access:	R/W			
Format:	U8			
<p>The TDS timer value will be a multiple of 32 clocks. The TDS timer value of 0 disables the TDS timer. If the number of clocks between ganged threads reaches the TDS timer value, the TDS will dispatch however many threads it currently has ganged.</p>				
Programming Notes				
For best performance, a value of 4 should be programmed.				

FF_MODE2 - Gang Timer Register

	15:8	HS timer value	
		Access:	R/W
		Format:	U8
		Description	
		<p>This timer applies to both TaskShaderEnabled (TASK) and TaskShaderDisabled (HS) modes of operation of the HS unit</p> <p>The HS timer value will be a multiple of 32 clocks. The HS timer value of 0 disables the HS timer. If the number of clocks between ganged threads reaches the HS timer value, the HS will dispatch however many threads it currently has ganged.</p>	
		Programming Notes	
		The timer value must be set to 224	
	7:0	VS timer value	
		Access:	R/W
		Format:	U8
		<p>The VS timer value will be a multiple of 32 clocks. The VS timer value of 0 disables the VS timer. If the number of clocks between ganged threads reaches the VS timer value, the VS will dispatch however many threads it currently has ganged.</p>	



Gated Clock Counter for DFR Testability

SAMPLER_DFR_GATED_COUNT - Gated Clock Counter for DFR Testability

Register Space: MMIO: 0/2/0

Access: RO

Size (in bits): 32

_Custom_GTIReset: DEV

Address: 0E14Ch

For testability of DFR feature

DWord	Bit	Description				
0	31:0	Counter Bits <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>Format:</td><td>U32</td></tr></table> <p>Count of edge-skipped sampler clocks</p>	Access:	RO	Format:	U32
Access:	RO					
Format:	U32					

General Purpose Register

CS_GPR - General Purpose Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	1024
_Custom_GTIReset:	DEV
Address:	02600h-0267Fh
Name:	General Purpose Register
ShortName:	CS_GPR_RCSUNIT_CTX
Address:	22600h-2267Fh
Name:	General Purpose Register
ShortName:	CS_GPR_BCSUNIT_CTX
Address:	1C0600h-1C067Fh
Name:	General Purpose Register
ShortName:	CS_GPR_VCSUNIT0_CTX
Address:	1C4600h-1C467Fh
Name:	General Purpose Register
ShortName:	CS_GPR_VCSUNIT1_CTX
Address:	1C8600h-1C867Fh
Name:	General Purpose Register
ShortName:	CS_GPR_VECSUNIT0_CTX
Address:	1D0600h-1D067Fh
Name:	General Purpose Register
ShortName:	CS_GPR_VCSUNIT2_CTX
Address:	1D4600h-1D467Fh
Name:	General Purpose Register
ShortName:	CS_GPR_VCSUNIT3_CTX
Address:	1D8600h-1D867Fh
Name:	General Purpose Register
ShortName:	CS_GPR_VECSUNIT1_CTX
Address:	1E0600h-1E067Fh
Name:	General Purpose Register
ShortName:	CS_GPR_VCSUNIT4_CTX
Address:	1E4600h-1E467Fh
Name:	General Purpose Register
ShortName:	CS_GPR_VCSUNIT5_CTX



CS_GPR - General Purpose Register

Address: 1E8600h-1E867Fh
 Name: General Purpose Register
 ShortName: CS_GPR_VECSUNIT2_CTX

Address: 1F0600h-1F067Fh
 Name: General Purpose Register
 ShortName: CS_GPR_VCSUNIT6_CTX

Address: 1F4600h-1F467Fh
 Name: General Purpose Register
 ShortName: CS_GPR_VCSUNIT7_CTX

Address: 1F8600h-1F867Fh
 Name: General Purpose Register
 ShortName: CS_GPR_VECSUNIT3_CTX

Address: 1A600h-1A67Fh
 Name: General Purpose Register
 ShortName: CS_GPR_CCSUNIT0_CTX

Address: 1C600h-1C67Fh
 Name: General Purpose Register
 ShortName: CS_GPR_CCSUNIT1_CTX

Address: 1E600h-1E67Fh
 Name: General Purpose Register
 ShortName: CS_GPR_CCSUNIT2_CTX

Address: 26600h-2667Fh
 Name: General Purpose Register
 ShortName: CS_GPR_CCSUNIT3_CTX

This is a General Purpose Register bank of sixteen 64bit registers, which will be used as temporary storage by MI_MATH command to do ALU operations.

GPR Index	MMIO Offset
R_0	0x2600
R_1	0x2608
R_2	0x2610
R_3	0x2618
R_4	0x2620
R_5	0x2628
R_6	0x2630
R_7	0x2638

CS_GPR - General Purpose Register

R_8	0x2640
R_9	0x2648
R_10	0x2650
R_11	0x2658
R_12	0x2660
R_13	0x2668
R_14	0x2670
R_15	0x2678

DWord	Bit	Description
0..1	63:32	CS_GPR_DATA1
		Source: CommandStreamer Access: R/W
	31:0	CS_GPR_DATA0
		Source: CommandStreamer Access: R/W
2..3	63:32	CS_GPR_DATA3
		Source: CommandStreamer Access: R/W
	31:0	CS_GPR_DATA2
		Source: CommandStreamer Access: R/W
4..5	63:32	CS_GPR_DATA5
		Source: CommandStreamer Access: R/W
	31:0	CS_GPR_DATA4
		Source: CommandStreamer Access: R/W
6..7	63:32	CS_GPR_DATA7
		Source: CommandStreamer Access: R/W
	31:0	CS_GPR_DATA6
		Source: CommandStreamer Access: R/W
8..9	63:32	CS_GPR_DATA9
		Source: CommandStreamer Access: R/W

CS_GPR - General Purpose Register						
	31:0	CS_GPR_DATA8 <table border="1"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
Source:	CommandStreamer					
Access:	R/W					
10..11	63:32	CS_GPR_DATA11 <table border="1"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
	Source:	CommandStreamer				
Access:	R/W					
	31:0	CS_GPR_DATA10 <table border="1"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
Source:	CommandStreamer					
Access:	R/W					
12..13	63:32	CS_GPR_DATA13 <table border="1"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
	Source:	CommandStreamer				
Access:	R/W					
	31:0	CS_GPR_DATA12 <table border="1"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
Source:	CommandStreamer					
Access:	R/W					
14..15	63:32	CS_GPR_DATA15 <table border="1"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
	Source:	CommandStreamer				
Access:	R/W					
	31:0	CS_GPR_DATA14 <table border="1"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
Source:	CommandStreamer					
Access:	R/W					
16..17	63:32	CS_GPR_DATA17 <table border="1"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
	Source:	CommandStreamer				
Access:	R/W					
	31:0	CS_GPR_DATA16 <table border="1"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
Source:	CommandStreamer					
Access:	R/W					
18..19	63:32	CS_GPR_DATA19 <table border="1"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
	Source:	CommandStreamer				
Access:	R/W					
	31:0	CS_GPR_DATA18 <table border="1"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
Source:	CommandStreamer					
Access:	R/W					
20..21	63:32	CS_GPR_DATA21 <table border="1"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
Source:	CommandStreamer					
Access:	R/W					

CS_GPR - General Purpose Register						
	31:0	CS_GPR_DATA20 <table border="1" style="width: 100%;"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
Source:	CommandStreamer					
Access:	R/W					
22..23	63:32	CS_GPR_DATA23 <table border="1" style="width: 100%;"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
	Source:	CommandStreamer				
Access:	R/W					
	31:0	CS_GPR_DATA22 <table border="1" style="width: 100%;"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
Source:	CommandStreamer					
Access:	R/W					
24..25	63:32	CS_GPR_DATA25 <table border="1" style="width: 100%;"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
	Source:	CommandStreamer				
Access:	R/W					
	31:0	CS_GPR_DATA24 <table border="1" style="width: 100%;"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
Source:	CommandStreamer					
Access:	R/W					
26..27	63:32	CS_GPR_DATA27 <table border="1" style="width: 100%;"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
	Source:	CommandStreamer				
Access:	R/W					
	31:0	CS_GPR_DATA26 <table border="1" style="width: 100%;"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
Source:	CommandStreamer					
Access:	R/W					
28..29	63:32	CS_GPR_DATA29 <table border="1" style="width: 100%;"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
	Source:	CommandStreamer				
Access:	R/W					
	31:0	CS_GPR_DATA28 <table border="1" style="width: 100%;"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
Source:	CommandStreamer					
Access:	R/W					
30..31	63:32	CS_GPR_DATA31 <table border="1" style="width: 100%;"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
	Source:	CommandStreamer				
Access:	R/W					
	31:0	CS_GPR_DATA30 <table border="1" style="width: 100%;"> <tr> <td>Source:</td> <td>CommandStreamer</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	CommandStreamer	Access:	R/W
Source:	CommandStreamer					
Access:	R/W					



GFC LTISEQ Flush Command Packet

GFC_LTISEQ_FLUSH_CMDPKT - GFC LTISEQ Flush Command Packet

Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV

Address: 0B490h

GFC flush message register, node sequencer will provide flush done after completing the flush

DWord	Bit	Description											
0	31:27	Engine ID Access: R/W											
	26:23	EXID Access: R/W											
	22:18	Thread Group ID Access: R/W											
	17:15	Tag Access: R/W											
	14	Engine_POCS Access: R/W											
	13	Bypass_L3 Access: R/W when bypass l3 is is set, invalidation to L3 is ignored and only SARB and CBE needs to be honored.											
	12	Fabric Flush Access: R/W <table border="1" data-bbox="332 1480 1469 1659"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0,1]</td> <td></td> <td></td> </tr> <tr> <td>0h</td> <td>[Default]</td> <td>No Fabric flush</td> </tr> <tr> <td>1h</td> <td></td> <td>Fabric flush if BYP_L3 is not set,</td> </tr> </tbody> </table>	Value	Name	Description	[0,1]			0h	[Default]	No Fabric flush	1h	
Value	Name	Description											
[0,1]													
0h	[Default]	No Fabric flush											
1h		Fabric flush if BYP_L3 is not set,											

GFC_LTISEQ_FLUSH_CMDPKT - GFC LTISEQ Flush Command Packet

	11	Geometry Cache Invalidate	
	Access:		R/W
	Value	Name	Description
	[0,1]		
	0h	[Default]	No Geometry cache invalidation
	1h		Invalidate geometrycache if BYP_L3 is not set,
	10	Command Streamer Invalidate	
	Access:		R/W
	Value	Name	Description
	[0,1]		
	0h	[Default]	No CS L3 cmd buffer invalidation
	1h		Invalidate CS cmd buffer in L3 if BYP_L3 is not set,
9	Instruction Cache Invalidate		
Access:		R/W	
Value	Name	Description	
[0,1]			
0h	[Default]	No instruction cache invalidation	
1h		Invalidate instruction cache if BYP_L3 is not set,	
8	Constant Cache Invalidate		
Access:		R/W	
Value	Name	Description	
[0,1]			
0h	[Default]	No constant cache invalidation	
1h		Invalidate texture if BYP_L3 is not set,	

GFC_LTISEQ_FLUSH_CMDPKT - GFC LTISEQ Flush Command Packet

7	State Cache Invalidate			
	Access:		R/W	
	Value	Name	Description	
	[0,1]			
	0h	[Default]	No state cache invalidation	
	1h		Invalidate L3 state if BYP_L3 is not set, Invalidate CBE if DIS_CBE_FLUSH is not set, ENGPOCS is not set, ENGINEID is zero and BYP_L3 is not set Invalidate SARB	
	6	Texture Cache Invalidate		
		Access:		R/W
		Value	Name	Description
		[0,1]		
		0h	[Default]	No texture cache invalidation
		1h		Invalidate texture cache if BYP_L3 is not set
5	CCS Flush			
	Access:		R/W	
	Value	Name	Description	
	[0,1]			
	0h	[Default]	No CCS cache Flush	
	1h		Flush CCS cache if BYP_L3 is not set	
4	Tile cache flush			
	Access:		R/W	
	Value	Name	Description	
	[0,1]			
	0h	[Default]	No Tile Cache Flush	
	1h		Flush Tile cache if BYP_L3 is not set	

GFC_LTISEQ_FLUSH_CMDPKT - GFC LTISEQ Flush Command Packet

	3	Disable CBE flush			
		Access:		R/W	
		Value	Name	Description	
		[0,1]			
		0h	[Default]	Disable CBE flush and invalidation	
	1h		Enable CBE flush and invalidation		
	2	R/W Cache Flush			
		Access:		R/W	
		Value	Name	Description	
		[0,1]			
		0h	[Default]	No R/W Cache Flush	
	1h		Flush R/W cache if BYP_L3 is not set		
1	SARB flush				
	Access:		R/W		
	Value	Name	Description		
	[0,1]				
	0h	[Default]	No SARB Flush		
1h		Flush SARB			
0	Render Cache Flush (PBE)				
	Access:		R/W		
	Value	Name	Description		
	[0,1]				
	0h	[Default]	No render cache Flush		
1h		Flush render cache if DIS_CBE_FLUSH is not set, ENGPOCS is not set, ENGINEID is zero and BYP_L3 is not set			



GFXBDF

GFXBDF - GFXBDF				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	10107Ch			
<p>If the associated hardware strap is enabled, hardware will update this register based on the received IOSF P Bus# values from Type 0 configuration cycles. Also, Punit needs the ability to save/restore the register contents for relevant PKGC state flows and/or S0i3 flows. Therefore, this register will be a RW-able by software and write-able by hardware.</p>				
DWord	Bit	Description		
0	31:24	BUS		
		Default Value:	00000000b	
		Access:	R/W	
		_Custom_GTIReset:	BUS	
		This field specifies the PCI bus number of the Gfx device.		
23:19	23:19	DEVICE		
		Access:	R/W	
		_Custom_GTIReset:	BUS	
		This field specifies the PCI device number of the Gfx device.		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00000b</td> <td style="text-align: center;">[Default]</td> </tr> </tbody> </table>	Value	Name
Value	Name			
00000b	[Default]			
18:16	18:16	FUNCTION		
		Default Value:	000b	
		Access:	RO	
		_Custom_GTIReset:	BUS	
		This field specifies the PCI function number of the Gfx device.		
15:2	15:2	Reserved		
		Access:	RO	
		Format:	MBZ	
1	1	GT Shadowing Enable		
		Default Value:	0b	
		Access:	R/W	
		_Custom_GTIReset:	BUS	
		When set, shadow the BDF changes to GT When not set(default), don't shadow BDF changes to GT		

GFXBDF - GFXBDF

	0	HWUPDATEDISABLE	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
		<p>0 : Hardware updates Bus/Device value based on received Type 0 configuration cycles. 1 : Disable hardware updates based on received hardware cycles (even if strapped to allow updates).</p>	



GGTT Pinned Range Base Register

GGTT_PINNED_BASE - GGTT Pinned Range Base Register		
Register Space: MMIO: 0/2/0		
Size (in bits): 32		
GGTT Pinned Range Base register		
DWord	Bit	Description
0	31:20	Reserved
		Access: RO
		Format: MBZ
	19:0	Pinned Range Base
		Default Value: 00000h
		Access: R/W
		_Custom_GTIReset: DEV
		GGTT Entry that represents the base of the Pinned Range. This corresponds to bits 31:12 of the Global Virtual address of the memory page that corresponds to that entry. This register is a shadow of the primary register in Gunit, and is updated automatically by Gunit HW via IOSF-SB.

GGTT Pinned Range Limit Register

GGTT_PINNED_LIMIT - GGTT Pinned Range Limit Register		
Register Space: MMIO: 0/2/0		
Size (in bits): 32		
GGTT Pinned Range Limit register		
DWord	Bit	Description
0	31:20	Reserved
		Access: RO
		Format: MBZ
	19:0	Pinned Range Limit
		Default Value: 00000h
		Access: R/W
		_Custom_GTIReset: DEV
		GGTT Entry that represents the limit(last entry) of the Pinned Range. This corresponds to bits 31:12 of the Global Virtual address of the memory page that corresponds to that entry. This register is a shadow of the primary register in Gunit, and is updated automatically by Gunit HW via IOSF-SB.



Global MicroController Status

GUC_STATUS - Global MicroController Status											
Register Space:	MMIO: 0/2/0										
Access:	RO										
Size (in bits):	32										
Programming Notes											
This register is saved in the power context.											
Only write by MinutelA is allowed to this register.											
Host writes to this register have no effect (they are dropped).											
DWord	Bit	Description									
0	31:30	Authentication Status									
		Access: RO									
		BootROM code shall write a 1 to bit 31, if the uOS was authenticated successfully. BootROM code shall write a 1 to bit 30, if the uOS authentication failed.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td>Fail</td> <td>The uOS authentication failed.</td> </tr> <tr> <td>2h</td> <td>Success</td> <td>The uOS was authenticated successfully.</td> </tr> </tbody> </table>	Value	Name	Description	1h	Fail	The uOS authentication failed.	2h	Success	The uOS was authenticated successfully.
		Value	Name	Description							
		1h	Fail	The uOS authentication failed.							
		2h	Success	The uOS was authenticated successfully.							
Programming Notes											
Set Once Bits (Once written, they cannot be overwritten)											
If bit 30 is set, DMA HW will skip trying to load a uOS into the SRAM thereby preventing the MinutelA from execution.											
0	29:24	uApp Status									
		Access: RO This field is software-defined.									
0	23:16	Reserved									
0	15:8	uKernel/uOS Status									
		Access: RO This field is software-defined.									
0	7:1	Boot ROM Code Status									
		Access: RO This field is software-defined.									
0	0	MinIA Is In Reset									
		Access: RO '1' indicates that MinIA is in reset.									

Global System Interrupt Routine

EU_GLOBAL_SIP - Global System Interrupt Routine								
Register Space: MMIO: 0/2/0								
Access: R/W								
Size (in bits): 32								
Address: 0E42Ch								
DWord	Bit	Description						
0	31:3	Global SIP						
		Access: R/W						
		Format: GraphicsAddress[31:3] Specifies the base address for System Interrupt Routine that over-rides the SIP set by the state (STATE_SIP).						
2:1	Reserved	Access: R/W						
		Format: PBC						
0	Global SIP Enable	Access: R/W						
		The bit specifies if the System Routine starts from the Global SIP provided by the DW OR the SIP provided by the state (STATE_SIP)						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>SIP used is from STATE_EIP</td> </tr> <tr> <td>1</td> <td>SIP used is from MMIO register</td> </tr> </tbody> </table>	Value	Name	0	SIP used is from STATE_EIP	1	SIP used is from MMIO register
		Value	Name					
0	SIP used is from STATE_EIP							
1	SIP used is from MMIO register							



GMBUS0

GMBUS0		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	C5100h-C5103h	
Name:	GMBUS0 Clock/Port Select	
ShortName:	GMBUS0	
Reset:	soft	
<p>This register controls the clock rate of the serial bus and the device the controller is connected to. This register should be configured before the first data valid bit is set.</p>		
DWord	Bit	Description
0	31:16	Reserved
		Access: RO
		Format: MBZ
	15	Reserved
		Access: R/W
	14	Clock Stop Disable
		Access: R/W Set this bit to <u>enable</u> the clock stopping mechanism for writes when the data buffer runs empty. This allows software to be interrupted in the middle of a write and later return and resume the write.
	13:12	Reserved
		Access: RO
		Format: MBZ
11	Reserved	
	Access: R/W	
10	Reserved	
	Access: RO	
	Format: MBZ	

GMBUS0

9:8	GMBUS Rate Select	Access:	R/W	<p>This field selects the rate that the GMBUS will run at. It also defines the AC timing parameters used.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>100 KHz</td> </tr> <tr> <td>01b</td> <td>50 KHz</td> </tr> <tr> <td>Others</td> <td>Reserved</td> </tr> </tbody> </table> <p style="text-align: center;">Restriction</p> <p>It should only be changed between transfers when the GMBUS is idle.</p>	Value	Name	00b	100 KHz	01b	50 KHz	Others	Reserved							
Value	Name																		
00b	100 KHz																		
01b	50 KHz																		
Others	Reserved																		
7	Reserved	Access:	RO	Format:	MBZ														
6	Byte Count Override	Access:	R/W	<p>This field overrides the byte count to allow burst reads of greater than 511 bytes. See the GMBUS and GPIO page for programming instructions.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>		Value	Name	0b	Disable	1b	Enable								
Value	Name																		
0b	Disable																		
1b	Enable																		
5	Reserved	Access:	RO	Format:	MBZ														
4:0	Pin Pair Select	Access:	R/W	<p>This field selects a GMBUS pin pair for use in the GMBUS communication. See the table of GPIO Pin Usages to determine which pin pairs are supported and their intended functions.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00000b</td> <td>None (Disabled)</td> </tr> <tr> <td>00001b</td> <td>Pin Pair 1</td> </tr> <tr> <td>00010b</td> <td>Pin Pair 2</td> </tr> <tr> <td>00011b</td> <td>Pin Pair 3</td> </tr> <tr> <td>00100b</td> <td>Pin Pair 4</td> </tr> <tr> <td>01001b</td> <td>Pin Pair 9</td> </tr> </tbody> </table>		Value	Name	00000b	None (Disabled)	00001b	Pin Pair 1	00010b	Pin Pair 2	00011b	Pin Pair 3	00100b	Pin Pair 4	01001b	Pin Pair 9
Value	Name																		
00000b	None (Disabled)																		
00001b	Pin Pair 1																		
00010b	Pin Pair 2																		
00011b	Pin Pair 3																		
00100b	Pin Pair 4																		
01001b	Pin Pair 9																		



GMBUS1

GMBUS1													
Register Space:	MMIO: 0/2/0												
Access:	R/W Protect												
Size (in bits):	32												
Address:	C5104h-C5107h												
Name:	GMBUS1 Command/Status												
ShortName:	GMBUS1												
Reset:	soft												
This register lets the software indicate to the GMBUS controller the secondary device address, register index, and indicate when the data write is complete.													
DWord	Bit	Description											
0	31	Software Clear Interrupt <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>(SW_CLR_INT) This bit must be clear for normal operation. Setting the bit then clearing it acts as local reset to the GMBUS controller. This bit is commonly used by software to clear a BUS_ERROR when a secondary device delivers a NACK.</p> <p>When the SW_CLR_INT bit is asserted, all writes to the GMBUS2, GMBUS3, and GMBUS4 registers are discarded. The GMBUS1 register writes to any other bit except the SW_CLR_INT are also lost. Reads to these registers always work normally regardless of the state of the SW_CLR_INT bit.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Clear HW_RDY</td> <td>If this bit is written as a zero when its current state is a one, will clear the HW_RDY bit and allows register writes to be accepted to the GMBUS registers (Write Protect Off). This bit is cleared to zero when an event causes the HW_RDY bit transition to occur.</td> </tr> <tr> <td>1b</td> <td>Assert HW_RDY</td> <td>Asserted by software after servicing the GMBUS interrupt. Setting this bit causes the INT status bit to be cleared. Setting (1) this bit also asserts the HW_RDY bit (until this bit is written with a 0). When this bit is set, no writes to GMBUS registers will cause the contents to change with the exception of this bit which can be written.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0b	Clear HW_RDY	If this bit is written as a zero when its current state is a one, will clear the HW_RDY bit and allows register writes to be accepted to the GMBUS registers (Write Protect Off). This bit is cleared to zero when an event causes the HW_RDY bit transition to occur.	1b	Assert HW_RDY	Asserted by software after servicing the GMBUS interrupt. Setting this bit causes the INT status bit to be cleared. Setting (1) this bit also asserts the HW_RDY bit (until this bit is written with a 0). When this bit is set, no writes to GMBUS registers will cause the contents to change with the exception of this bit which can be written.
		Access:	R/W										
Value	Name	Description											
0b	Clear HW_RDY	If this bit is written as a zero when its current state is a one, will clear the HW_RDY bit and allows register writes to be accepted to the GMBUS registers (Write Protect Off). This bit is cleared to zero when an event causes the HW_RDY bit transition to occur.											
1b	Assert HW_RDY	Asserted by software after servicing the GMBUS interrupt. Setting this bit causes the INT status bit to be cleared. Setting (1) this bit also asserts the HW_RDY bit (until this bit is written with a 0). When this bit is set, no writes to GMBUS registers will cause the contents to change with the exception of this bit which can be written.											
30	Software Ready <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W Protect</td> </tr> </table> <p>(SW_RDY) Data handshake bit used in conjunction with HW_RDY bit.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>De-Assert</td> <td>De-asserted via the assertion event for HW_RDY bit</td> </tr> <tr> <td>1b</td> <td>SW Assert</td> <td>When asserted by software, results in de-assertion of HW_RDY bit</td> </tr> </tbody> </table>	Access:	R/W Protect	Value	Name	Description	0b	De-Assert	De-asserted via the assertion event for HW_RDY bit	1b	SW Assert	When asserted by software, results in de-assertion of HW_RDY bit	
Access:	R/W Protect												
Value	Name	Description											
0b	De-Assert	De-asserted via the assertion event for HW_RDY bit											
1b	SW Assert	When asserted by software, results in de-assertion of HW_RDY bit											

GMBUS1

29	Enable Timeout	
Access:		R/W Protect
<p>(ENT) Enables timeout for secondary response. When this bit is enabled and the secondary device response has exceeded the timeout period, the GMBUS secondary Stall Timeout Error interrupt bit is set.</p>		
Value		Name
0b		Disable
1b		Enable
28	Reserved	
Access:		RO
Format:		MBZ
27:25	Bus Cycle Select	
Access:		R/W Protect
<p>GMBUS cycle will always consist of a START followed by secondary Address, followed by an optional read or write data phase. A read cycle with an index will consist of a START followed by a Secondary Address a WRITE indication and the INDEX and then a RESTART with a Secondary Address and an optional read data phase. The GMBUS cycle will terminate either with a STOP or by entering a wait state. The WAIT state is exited by generating a STOP or by starting another GMBUS cycle. This can only cause a STOP to be generated if a GMBUS cycle is generated, the GMBUS is currently in a data phase, or it is in a WAIT phase.</p> <p>The three bits can be decoded as follows: 27 = STOP generated 26 = INDEX used 25 = Cycle ends in a WAIT</p>		
Value	Name	Description
000b	No cycle	No GMBUS cycle is generated
001b	No Index, No Stop, Wait	GMBUS cycle is generated without an INDEX, with no STOP, and ends with a WAIT
010b	Reserved	Reserved
011b	Index, No Stop, Wait	GMBUS cycle is generated with an INDEX, with no STOP, and ends with a WAIT
100b	Gen Stop	Generates a STOP if currently in a WAIT or after the completion of the current byte if active
101b	No Index, Stop	GMBUS cycle is generated without an INDEX and with a STOP
110b	Reserved	Reserved
111b	Index, Stop	GMBUS cycle is generated with an INDEX and with a STOP

GMBUS1

	24:16	Total Byte Count	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Access:</td> <td style="width: 60%;">R/W Protect</td> </tr> </table> <p>This determines the total number of bytes to be transferred during the DATA phase of a GMBUS cycle. The DATA phase can be prematurely terminated by generating a STOP while in the DATA phase (see Bus Cycle Select).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center;">Restriction</td> </tr> </table> <p>Do not change the value of this field during GMBUS cycles transactions. The byte count must not be zero.</p>	Access:	R/W Protect	Restriction											
Access:	R/W Protect																
Restriction																	
	15:8	8 bit Secondary Register Index	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Access:</td> <td style="width: 60%;">R/W Protect</td> </tr> </table> <p>(INDEX) This field specifies the 8-bits of index to be used for the generated bus write transaction or the index used for the WRITE portion of the WRITE/READ pair. It only has an effect if the enable Index bit is set.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center;">Restriction</td> </tr> </table> <p>Do not change the value of this field during GMBUS cycles transactions.</p>	Access:	R/W Protect	Restriction											
Access:	R/W Protect																
Restriction																	
	7:0	Secondary Address And Direction	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Access:</td> <td style="width: 60%;">R/W Protect</td> </tr> </table> <p>Bits 7:1 = 7-bit GMBUS Secondary Address (SADDR): When a GMBUS cycle is to be generated using the Bus Cycle Select field, this field specifies the value of the secondary address that is to be sent out. For use with 10-bit secondary address devices, set this value to 11110XXb (where the last two bits (XX) are the two MSBs of the 10-bit address) and the secondary direction bit to a write. This is followed by the first data byte being the 8 LSBs of the 10-bit secondary address. Bit 0 = Secondary Direction Bit: When a GMBUS cycle is to be generated based on the Bus Cycle Select, this bit determines if the operation will be a read or a write. A read operation with the index enabled will perform a write with just the index followed by a re-start and a read. A 1 indicates that a Read from the secondary device operation is to be performed. A 0 indicates that a Write to the secondary device operation is to be performed.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0000001b</td> <td>General Call Address</td> </tr> <tr> <td>0000000b</td> <td>Start Byte</td> </tr> <tr> <td>0000001Xb</td> <td>CBUS Address</td> </tr> <tr> <td>11110XXXb</td> <td>10-Bit Addressing</td> </tr> <tr> <td>Others</td> <td>Reserved</td> </tr> </tbody> </table>	Access:	R/W Protect	Value	Name	0000001b	General Call Address	0000000b	Start Byte	0000001Xb	CBUS Address	11110XXXb	10-Bit Addressing	Others	Reserved
Access:	R/W Protect																
Value	Name																
0000001b	General Call Address																
0000000b	Start Byte																
0000001Xb	CBUS Address																
11110XXXb	10-Bit Addressing																
Others	Reserved																

GMBUS2

GMBUS2									
Register Space:	MMIO: 0/2/0								
Access:	R/W Protect								
Size (in bits):	32								
Address:	C5108h-C510Bh								
Name:	GMBUS2 Status								
ShortName:	GMBUS2								
Reset:	soft								
When the SW_CLR_INT bit is asserted, all writes to this register are discarded. Reads to this register always work normally regardless of the state of the SW_CLR_INT bit.									
DWord	Bit	Description							
0	31:16	Reserved							
		Access: RO							
		Format: MBZ							
15	15	INUSE							
		Access: R/W Protect							
		Software wishing to arbitrate for the GMBUS resource can poll this bit until it reads a zero and will then own usage of the GMBUS controller. This bit has no effect on the hardware, and is only used as semaphore among various independent software threads. Writing a one to this bit is software's indication that the software use of this resource is now terminated and it is available for other clients.							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>GMBUS is Acquired</td> <td>Read operation that contains a zero in this bit position indicates that the GMBUS engine is now acquired and the subsequent reads of this register will now have this bit set. Writing a 0 to this bit has no effect.</td> </tr> <tr> <td>1b</td> <td>GMBUS in Use</td> <td>Read operation that contains a one for this bit indicates that the GMBUS is currently allocated to someone else and "In use". Once set, a write of a 1 to this bit indicates that the software has relinquished the GMBUS resource and will reset the value of this bit to a 0.</td> </tr> </tbody> </table>	Value	Name	Description	0b	GMBUS is Acquired	Read operation that contains a zero in this bit position indicates that the GMBUS engine is now acquired and the subsequent reads of this register will now have this bit set. Writing a 0 to this bit has no effect.	1b
Value	Name	Description							
0b	GMBUS is Acquired	Read operation that contains a zero in this bit position indicates that the GMBUS engine is now acquired and the subsequent reads of this register will now have this bit set. Writing a 0 to this bit has no effect.							
1b	GMBUS in Use	Read operation that contains a one for this bit indicates that the GMBUS is currently allocated to someone else and "In use". Once set, a write of a 1 to this bit indicates that the software has relinquished the GMBUS resource and will reset the value of this bit to a 0.							
14	14	Hardware Wait Phase							
		Access: RO							
		Once in a WAIT_PHASE, the software can now choose to generate a STOP cycle or a repeated start (RESTART) cycle followed by another GMBUS transaction. Wait phase is entered at the end of the current transaction when that transaction is selected not to terminate with a STOP.							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not in a wait phase</td> </tr> <tr> <td>1b</td> <td>In wait phase</td> </tr> </tbody> </table>	Value	Name	0b	Not in a wait phase	1b	In wait phase	
Value	Name								
0b	Not in a wait phase								
1b	In wait phase								

GMBUS2

13	Secondary Stall Timeout Error	
Access:		RO
<p>This bit indicates that a secondary stall timeout has occurred. It is tied to the Enable Timeout (ENT) bit.</p>		
Value	Name	
0b	No Secondary Timeout	
1b	Secondary Timeout	
12	Reserved	
Access:		RO
Format:		MBZ
11	Hardware Ready	
Access:		RO
<p>(HW_RDY) This provides a method of detecting when the current software client routine can proceed with the next step in a sequence of GMBUS operations. This data handshake bit is used in conjunction with the SW_RDY bit. When this bit is asserted by the GMBUS controller, it results in the de-assertion of the SW_RDY bit. This bit resumes to normal operation when the SW_CLR_INT bit is written to a 0.</p>		
Value	Name	Description
0b	0	Condition required for assertion has not occurred or when this bit is a one and:- SW_RDY bit has been asserted- During a GMBUS read transaction, after the each read of the data register- During a GMBUS write transaction, after each write of the data register- SW_CLR_INT bit has been cleared
1b	1 [Default]	This bit is asserted under the following conditions: - After a reset or when the transaction is aborted by the setting of the SW_CLR_INT bit - When an active GMBUS cycle has terminated with a STOP - When during a GMBUS write transaction, the data register needs and can accept another four bytes of data - During a GMBUS read transaction, this bit is asserted when the data register has four bytes of new data or the read transaction DATA phase is complete and the data register contains the last few bytes of the read data
10	NAK Indicator	
Access:		RO
<p>MAK is indicated by hardware if any expected device acknowledge is not received from the secondary within the timeout.</p>		
Value	Name	
0b	No bus error	
1b	NAK occurred	

GMBUS2									
9	<p>GMBUS Active</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>(GA) This is a status bit that indicates whether the GMBUS controller is in an IDLE state or not. Active states are the START, ADDRESS, INDEX, DATA, WAIT, or STOP Phase.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Idle</td> </tr> <tr> <td>1b</td> <td>Active</td> </tr> </tbody> </table>	Access:	RO	Value	Name	0b	Idle	1b	Active
	Access:	RO							
Value	Name								
0b	Idle								
1b	Active								
8:0	<p>Current Byte Count</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>Can be used to determine the number of bytes currently transmitted/received by the GMBUS controller hardware. Hardware sets it to zero at the start of a GMBUS transaction data transfer and incremented after the completion of each byte of the data phase. Note that because reads have internal storage, the byte count on a read operation may be ahead of the data that has been accepted from the data register.</p>	Access:	RO						
	Access:	RO							



GMBUS3

GMBUS3				
Register Space:	MMIO: 0/2/0			
Access:	R/W Protect			
Size (in bits):	32			
_Custom_Display_DoubleBufferUpdatePoint: HW_RDY				
Address:	C510Ch-C510Fh			
Name:	GMBUS3 Data Buffer			
ShortName:	GMBUS3			
Reset:	soft			
<p>This is the data read/write register. This register is double buffered. Bit 0 is the first bit sent or read, bit 7 is the 8th bit sent or read, all the way through bit 31 being the 32nd bit sent or read. For GMBUS write operations with a non-zero byte count, this register should be written with the data before the GMBUS cycle is initiated. For byte counts that are greater than four bytes, this register will be written with subsequent data only after the HW_RDY status bit is set indicating that the register is now ready for additional data. For GMBUS read operations, software should wait until the HW_RDY bit indicates that the register contains the next set of valid read data before reading this register. When the SW_CLR_INT bit is asserted, all writes to this register are discarded. Reads to this register always work normally regardless of the state of the SW_CLR_INT bit.</p>				
DWord	Bit	Description		
0	31:24	Data Byte 3 <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Protect</td> </tr> </table>	Access:	R/W Protect
	Access:	R/W Protect		
	23:16	Data Byte 2 <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Protect</td> </tr> </table>	Access:	R/W Protect
	Access:	R/W Protect		
15:8	Data Byte 1 <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Protect</td> </tr> </table>	Access:	R/W Protect	
Access:	R/W Protect			
7:0	Data Byte 0 <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Protect</td> </tr> </table>	Access:	R/W Protect	
Access:	R/W Protect			

GMBUS4

GMBUS4																										
Register Space:	MMIO: 0/2/0																									
Access:	R/W Protect																									
Size (in bits):	32																									
Address:	C5110h-C5113h																									
Name:	GMBUS4 Interrupt Mask																									
ShortName:	GMBUS4																									
Reset:	soft																									
<p>When the SW_CLR_INT bit is asserted, all writes to this register are discarded. Reads to this register always work normally regardless of the state of the SW_CLR_INT bit.</p>																										
DWord	Bit	Description																								
0	31:5	Reserved																								
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ																				
Access:	RO																									
Format:	MBZ																									
0	4:0	Interrupt Mask																								
		<table border="1"> <tr> <td>Access:</td> <td>R/W Protect</td> </tr> </table> <p>This field specifies which GMBUS interrupts events may contribute to the setting of GMBUS interrupt status bit in the second level interrupt status register. For writes, the HW Ready (HWRDY) interrupt indicates that software can write the next DWORD. It does NOT mean that the transfer of data to the secondary device has completed. The IDLE or HW wait interrupt may be used to detect the end of writing data to the secondary device. The HWRDY interrupt may be used for gmbus write cycles only to detect when to write the next DWORD after the first two DWORDs have been written to GMBUS3. For reads, the HWRDY interrupt indicates the arrival of the next dword.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0XXXXb</td> <td>Secondary Stall Timeout Interrupt Disable</td> </tr> <tr> <td>1XXXXb</td> <td>Secondary Stall Timeout Interrupt Enable</td> </tr> <tr> <td>X0XXXb</td> <td>NAK Interrupt Disable</td> </tr> <tr> <td>X1XXXb</td> <td>NAK Interrupt Enable</td> </tr> <tr> <td>XX0XXb</td> <td>Idle Interrupt Disable</td> </tr> <tr> <td>XX1XXb</td> <td>Idle Interrupt Enable</td> </tr> <tr> <td>XXX0Xb</td> <td>HW Wait Interrupt (cycle without a stop has completed) Disable</td> </tr> <tr> <td>XXX1Xb</td> <td>W Wait Interrupt (cycle without a stop has completed) Enable</td> </tr> <tr> <td>XXXX0b</td> <td>HW Ready (Data transferred) Interrupt Disable</td> </tr> <tr> <td>XXXX1b</td> <td>HW Ready (Data transferred) Interrupt Enable</td> </tr> </tbody> </table>	Access:	R/W Protect	Value	Name	0XXXXb	Secondary Stall Timeout Interrupt Disable	1XXXXb	Secondary Stall Timeout Interrupt Enable	X0XXXb	NAK Interrupt Disable	X1XXXb	NAK Interrupt Enable	XX0XXb	Idle Interrupt Disable	XX1XXb	Idle Interrupt Enable	XXX0Xb	HW Wait Interrupt (cycle without a stop has completed) Disable	XXX1Xb	W Wait Interrupt (cycle without a stop has completed) Enable	XXXX0b	HW Ready (Data transferred) Interrupt Disable	XXXX1b	HW Ready (Data transferred) Interrupt Enable
		Access:	R/W Protect																							
		Value	Name																							
		0XXXXb	Secondary Stall Timeout Interrupt Disable																							
		1XXXXb	Secondary Stall Timeout Interrupt Enable																							
		X0XXXb	NAK Interrupt Disable																							
		X1XXXb	NAK Interrupt Enable																							
		XX0XXb	Idle Interrupt Disable																							
		XX1XXb	Idle Interrupt Enable																							
		XXX0Xb	HW Wait Interrupt (cycle without a stop has completed) Disable																							
		XXX1Xb	W Wait Interrupt (cycle without a stop has completed) Enable																							
XXXX0b	HW Ready (Data transferred) Interrupt Disable																									
XXXX1b	HW Ready (Data transferred) Interrupt Enable																									



GMBUS5

GMBUS5					
Register Space:	MMIO: 0/2/0				
Access:	R/W				
Size (in bits):	32				
Address:	C5120h-C5123h				
Name:	GMBUS5 2 Byte Index				
ShortName:	GMBUS5				
Reset:	soft				
This register provides a method for the software indicate to the GMBUS controller the 2 byte device index.					
DWord	Bit	Description			
0	31	2 Byte Index Enable <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When this bit is asserted (1), then bits 15:0 are used as the index. Bits 15:8 are used in the first byte which is the most significant index bits. The secondary index in the GMBUS1 <15:8> are ignored. Bits 7:0 are used in the second byte which is the least significant index bits.</p>	Access:	R/W	
	Access:	R/W			
	30:16	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
Access:	RO				
Format:	MBZ				
15:0	2 Byte Secondary Index <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is the 2 byte index used in all GMBUS accesses when bit 31 is asserted (1).</p>	Access:	R/W		
Access:	R/W				

GMCH Graphics Control

GGC - GMCH Graphics Control								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	108040h							
DWord	Bit	Description						
0	31:16	Reserved						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	15:8	GMS						
		<table border="1"> <tr> <td>Default Value:</td> <td>05h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Default Value:	05h	Access:	R/W	_Custom_GTIReset:	BUS
		Default Value:	05h					
		Access:	R/W					
_Custom_GTIReset:	BUS							
<p>This field is used to select the amount of Main Memory that is pre-allocated to support the Internal Graphics device in VGA (non-linear) and Native (linear) modes. It corresponds to DSM (Data Stolen Memory region) region. The BIOS ensures that memory is pre-allocated only when Internal graphics is enabled.</p> <p>Hardware does not clear or set any of these bits automatically based on IGD being disabled/enabled.</p> <p>BIOS Requirement: BIOS must not set this field to 0h if IVD (bit 1 of this register) is 0.</p> <p>BIOS Requirement: Given new sizes allow down to 8MB allocation, BIOS has to ensure there is sufficient space for WOPCM and basic GFX Stolen functions.</p>								
<ul style="list-style-type: none"> 00h:0MB 01h:32MB 02h:64MB 03h:96MB 04h:128MB 05h:160MB 06h:192MB 07h:224MB 08h:256MB 09h:288MB 0Ah:320MB 0Bh:352MB 0Ch:384MB 0Dh:416MB 0Eh:448MB 0Fh:480MB 10h:512MB 11h - 1Fh: Reserved 20h:1024MB 21h - 2Fh: Reserved 30h:1536MB 								

GGC - GMCH Graphics Control

		<p>31h - 3Fh: Reserved 40h: 2048MB 41h - EFh: Reserved F0h: 4MB F1h: 8MB F2h: 12MB F3h: 16MB F4h: 20MB F5h: 24MB F6h: 28MB F7h: 32MB F8h: 36MB F9h: 40MB FAh: 44MB FBh: 48MB FCh: 52MB FDh: 56MB FEh: 60MB FFh: Reserved Hardware functionality in case of programming this value to Reserved is not guaranteed.</p>							
	7:6	<p>GGMS</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This field is used to select the amount of Main Memory that is pre-allocated to support the Internal Graphics Translation Table. The BIOS ensures that memory is pre-allocated only when Internal graphics is enabled. Hardware functionality in case of programming this value to Reserved is not guaranteed. 0x0:No Preallocated Memory 0x1:2MB of Preallocated Memory 0x2:4MB of Preallocated Memory 0x3:8MB of Preallocated Memory</p>		Default Value:	11b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	11b								
Access:	RO								
_Custom_GTIReset:	BUS								
	5:3	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>		Access:	RO	Format:	MBZ		
Access:	RO								
Format:	MBZ								

GGC - GMCH Graphics Control

2	VAMEN	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 65%;">Default Value:</td> <td style="width: 35%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Changes the Sub-class Code value. 0 - Device 2 Class Code is 030000h. (ie. Gfx with a VGA capable display) 1 - Device 2 Class Code is 038000h.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b							
Access:	R/W							
_Custom_GTIRreset:	BUS							
1	IVD	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 65%;">Default Value:</td> <td style="width: 35%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>0: Enable. Device 2 (IGD) claims VGA memory and IO cycles. 1: Disable. Device 2 (IGD) does not claim VGA cycles (Mem and IO). BIOS Requirement : If a value of 1 is written, GGC[VAMEN] (ie. bit 2 in this register) should be also written to '1' so the sub-class field changes to 80. BIOS Requirement: BIOS must not set this bit to 0 if the GMS field (bits 7:3 of this register) pre-allocates no memory. When GU_CNTL_PROTECTED[DEPRESENT] = 1'b1, IVD = 1'b0 When GU_CNTL_PROTECTED[DEPRESENT] = 1'b0, IVD = 1'b1</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b							
Access:	R/W							
_Custom_GTIRreset:	BUS							
0	SPARE	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 65%;">Default Value:</td> <td style="width: 35%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Note: This bit was maintained as a placeholder for compatibility. Prior, it locked the register.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b							
Access:	R/W							
_Custom_GTIRreset:	BUS							



GPGPU Dispatch Dimension X

GPGPU_DISPATCHDIMX - GPGPU Dispatch Dimension X												
Register Space:	MMIO: 0/2/0											
Access:	R/W											
Size (in bits):	32											
_Custom_GTIReset:	DEV											
Address:	02500h-02503h											
Name:	GPGPU Dispatch Dimension X											
ShortName:	GPGPU_DISPATCHDIMX_RCSUNIT_BE_COMPUTE											
Address:	1A500h-1A503h											
Name:	GPGPU Dispatch Dimension X											
ShortName:	GPGPU_DISPATCHDIMX_CCSUNIT_BE_COMPUTE0											
Address:	1C500h-1C503h											
Name:	GPGPU Dispatch Dimension X											
ShortName:	GPGPU_DISPATCHDIMX_CCSUNIT_BE_COMPUTE1											
Address:	1E500h-1E503h											
Name:	GPGPU Dispatch Dimension X											
ShortName:	GPGPU_DISPATCHDIMX_CCSUNIT_BE_COMPUTE2											
Address:	26500h-26503h											
Name:	GPGPU Dispatch Dimension X											
ShortName:	GPGPU_DISPATCHDIMX_CCSUNIT_BE_COMPUTE3											
DWord	Bit	Description										
0	31:0	<p>Dispatch Dimension X</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">The number of thread groups to be dispatched in the X dimension (max x + 1).</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0, FFFFFFFFh</td> <td></td> </tr> </table>	Access:	R/W	Format:	U32	The number of thread groups to be dispatched in the X dimension (max x + 1).		Value	Name	0, FFFFFFFFh	
Access:	R/W											
Format:	U32											
The number of thread groups to be dispatched in the X dimension (max x + 1).												
Value	Name											
0, FFFFFFFFh												

GPGPU Dispatch Dimension Y

GPGPU_DISPATCHDIMY - GPGPU Dispatch Dimension Y												
Register Space:	MMIO: 0/2/0											
Access:	R/W											
Size (in bits):	32											
_Custom_GTIReset:	DEV											
Address:	02504h-02507h											
Name:	GPGPU Dispatch Dimension Y											
ShortName:	GPGPU_DISPATCHDIMY_RCSUNIT_BE_COMPUTE											
Address:	1A504h-1A507h											
Name:	GPGPU Dispatch Dimension Y											
ShortName:	GPGPU_DISPATCHDIMY_CCSUNIT_BE_COMPUTE0											
Address:	1C504h-1C507h											
Name:	GPGPU Dispatch Dimension Y											
ShortName:	GPGPU_DISPATCHDIMY_CCSUNIT_BE_COMPUTE1											
Address:	1E504h-1E507h											
Name:	GPGPU Dispatch Dimension Y											
ShortName:	GPGPU_DISPATCHDIMY_CCSUNIT_BE_COMPUTE2											
Address:	26504h-26507h											
Name:	GPGPU Dispatch Dimension Y											
ShortName:	GPGPU_DISPATCHDIMY_CCSUNIT_BE_COMPUTE3											
DWord	Bit	Description										
0	31:0	Dispatch Dimension Y <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">The number of thread groups to be dispatched in the Y dimension (max y + 1)</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0, FFFFFFFFh</td> <td></td> </tr> </table>	Access:	R/W	Format:	U32	The number of thread groups to be dispatched in the Y dimension (max y + 1)		Value	Name	0, FFFFFFFFh	
Access:	R/W											
Format:	U32											
The number of thread groups to be dispatched in the Y dimension (max y + 1)												
Value	Name											
0, FFFFFFFFh												



GPGPU Dispatch Dimension Z

GPGPU_DISPATCHDIMZ - GPGPU Dispatch Dimension Z												
Register Space:	MMIO: 0/2/0											
Access:	R/W											
Size (in bits):	32											
_Custom_GTIReset:	DEV											
Address:	02508h-0250Bh											
Name:	GPGPU Dispatch Dimension Z											
ShortName:	GPGPU_DISPATCHDIMZ_RCSUNIT_BE_COMPUTE											
Address:	1A508h-1A50Bh											
Name:	GPGPU Dispatch Dimension Z											
ShortName:	GPGPU_DISPATCHDIMZ_CCSUNIT_BE_COMPUTE0											
Address:	1C508h-1C50Bh											
Name:	GPGPU Dispatch Dimension Z											
ShortName:	GPGPU_DISPATCHDIMZ_CCSUNIT_BE_COMPUTE1											
Address:	1E508h-1E50Bh											
Name:	GPGPU Dispatch Dimension Z											
ShortName:	GPGPU_DISPATCHDIMZ_CCSUNIT_BE_COMPUTE2											
Address:	26508h-2650Bh											
Name:	GPGPU Dispatch Dimension Z											
ShortName:	GPGPU_DISPATCHDIMZ_CCSUNIT_BE_COMPUTE3											
DWord	Bit	Description										
0	31:0	Dispatch Dimension Z <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">The number of thread groups to be dispatched in the Zdimension (max Z + 1)</td> </tr> <tr> <td style="text-align: center;">Value</td> <td style="text-align: center;">Name</td> </tr> <tr> <td>0, FFFFFFFFh</td> <td></td> </tr> </table>	Access:	R/W	Format:	U32	The number of thread groups to be dispatched in the Zdimension (max Z + 1)		Value	Name	0, FFFFFFFFh	
Access:	R/W											
Format:	U32											
The number of thread groups to be dispatched in the Zdimension (max Z + 1)												
Value	Name											
0, FFFFFFFFh												

GPIO_CTL

GPIO_CTL		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	C5014h-C5017h	
Name:	GPIO Control 1	
ShortName:	GPIO_CTL_1	
Reset:	soft	
Address:	C5018h-C501Bh	
Name:	GPIO Control 2	
ShortName:	GPIO_CTL_2	
Reset:	soft	
Address:	C501Ch-C501Fh	
Name:	GPIO Control 3	
ShortName:	GPIO_CTL_3	
Reset:	soft	
Address:	C5020h-C5023h	
Name:	GPIO Control 4	
ShortName:	GPIO_CTL_4	
Reset:	soft	
Address:	C5034h-C5037h	
Name:	GPIO Control 9	
ShortName:	GPIO_CTL_9	
Reset:	soft	
<p>The register controls a pair of pins that can be used for general purpose control, but usually is designated for specific functions according to the requirements of the device and the system that the device is in. Each pin of the two pin pair is designated as a clock or data for descriptive purposes. See the table at the beginning of this section to determine which pins/registers are supported and their intended functions. Board design variations are possible and would affect the usage of these pins. There are multiple instances of this register to support each of the GPIO pin pairs.</p>		
DWord	Bit	Description
0	31:13	Reserved
		Access: RO
		Format: MBZ

GPIO_CTL

12	<p>GPIO Data In</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>Ub Undefined (read only depends on I/O pin)</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This is the value that is sampled on the GPIO_Data pin as an input. This bit is undefined at reset.</p>	Default Value:	Ub Undefined (read only depends on I/O pin)	Access:	RO				
Default Value:	Ub Undefined (read only depends on I/O pin)								
Access:	RO								
11	<p>GPIO Data Value</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is the value that should be place on the GPIO Data pin as an output. This value is only written into the register if GPIO DATA MASK is also asserted. The value will appear on the pin if this data value is actually written to this register and the GPIO Data DIRECTION VALUE contains a value that will configure the pin as an output. The default of '1' mimics the I2C external pull-ups.</p>	Default Value:	1b	Access:	R/W				
Default Value:	1b								
Access:	R/W								
10	<p>GPIO Data Mask</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>WO</td> </tr> </table> <p>This is a mask bit to determine whether the GPIO DATA VALUE bit should be written into the register.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Dot NOT write</td> </tr> <tr> <td>1b</td> <td>Write</td> </tr> </tbody> </table>	Access:	WO	Value	Name	0b	Dot NOT write	1b	Write
Access:	WO								
Value	Name								
0b	Dot NOT write								
1b	Write								
9	<p>GPIO Data Direction Value</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table> <p>This is the value that should be used to define the output enable of the GPIO Data pin. This value is only written into the register if GPIO Data DIRECTION MASK is also asserted. The value that will appear on the pin is defined by what is in the register for the GPIO DATA VALUE bit.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 40%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Input</td> </tr> <tr> <td>1b</td> <td>Output</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Input	1b	Output
Access:	R/W								
Value	Name								
0b	Input								
1b	Output								
8	<p>GPIO Data Direction Mask</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>WO</td> </tr> </table> <p>This is a mask bit to determine whether the GPIO Data DIRECTION VALUE bit should be written into the register.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Dot NOT write</td> </tr> <tr> <td>1b</td> <td>Write</td> </tr> </tbody> </table>	Access:	WO	Value	Name	0b	Dot NOT write	1b	Write
Access:	WO								
Value	Name								
0b	Dot NOT write								
1b	Write								
7:5	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								

GPIO_CTL									
4	<p>GPIO Clock Data In</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Default Value:</td> <td>Ub Undefined (read only depends on I/O pin)</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This is the value that is sampled on the GPIO Clock pin as an input. This bit is undefined at reset.</p>	Default Value:	Ub Undefined (read only depends on I/O pin)	Access:	RO				
Default Value:	Ub Undefined (read only depends on I/O pin)								
Access:	RO								
3	<p>GPIO Clock Data Value</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is the value that should be place on the GPIO Clk pin as an output. This value is only written into the register if GPIO Clock DATA MASK is also asserted. The value will appear on the pin if this data value is actually written to this register and the GPIO Clock DIRECTION VALUE contains a value that will configure the pin as an output. The default of '1' mimics the I2C external pull-ups.</p>	Default Value:	1b	Access:	R/W				
Default Value:	1b								
Access:	R/W								
2	<p>GPIO Clock Data Mask</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>WO</td> </tr> </table> <p>This is a mask bit to determine whether the GPIO Clock DATA VALUE bit should be written into the register.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Dot NOT write</td> </tr> <tr> <td>1b</td> <td>Write</td> </tr> </tbody> </table>	Access:	WO	Value	Name	0b	Dot NOT write	1b	Write
Access:	WO								
Value	Name								
0b	Dot NOT write								
1b	Write								
1	<p>GPIO Clock Direction Value</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table> <p>This is the value that should be used to define the output enable of the GPIO Clock pin. This value is only written into the register if GPIO Clock DIRECTION MASK is also asserted. The value that will appear on the pin is defined by what is in the register for the GPIO Clock DATA VALUE bit.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Input</td> </tr> <tr> <td>1b</td> <td>Output</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Input	1b	Output
Access:	R/W								
Value	Name								
0b	Input								
1b	Output								
0	<p>GPIO Clock Direction Mask</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>WO</td> </tr> </table> <p>This is a mask bit to determine whether the GPIO Clock DIRECTION VALUE bit should be written into the register.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Dot NOT write</td> </tr> <tr> <td>1b</td> <td>Write</td> </tr> </tbody> </table>	Access:	WO	Value	Name	0b	Dot NOT write	1b	Write
Access:	WO								
Value	Name								
0b	Dot NOT write								
1b	Write								



GP Thread Time

GP_THREAD_TIME - GP Thread Time		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	053C4h	
<p>Reading this register returns the cumulative GP context execution time. This register uses the same clock frequency as CTX_TIMESTAMP, but differs from CTX_TIMESTAMP because it excludes the execution time during preemption save or restore. This register gets context save/restored on a context switch.</p> <p>The granularity of this toggle is at the rate of the bit 3 in the "Reported Timestamp Count" register(0x2358). The toggle will be 8 times slower that "Reported Timestamp Count". The granularity of the time stamp base unit for "Reported Timestamp Count" is defined in the Timestamp Bases subsection.</p>		
DWord	Bit	Description
0	31:0	Timestamp Value Access: RO Number of clock ticks that the context has run.

Graphics Device Reset Control

GDRST - Graphics Device Reset Control			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
CrashLogSaved:	true		
CrashLogVisibility:	cspec		
Address:	0941Ch		
Graphics Device Reset Control Registers			
DWord	Bit	Description	
0	31:24	Reserved	
	23:22	Reserved	
	21	Reserved	
	20	Initiate Graphics SFC3 soft reset	
		Access:	R/W Set
		_Custom_GTIReset:	BUS
	Graphics SFC 3 Soft-Reset Control:		
	'1' : Initiate a graphics SFC1 domain reset.		
	- Cleared by CP once the reset is complete		
	'0' : N/A		
- Once set, clearing of this bit has no effect on CP. Only CP hardware can reset this bit.			
Note: This is a non-posted register.			
19	Initiate Graphics SFC2 soft reset		
	Access:	R/W Set	
	_Custom_GTIReset:	BUS	
Graphics SFC 1 Soft-Reset Control:			
'1' : Initiate a graphics SFC1 domain reset.			
- Cleared by CP once the reset is complete			
'0' : N/A			
- Once set, clearing of this bit has no effect on CP. Only CP hardware can reset this bit.			
Note: This is a non-posted register.			
18	Initiate Graphics SFC1 soft reset		
	Access:	R/W Set	
	_Custom_GTIReset:	BUS	
Graphics SFC 1 Soft-Reset Control:			
'1' : Initiate a graphics SFC1 domain reset.			
- Cleared by CP once the reset is complete			
'0' : N/A			
- Once set, clearing of this bit has no effect on CP. Only CP hardware can reset this bit.			
Note: This is a non-posted register.			

GDRST - Graphics Device Reset Control

17	Initiate Graphics SFC0 soft reset	
	Access:	R/W Set
	_Custom_GTIRreset:	BUS
	<p>Graphics SFC 0 Soft-Reset Control: '1' : Initiate a graphics SFC0 domain reset. - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP hardware can reset this bit. Note: This is a non-posted register.</p>	
16	Initiate Graphics Vebox3 Soft Reset	
	Access:	R/W Set
	_Custom_GTIRreset:	BUS
	<p>Graphics VEbox Soft-Reset Control: '1' : Initiate a graphics Vebox domain reset. - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.</p>	
15	Initiate Graphics Vebox2 Soft Reset	
	Access:	R/W Set
	_Custom_GTIRreset:	BUS
	<p>Graphics VEbox Soft-Reset Control: '1' : Initiate a graphics Vebox domain reset. - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.</p>	
14	Initiate Graphics Vebox1 Soft Reset	
	Access:	R/W Set
	_Custom_GTIRreset:	BUS
	<p>Graphics VEbox Soft-Reset Control: '1' : Initiate a graphics Vebox domain reset. - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.</p>	

GDRST - Graphics Device Reset Control

13	Initiate Graphics Vebox0 Soft Reset	
	Access:	R/W Set
	_Custom_GTIRreset:	BUS
	<p>Graphics VEbox Soft-Reset Control: '1' : Initiate a graphics Vebox domain reset. - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.</p>	
12	Initiate Graphics Media 7 Soft Reset	
	Access:	R/W Set
	_Custom_GTIRreset:	BUS
	<p>Graphics Media Soft-Reset Control: '1' : Initiate a graphics media 0 domain reset. - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.</p>	
11	Initiate Graphics Media 6 Soft Reset	
	Access:	R/W Set
	_Custom_GTIRreset:	BUS
	<p>Graphics Media Soft-Reset Control: '1' : Initiate a graphics media 0 domain reset. - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.</p>	
10	Initiate Graphics Media 5 Soft Reset	
	Access:	R/W Set
	_Custom_GTIRreset:	BUS
	<p>Graphics Media Soft-Reset Control: '1' : Initiate a graphics media 0 domain reset. - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.</p>	

GDRST - Graphics Device Reset Control

9	Initiate Graphics Media 4 Soft Reset	
	Access:	R/W Set
	_Custom_GTIRreset:	BUS
	Graphics Media Soft-Reset Control: '1' : Initiate a graphics media 0 domain reset. - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.	
8	Initiate Graphics Media 3 Soft Reset	
	Access:	R/W Set
	_Custom_GTIRreset:	BUS
	Graphics Media Soft-Reset Control: '1' : Initiate a graphics media 0 domain reset. - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.	
7	Initiate Graphics Media 2 Soft Reset	
	Access:	R/W Set
	_Custom_GTIRreset:	BUS
	Graphics Media Soft-Reset Control: '1' : Initiate a graphics media 0 domain reset. - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.	
6	Initiate Graphics Media 1 Soft Reset	
	Access:	R/W Set
	_Custom_GTIRreset:	BUS
	Graphics Media Soft-Reset Control: '1' : Initiate a graphics media 0 domain reset. - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.	

GDRST - Graphics Device Reset Control

5	Initiate Graphics Media 0 Soft Reset	
	Access:	R/W Set
	_Custom_GTIRreset:	BUS
	Graphics Media Soft-Reset Control: '1' : Initiate a graphics media 0 domain reset. - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.	
4	Reserved	
	Access:	RO
	Format:	MBZ
3	Initiate Graphics GUC soft reset	
	Access:	R/W Set
	_Custom_GTIRreset:	BUS
	Graphics GUC Soft-Reset Control: '1' : Initiate a graphics GUC domain reset(cgucrست_b). - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.	
	Workaround	
	SW is required to disable clock gating to converge timing.	
2	Initiate Graphics Blitter Soft Reset	
	Access:	R/W Set
	_Custom_GTIRreset:	BUS
	Description	
	Graphics Blitter Soft-Reset Control: '1' : Initiate a graphics blitter domain reset. - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.	

GDRST - Graphics Device Reset Control

1	<p>Initiate Graphics Render Soft Reset</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Graphics Render Soft-Reset Control: '1' : Initiate a graphics render domain reset. - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.</p>	Access:	R/W Set	_Custom_GTIRreset:	BUS
Access:	R/W Set				
_Custom_GTIRreset:	BUS				
0	<p>Initiate Graphics Full Soft Reset</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Graphics Full Soft-Reset Control: '1' : Initiate a full graphics reset (i.e., graphics render, media, and blitter reset). - Cleared by CP once the reset is complete '0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit. Note: This is a non-posted register.</p>	Access:	R/W Set	_Custom_GTIRreset:	BUS
Access:	R/W Set				
_Custom_GTIRreset:	BUS				

Graphics Primary Interrupt

GFX_MSTR_INTR - Graphics Primary Interrupt		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	190010h	
Top level register that indicates interrupt from hardware. Bits in this register are set interrupts are pending in the underlying PCU, display or GT interrupts		
DWord	Bit	Description
0	31	Reserved
		Access: RO
		Format: MBZ
	30	PCU
		Default Value: 0b
		Access: R/W One Clear
	29	GU_MISC
		Default Value: 0b
		Access: R/W One Clear
	28	FATAL_ERROR
		Default Value: 0b
		Access: R/W One Clear
	27	NON_FATAL_ERROR
		Default Value: 0b
Access: R/W One Clear		
26	CORRECTABLE_ERROR	
	Default Value: 0b	
	Access: R/W One Clear	
25:17	Reserved	
	Access: RO	
	Format: MBZ	

GFX_MSTR_INTR - Graphics Primary Interrupt

	16	Display	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIReset:	BUS
	15:12	Reserved	
		Access:	RO
		Format:	MBZ
	11:8	Reserved	
		Access:	RO
		Format:	MBZ
	7:2	Reserved	
		Access:	RO
		Format:	MBZ
	1	GT DW1	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIReset:	BUS
	0	GT DW0	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIReset:	BUS

Graphics Mode Register

GFX_MODE - Graphics Mode Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	0229Ch-0229Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_RCSUNIT
Address:	2229Ch-2229Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_BCSUNIT
Address:	1C029Ch-1C029Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_VCSUNIT0
Address:	1C429Ch-1C429Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_VCSUNIT1
Address:	1C829Ch-1C829Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_VECSUNIT0
Address:	1D029Ch-1D029Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_VCSUNIT2
Address:	1D429Ch-1D429Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_VCSUNIT3
Address:	1D829Ch-1D829Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_VECSUNIT1
Address:	1E029Ch-1E029Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_VCSUNIT4
Address:	1E429Ch-1E429Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_VCSUNIT5



GFX_MODE - Graphics Mode Register

Address:	1E829Ch-1E829Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_VECSUNIT2
Address:	1F029Ch-1F029Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_VCSUNIT6
Address:	1F429Ch-1F429Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_VCSUNIT7
Address:	1F829Ch-1F829Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_VECSUNIT3
Address:	1A29Ch-1A29Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_CCSUNIT0
Address:	1C29Ch-1C29Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_CCSUNIT1
Address:	1E29Ch-1E29Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_CCSUNIT2
Address:	2629Ch-2629Fh
Name:	Graphics Mode Register
ShortName:	GFX_MODE_CCSUNIT3

This register contains a control bit for the new execlist and 2-level PPGTT functions.

Programming Notes

"Privilege Check Disable" is the only programmable bits in GFX_MODE register for PositionCS, functionality for the rest of the bits is not supported by Position command streamer.

DWord	Bit	Description				
0	31:16	<p>Mask</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>WO</td> </tr> <tr> <td>Format:</td> <td>Mask</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Access:	WO	Format:	Mask
Access:	WO					
Format:	Mask					

GFX_MODE - Graphics Mode Register

	15	Reserved	
		Access:	R/W
		Format:	PBC
	14	Reserved	
		Access:	R/W
		Format:	PBC
	13	Reserved	
		Access:	R/W
		Format:	PBC
	12	Reserved	
		Source:	VideoCS, VideoCS2, VideoEnhancementCS, VideoEnhancementCS2
		Access:	R/W
	12	Reserved	
		Source:	RenderCS, BlitterCS, ComputeCS
		Access:	R/W
	Format:	PBC	
11	Virtual Function MMIO Read Access Control		
	Access:	R/W	
	This bit controls the disabling and enabling of MMIO read access of a virtual function context running on an engine.		
	Value	Name	Description
	1		A VF context running on an engine can do MMIO read access to other engines. Ex: VF context running on RenderCS can do MMIO read access to VideoCS.
	0	[Default]	A VF context running on an engine can't do MMIO read access to other engines. Ex: VF context running on RenderCS can't do MMIO read access to VideoCS.
10	Prefetch Disable		
	Access:	R/W	
	This field allows software to enable or disable pre-fetch mechanism for command buffers in hardware.		
	Value	Name	Description
	0	[Default]	When reset pre-fetch of command buffers is enabled in hardware. However software can enable/disable pre-fetch functionality locally from within a command sequence using MI_ARB_CHK command on per context basis.
	1		When set pre-fetch of command buffers is disabled in hardware.

GFX_MODE - Graphics Mode Register

9	Per-Process GTT Enable	
	Access:	R/W
	Per-Process GTT Enable	
	Value	Name
	Description	
0h	PPGTT Disable [Default]	When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.
1h	PPGTT Enable	When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.
	Programming Notes	
	<p>This bit is used for enabling PPGTT access in Ring Buffer mode of scheduling. Privilege field in context descriptor states the same in Exelist Mode of scheduling. This field should be set before programming PDP0/1/2/3 registers in order to set the PPGTT translation of memory access.</p> <p>Programming this bit doesn't enable or disable the PPGTT translation of memory access immediately; the change comes in to affect only when the Page Directory registers are programmed. Programming this bit must be followed by programming Page Directory Registers in order to enable or disable the PPGTT translation of memory access.</p>	
8	Reserved	
	Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS
	Access:	R/W
	Format:	PBC
8	Reserved	
	Access:	R/W

GFX_MODE - Graphics Mode Register

7	64Bit Virtual Addressing Enable	
Access:		R/W
64Bit Virtual Addressing Enable		
Value	Name	Description
0h	64Bit Virtual Addressing Disable [Default]	When clear indicates GFX operating in 32bit Virtual Addressing for PPGTT based memory access.
1h	64Bit Virtual Addressing Enable	When Set indicates GFX operating in 64bit (48bit Canonical) Virtual Addressing for PPGTT based memory access.
Programming Notes		
<p>This bit is only valid when PPGTT is enabled in ring buffer mode of scheduling. Context Descriptor has a similar bit to control 64bit virtual addressing in execlist mode of scheduling. Whether this field is set or clear virtual addresses translated through GGTT are always 32Bit. This field should be programmed before enabling PPGTT access. When this field is not set or for GGTT virtual addresses, Graphics Address [47:32] field of any commands or register exercised by SW should be programmed to 0x0.</p>		
6:5	Reserved	
Access:		R/W
4	Reserved	
Access:		R/W
3	Disable Legacy Mode	
Access:		R/W
<p>This bit must be set to Disable Legacy behavior to support current features.</p> <p>When set the size of the CSB status FIFO is 12 deep.</p>		
Value	Name	Description
0h	Enable Legacy [Default]	Any features using this bit will be compatible with legacy drivers.
1h	Disable Legacy	HW will not be compatible with legacy drivers.
Programming Notes		
A graphics reset is required prior to changing the value of this bit.		
2	Reserved	
Access:		R/W
Format:		PBC



GFX_MODE - Graphics Mode Register

1	MMIO Read Privilege Check Disable			
	<table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field when set, disables MMIO Read Privilege Violation checks on non-privileged batch buffers. When set Privileged MMIO read requests are allowed to be executed from non-privileged batch buffers.</p>	Access:	R/W	Format:
Access:	R/W			
Format:	Enable			
0	Privilege Check Disable			
	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>This field when set, disables Privilege Violation checks on non-privileged batch buffers. When set Privileged commands are allowed to be executed from non-privileged batch buffers.</p>	Access:	R/W	
Access:	R/W			

Graphics System Event

GSE_0_2_0_PCI - Graphics System Event			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	000E4h		
<p>This register can be accessed by either Byte, Word, or Dword PCI config cycles. A write to this register will cause the Graphics System Event display interrupt if it is enabled and unmasked in the display interrupt registers.</p>			
DWord	Bit	Description	
0	31:24	GSE Scratch Trigger 3	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
	23:16	GSE Scratch Trigger 2	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
	15:8	GSE Scratch Trigger 1	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
	7:0	GSE Scratch Trigger 0	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS



Graphics Translation Table Memory Mapped Range Address

GTTMMADR_0_2_0_PCI - Graphics Translation Table Memory Mapped Range Address								
Register Space:	PCI: 0/2/0							
Size (in bits):	64							
Address:	00010h							
<p>This register requests allocation for the combined Graphics Translation Table Modification Range and Memory Mapped Range. The range requires 16 MB combined for MMIO and Global GTT aperture, with 2MB of that used by MMIO, 6MB reserved, and 8MB used by GTT. GTTADR will begin at (GTTMMADR + 8 MB) while the MMIO base address will be the same as GTTMMADR. The region between (GTTMMADR + 2MB) - (GTTMMADR + 8MB) is reserved. For the Global GTT, this range is defined as a memory BAR in graphics device config space. It is an alias into which software is required to write Page Table Entry values (PTEs). Software may read PTE values from the global Graphics Translation Table (GTT). PTEs cannot be written directly into the global GTT memory area. The device snoops writes to this region in order to invalidate any cached translations within the various TLB's implemented on-chip. The allocation is for 16MB and the base address is defined by bits [38:24].</p>								
DWord	Bit	Description						
0	63:26	Memory Base Address <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>0000000000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Set by the OS, these bits correspond to address signals [63:24].</p>	Default Value:	0000000000h	Access:	R/W	_Custom_GTIRreset:	BUS
		Default Value:	0000000000h					
		Access:	R/W					
_Custom_GTIRreset:	BUS							
25	25	Memory Base Address Tile 1 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Set by the OS, these bits correspond to address signals [25:24]. The accessibility of these registers is governed by the tile count. If 1 tile, then these are R/W. On an FLR, bits 25:24 should be cleared to defaults (2'b0)</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
		Default Value:	0b					
		Access:	R/W					
_Custom_GTIRreset:	BUS							
24	24	Memory Base Address Tile 0 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Set by the OS, these bits correspond to address signals [25:24]. The accessibility of these registers is governed by the tile count. If 1 tile, then these are R/W. On an FLR, bits 25:24 should be cleared to defaults (2'b0)</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
		Default Value:	0b					
		Access:	R/W					
_Custom_GTIRreset:	BUS							

GTTMMADR_0_2_0_PCI - Graphics Translation Table Memory Mapped Range Address

23:4	Address Mask	
	Default Value:	00000000000000000000b
	Access:	RO
	_Custom_GTIRreset:	BUS
Hardwired to 0s to indicate at least 16MB address range.		
3	Prefetchable_Memory	
	Access:	RO Variant
	_Custom_GTIRreset:	BUS
	Default to 1 to indicate prefetchable.	
	Value	Name
	1b	Prefetchable [Default]
0b	NonPrefetchable	
2:1	Memory Type	
	Default Value:	10b
	Access:	RO
	_Custom_GTIRreset:	BUS
Hardwired to 2h to indicate 64 bit base address.		
0	Memory/IO Space	
	Default Value:	0b
	Access:	RO
	_Custom_GTIRreset:	BUS
Hardwired to 0 to indicate memory space.		



Graphics Virtual Primary Interrupt

GFX_VIRT_MSTR_INTR - Graphics Virtual Primary Interrupt		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	191010h	
Name:	VF1_GFX_MSTR_INTR	
ShortName:	VF1_GFX_MSTR_INTR	
Address:	192010h	
Name:	VF2_GFX_MSTR_INTR	
ShortName:	VF2_GFX_MSTR_INTR	
Address:	193010h	
Name:	VF3_GFX_MSTR_INTR	
ShortName:	VF3_GFX_MSTR_INTR	
Address:	194010h	
Name:	VF4_GFX_MSTR_INTR	
ShortName:	VF4_GFX_MSTR_INTR	
Address:	195010h	
Name:	VF5_GFX_MSTR_INTR	
ShortName:	VF5_GFX_MSTR_INTR	
Address:	196010h	
Name:	VF6_GFX_MSTR_INTR	
ShortName:	VF6_GFX_MSTR_INTR	
Address:	197010h	
Name:	VF7_GFX_MSTR_INTR	
ShortName:	VF7_GFX_MSTR_INTR	
Top level register that indicates interrupt from hardware. Bits in this register are set interrupts are pending in the underlying PCU, display or GT interrupts		
DWord	Bit	Description
0	31	Primary Interrupt
		Access: R/W
	30	PCU
		Access: RO
	29:17	Reserved
		Access: RO
		Format: MBZ

GFX_VIRT_MSTR_INTR - Graphics Virtual Primary Interrupt		
	16	Display Access: RO
	15:6	Reserved Access: RO Format: MBZ
	5:4	Reserved Access: RO Format: MBZ
	3:2	Reserved Access: RO Format: MBZ
	1	GT DW1 Access: R/W
	0	GT DW0 Access: R/W



GSCPowerGoodDelay

GSC_PG_DLY - GSCPowerGoodDelay			
Register Space:	MMIO: GTTMMADR		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	BUS		
IA/Context savable by MGSR/punit			
DWord	Bit	Description	
0	31:16	Power Good Delay	
		Default Value:	00C8h PWRGOOD_DLY Value
		Access:	R/W
	15:0	RAMP Delay	
		Default Value:	00C8h RAMP_DLY Value
		Access:	R/W

GS Invocation Counter

GS_INVOCATION_COUNT - GS Invocation Counter				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02328h			
Name:	GS Invocation Counter			
ShortName:	GS_INVOCATION_COUNT			
<p>This register stores the number of objects that are part of geometry shader threads. This register is part of the context save and restore.</p> <p>More details about the precise event counted by this register are located here.</p>				
DWord	Bit	Description		
0	63:32	GS Invocation Count UDW <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Number of objects that are dispatched as a geometry shader threads invoked by the GS stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)</p>	Access:	R/W
	Access:	R/W		
31:0	GS Invocation Count LDW <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Number of objects that are dispatched as a geometry shader threads invoked by the GS stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)</p>	Access:	R/W	
Access:	R/W			



GS Invocation Counter per Slice

GS_INVOCATION_COUNT_SLICE - GS Invocation Counter per Slice				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	06598h-0659Fh			
Name:	GS Invocation Counter per Slice			
ShortName:	GS_INVOCATION_COUNT_SLICE_SVGUNIT			
Address:	17598h-1759Fh			
Name:	GS Invocation Counter per Slice			
ShortName:	GS_INVOCATION_COUNT_SLICE_SVGRUNIT			
<p>This register stores the number of objects that are part of geometry shader threads in a Slice. The value is only cleared by a write by SW.</p> <p>HW will maintain a separate count which is reset for purposes of sending the value to the accumulated statistics count.</p>				
DWord	Bit	Description		
0	63:32	GS Invocation Count UDW in Slice <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of objects that are dispatched as a geometry shader threads invoked by the GS stage within the slice. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)	Access:	R/W
	Access:	R/W		
31:0	GS Invocation Count LDW in Slice <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of objects that are dispatched as a geometry shader threads invoked by the GS stage within the slice. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)	Access:	R/W	
Access:	R/W			

GSI Power Good Delay

GSI_PG_DLY - GSI Power Good Delay		
Register Space:	MMIO: GTTMMADR	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
IA/Context savable by MGSR/punit		
DWord	Bit	Description
0	31:16	Power Good Delay
		Default Value: 00C8h PWRGOOD_DLY Value
	Access: R/W	
	15:0	RAMP Delay
Default Value: 00C8h RAMP_DLY Value		
Access: R/W		



GSMBASE

GSMBASE - GSMBASE		
Register Space:	MMIO: 0/2/0	
Size (in bits):	64	
Address:	108100h	
<p>This register contains the base address of stolen DRAM memory for the GTT. BIOS determines the base of GTT stolen memory. BIOS is now able to allocate Gfx Stolen Memory above the 4GB.</p>		
DWord	Bit	Description
0..1	63:32	BGSM_MSB
		Default Value: 00000000h
		Access: R/W
		_Custom_GTIRreset: BUS
This BitField contains bits 63 to 32 of the base address of stolen local memory.		
31:20	31:20	BGSM_LSB
		Default Value: 001h
		Access: R/W
		_Custom_GTIRreset: BUS
This BitField contains bits 31 to 20 of the base address of stolen local memory.		
19:1	19:1	Reserved
		Access: RO
		Format: MBZ
0	0	SPARE
		Default Value: 0b
		Access: R/W
		_Custom_GTIRreset: BUS
This was a lock bit prior.		

GSMBASEREM1

GSMBASEREM1 - GSMBASEREM1			
Register Space:	MMIO: 0/2/0		
Size (in bits):	64		
Address:	108108h		
<p>This register contains a copy of the GTT base address associated with remote tile1. The root tile copy of this register will be programmed in a multi-tile configuration. This register is valid in the root tile. This register will only be used by the root tile.</p>			
DWord	Bit	Description	
0..1	63:32	BGSM_MSB	
		Default Value:	00000000h
		Access:	R/W
		_Custom_GTIReset:	BUS
	This BitField contains bits 63 to 32 of the GTT base address.		
	31:20	BGSM_LSB	
		Default Value:	000h
		Access:	R/W
		_Custom_GTIReset:	BUS
	This BitField contains bits 31 to 20 of the GTT base address.		
	19:1	Reserved	
		Access:	RO
Format:		MBZ	
0	SPARE		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
This was a lock bit prior.			



GSMBASEREM2

GSMBASEREM2 - GSMBASEREM2			
Register Space:	MMIO: 0/2/0		
Size (in bits):	64		
Address:	108110h		
<p>This register contains a copy of the GTT base address associated with remote tile2. The root tile copy of this register will be programmed in a multi-tile configuration. This register is valid in the root tile. This register will only be used by the root tile.</p>			
DWord	Bit	Description	
0..1	63:32	BGSM_MSB	
		Default Value:	00000000h
		Access:	R/W
		_Custom_GTIRreset:	BUS
	This BitField contains bits 63 to 32 of the GTT base address.		
	31:20	BGSM_LSB	
		Default Value:	000h
		Access:	R/W
		_Custom_GTIRreset:	BUS
	This BitField contains bits 31 to 20 of the GTT base address.		
	19:1	Reserved	
		Access:	RO
Format:		MBZ	
0	SPARE		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
This was a lock bit prior.			

GSMBASEREM3

GSMBASEREM3 - GSMBASEREM3			
Register Space:	MMIO: 0/2/0		
Size (in bits):	64		
Address:	108118h		
<p>This register contains a copy of the GTT baseaddress associated with remote tile3. The root tile copy of this register will be programmed in a multi-tile configuration. This register is valid in the root tile. This register will only be used by the root tile.</p>			
DWord	Bit	Description	
0..1	63:32	BGSM_MSB	
		Default Value:	00000000h
		Access:	R/W
		_Custom_GTIRreset:	BUS
	This BitField contains bits 63 to 32 of the GTT base address.		
	31:20	BGSM_LSB	
		Default Value:	000h
		Access:	R/W
		_Custom_GTIRreset:	BUS
	This BitField contains bits 31 to 20 of the GTT base address.		
	19:1	Reserved	
		Access:	RO
Format:		MBZ	
0	SPARE		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
This was a lock bit prior.			



GS Primitives Counter

GS_PRIMITIVES_COUNT - GS Primitives Counter				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02330h			
Name:	GS Primitives Counter			
ShortName:	GS_PRIMITIVES_COUNT			
<p>This register reflects the total number of primitives that have been output by the Geometry Shader stage. This register is part of the context save and restore.</p> <p>More details about the precise event counted by this register are located here.</p>				
DWord	Bit	Description		
0	63:32	GS Primitives Count UDW <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Total number of primitives output by the geometry stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)</p>	Access:	R/W
	Access:	R/W		
31:0	GS Primitives Count LDW <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Total number of primitives output by the geometry stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)</p>	Access:	R/W	
Access:	R/W			

GS Primitives Counter per Slice

GS_PRIMITIVES_COUNT_SLICE - GS Primitives Counter per Slice				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	065A0h-065A7h			
Name:	GS Invocation Counter per Slice			
ShortName:	GS_PRIMITIVES_COUNT_SLICE_SVGUNIT			
Address:	175A0h-175A7h			
Name:	GS Invocation Counter per Slice			
ShortName:	GS_PRIMITIVES_COUNT_SLICE_SVGRUNIT			
<p>This register reflects the total number of primitives that have been output by the Geometry Shader stage in a Slice. The value is only cleared by a write by SW. HW will maintain a separate count which is reset for purposes of sending the value to the accumulated statistics count.</p>				
DWord	Bit	Description		
0	63:32	GS Primitives Count UDW in Slice <table border="1" data-bbox="332 1052 1469 1100"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Total number of primitives output by the geometry stage within the slice. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)	Access:	R/W
	Access:	R/W		
31:0	GS Primitives Count LDW in Slice <table border="1" data-bbox="332 1251 1469 1299"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Total number of primitives output by the geometry stage within the slice. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)	Access:	R/W	
Access:	R/W			



GT_FLUSH_BCLD_ACK

GT_FLUSH_BCLD_ACK - GT_FLUSH_BCLD_ACK							
Register Space:	MMIO: 0/2/0						
Size (in bits):	32						
Address:	030C0h						
GT writes a '1' to this bit to acknowledge PRMRR range registers are loaded into GT. This register is a LOCAL CR register and not an MMIO register							
DWord	Bit	Description					
0	31:1	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
	Access:	RO					
Format:	MBZ						
0	ACK <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> GT Boot Context Load Ack	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						

GT_RELOAD_FLUSH

GT_RELOAD_FLUSH - GT_RELOAD_FLUSH				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	030B0h			
Ucode writes a '1' to bits 0 which triggers GT to flush and re-load PRMRR range registers. This register is a LOCAL CR register and not an MMIO register				
DWord	Bit	Description		
0	31:1	Reserved		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
0	0	BCLD_REQ		
		Default Value:	0b	
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
GT Boot Context Load Request. Write to this bit will initiate ?Mcheck Complete Routine? (PPPE flow).				



GTACK

GTACK - GTACK			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	120004h		
This register is written to by GT for various device 2 sequencer flows.			
DWord	Bit	Description	
0	31:14	Reserved	
		Access:	RO
		Format:	MBZ
	13	Reserved	
		Access:	RO
		Format:	MBZ
	12:11	Reserved	
		Access:	RO
		Format:	MBZ
	10	Reserved	
		Access:	RO
		Format:	MBZ
9:6	Reserved		
	Access:	RO	
	Format:	MBZ	
5	Reserved		
	Access:	RO	
	Format:	MBZ	
4	RTPACK		
	Default Value:	0h	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
	GT indicates that the set root table pointer flow is complete from its point of view by writing a 1b to this field. Once SW is notified with the appropriate status bit, this bit is cleared by the HW.		

GTACK - GTACK

3	<p>DESCRACK</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GT indicates that the generic descriptor flow is complete from its point of view by writing a 1b to this field Once SW is notified with the appropriate status bit, this bit is cleared by the HW.</p>	Default Value:	0h	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0h						
Access:	R/W						
_Custom_GTIRreset:	BUS						
2	<p>VTDACK</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GT indicates that the Translation Enable/Disable or IOTLB Invalidation flow is complete from its point of view by writing a 1b to this field. Once SW is notified with the appropriate status bit, this bit is cleared by the HW.</p>	Default Value:	0h	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0h						
Access:	R/W						
_Custom_GTIRreset:	BUS						
1	<p>DPRACK</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GT indicates that DPR Update flow is complete from its point of view by writing a 1b to this field. Once SW is notified with the appropriate status bit, this bit is cleared by the HW.</p>	Default Value:	0h	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0h						
Access:	R/W						
_Custom_GTIRreset:	BUS						
0	<p>Reserved</p>						



GTC_CTL

GTC_CTL			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	67000h-67003h		
Name:	Global Time Code Control		
ShortName:	GTC_CTL		
Reset:	soft		
DWord	Bit	Description	
0	31	GTC Function Enable	
		Access: R/W	
		This bit enables the GTC counter.	
		Value	Name
		0b	Disable
		1b	Enable
		Restriction	
		Enable this bit before enabling GTC controller operation on a port with a GTC capable device.	
		30:29	Reserved
		Access:	RO
Format:	MBZ		
28:13	Reserved		
Access:	R/W		
12:1	Reserved		
Access:	RO		
Format:	MBZ		
0	Reserved		
Access:	R/W		

GTC_DDA_M

GTC_DDA_M		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	67010h-67013h	
Name:	Global Time Code DDA M	
ShortName:	GTC_DDA_M	
Reset:	soft	
DWord	Bit	Description
0	31:24	Reserved Access: R/W
	23:0	GTC DDA M Access: R/W This field is used to program the M value of the GTC DDA. The ratio of M to N programmed depends on the GTC reference clock. The DDA programmed values are related by the following formula: $1/(\text{accumulator increment}) = \text{Reference Clock} * \text{DDA_M} / \text{DDA_N}$



GTC_DDA_N

GTC_DDA_N						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	67014h-67017h					
Name:	Global Time Code DDA N					
ShortName:	GTC_DDA_N					
Reset:	soft					
DWord	Bit	Description				
0	31:24	GTC Accum Inc <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U7.1</td> </tr> </table> <p>This field is the GTC accumulator increment value in nanoseconds each time the DDA trips. It is programmed in 7.1 fixed point binary format where the LSB represents 0.5ns increment.</p>	Access:	R/W	Format:	U7.1
	Access:	R/W				
Format:	U7.1					
23:0	GTC DDA N <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>This field is used to program the N value of the GTC DDA. The ratio of M to N programmed depends on the GTC reference clock and should not result in any accumulation error in any 10ms interval period. The DDA programmed values are related by the following formula: $1/(\text{accumulator increment}) = \text{Reference Clock} * \text{DDA}_M / \text{DDA}_N$</p>	Access:	R/W			
Access:	R/W					

GTC_IIR

GTC_IIR												
Register Space:	MMIO: 0/2/0											
Access:	R/WC											
Size (in bits):	32											
Address:	67058h-6705Bh											
Name:	Global Time Code Interrupt Identity											
ShortName:	GTC_IIR											
Reset:	soft											
See the GTC interrupt bit definition to find the source event for each interrupt bit.												
DWord	Bit	Description										
0	31:0	<p>Interrupt Identity Bits</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/WC</td> </tr> <tr> <td colspan="2"> This field holds the persistent values of the GTC interrupt bits which are unmasked by the GTC_IMR.Bits set in this register will propagate to the GTC interrupt in the Display Engine Miscellaneous Interrupts. Bits set in this register will remain set (persist) until the interrupt condition is cleared by writing a '1' to the appropriate bits. </td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td style="text-align: center;">0b</td> <td>Condition Not Detected</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Condition Detected</td> </tr> </table>	Access:	R/WC	This field holds the persistent values of the GTC interrupt bits which are unmasked by the GTC_IMR.Bits set in this register will propagate to the GTC interrupt in the Display Engine Miscellaneous Interrupts. Bits set in this register will remain set (persist) until the interrupt condition is cleared by writing a '1' to the appropriate bits.		Value	Name	0b	Condition Not Detected	1b	Condition Detected
Access:	R/WC											
This field holds the persistent values of the GTC interrupt bits which are unmasked by the GTC_IMR.Bits set in this register will propagate to the GTC interrupt in the Display Engine Miscellaneous Interrupts. Bits set in this register will remain set (persist) until the interrupt condition is cleared by writing a '1' to the appropriate bits.												
Value	Name											
0b	Condition Not Detected											
1b	Condition Detected											



GTC_IMR

GTC_IMR										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Address:	67054h-67057h									
Name:	Global Time Code Interrupt Mask									
ShortName:	GTC_IMR									
Reset:	soft									
See the GTC interrupt bit definition to find the source event for each interrupt bit.										
DWord	Bit	Description								
0	31:0	Interrupt Mask Bits								
		Access: R/W								
		This field contains a bit mask which selects which GTC events are reported int the GTC IIR.								
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>Not Masked</td></tr><tr><td>1b</td><td>Masked</td></tr><tr><td>FFFFFFFFh</td><td>All interrupts masked [Default]</td></tr></tbody></table>	Value	Name	0b	Not Masked	1b	Masked	FFFFFFFFh	All interrupts masked [Default]
Value	Name									
0b	Not Masked									
1b	Masked									
FFFFFFFFh	All interrupts masked [Default]									

GTC_LIVE

GTC_LIVE				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	67020h-67023h			
Name:	Global Time Code Live			
ShortName:	GTC_LIVE			
Reset:	soft			
DWord	Bit	Description		
0	31:0	<p>GTC Live Value</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> </table> <p>This field contains the live current value of the GTC. It is inactive when the GTC controller function is disabled. This register also samples and holds the live GTC value following a Audio Time Capture (ATC) event until software reads this register. A subsequent read of this register will reflect the live value.</p>	Access:	RO
Access:	RO			



GTC_PORT_CTL

GTC_PORT_CTL	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	64370h-64373h
Name:	DDI GTC Port Control
ShortName:	GTC_PORT_CTL_USBC1
Reset:	soft
Address:	64470h-64473h
Name:	DDI GTC Port Control
ShortName:	GTC_PORT_CTL_USBC2
Reset:	soft
Address:	64570h-64573h
Name:	DDI GTC Port Control
ShortName:	GTC_PORT_CTL_USBC3
Reset:	soft
Address:	64670h-64673h
Name:	DDI GTC Port Control
ShortName:	GTC_PORT_CTL_USBC4
Reset:	soft
Address:	64270h-64273h
Name:	DDI GTC Port Control
ShortName:	GTC_PORT_CTL_C
Reset:	soft
Address:	64770h-64773h
Name:	DDI GTC Port Control
ShortName:	GTC_PORT_CTL_D
Reset:	soft
Address:	64870h-64873h
Name:	DDI GTC Port Control
ShortName:	GTC_PORT_CTL_E
Reset:	soft

Address:	64070h-64073h								
Name:	DDI GTC Port Control								
ShortName:	GTC_PORT_CTL_A								
Reset:	soft								
Address:	64170h-64173h								
Name:	DDI GTC Port Control								
ShortName:	GTC_PORT_CTL_B								
Reset:	soft								
DWord	Bit	Description							
0	31	Port Global Time Code Enable							
		Access: R/W							
		This bit enables the GTC controller to start lock acquisition phase with remote GTC sink connected to this port. This bit has no effect if the GTC controller is disabled.							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable	
		Value	Name						
		0b	Disable						
		1b	Enable						
		Restriction							
		The Maintenance Phase Enable bit must be initially written as '0' when this bit is set.							
		Reserved							
Access: R/W									
Maintenance Phase Enable									
Access: R/W									
This bit is used by software to transition from lock acquisition to lock maintenance phase. The GTC controller generates an interrupt at the end of the lock phase as determined by lock acquisition duration field. Software shall read the sink device GTC lock done bit. If set, software shall set this bit to '1' after first writing the GTC skew value to the RX GTC skew DPCD offset with GTC skew enable bit set to '1'.									
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Lock</td> <td>Lock acquisition phase. The controller writes or reads GTC every 1ms.</td> </tr> <tr> <td>1b</td> <td>Maintain</td> <td>Lock maintenance phase. The controller writes or reads GTC every 10ms.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Lock	Lock acquisition phase. The controller writes or reads GTC every 1ms.	1b	Maintain	Lock maintenance phase. The controller writes or reads GTC every 10ms.
Value	Name	Description							
0b	Lock	Lock acquisition phase. The controller writes or reads GTC every 1ms.							
1b	Maintain	Lock maintenance phase. The controller writes or reads GTC every 10ms.							
Reserved									
Access: R/W									
23:1									

0	Port RX Lock Done	
	Access:	R/W
	<p>This bit indicates the remote GTC sink has achieved lock. This bit shall be written by software after reading remote GTC sink DPCD register. This bit shall be cleared by software when GTC controller is reset from lock maintenance mode to lock acquisition mode or when the controller is disabled.</p>	
	Value	Name
	0b	Not Locked
1b	Locked	

GTC_PORT_MISC

GTC_PORT_MISC	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	64394h-64397h
Name:	DDI GTC Port Miscellaneous
ShortName:	GTC_PORT_MISC_USBC1
Reset:	soft
Address:	64494h-64497h
Name:	DDI GTC Port Miscellaneous
ShortName:	GTC_PORT_MISC_USBC2
Reset:	soft
Address:	64594h-64597h
Name:	DDI GTC Port Miscellaneous
ShortName:	GTC_PORT_MISC_USBC3
Reset:	soft
Address:	64694h-64697h
Name:	DDI GTC Port Miscellaneous
ShortName:	GTC_PORT_MISC_USBC4
Reset:	soft
Address:	64294h-64297h
Name:	DDI GTC Port Miscellaneous
ShortName:	GTC_PORT_MISC_C
Reset:	soft
Address:	64794h-64797h
Name:	DDI GTC Port Miscellaneous
ShortName:	GTC_PORT_MISC_D
Reset:	soft
Address:	64894h-64897h
Name:	DDI GTC Port Miscellaneous
ShortName:	GTC_PORT_MISC_E
Reset:	soft



Address:	64094h-64097h		
Name:	DDI GTC Port Miscellaneous		
ShortName:	GTC_PORT_MISC_A		
Reset:	soft		
Address:	64194h-64197h		
Name:	DDI GTC Port Miscellaneous		
ShortName:	GTC_PORT_MISC_B		
Reset:	soft		
DWord	Bit	Description	
0	31:22	Reserved	
		Access:	RO
		Format:	MBZ
	21:12	GTC Update Message Delay	
		Default Value:	00110100b 52 nanoseconds
		Access:	R/W
		<p>This field programs the absolute delay in nanoseconds between the GTC at the aux sync point event and the corresponding GTC value at the capture point. It represents the delay between the GTC values at the aux sync point and capture point introduced due to synchronization and glitch suppression.</p>	
	11:8	Min Lock Duration	
		Default Value:	1010b 10ms
Access:		R/W	
<p>This field determines the minimum duration in milliseconds of lock acquisition and maintenance phase after which software is notified through interrupt. The GTC interrupt enable and mask register must be enabled beforehand. Software may also poll the interrupt identity bit in IIR.</p>			
7:0	Reserved		
	Access:	RO	
	Format:	MBZ	

GTC_PORT_TX_CURR

GTC_PORT_TX_CURR	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
Address:	64378h-6437Bh
Name:	DDI GTC Port TX Current
ShortName:	GTC_PORT_TX_CURR_USBC1
Reset:	soft
Address:	64478h-6447Bh
Name:	DDI GTC Port TX Current
ShortName:	GTC_PORT_TX_CURR_USBC2
Reset:	soft
Address:	64578h-6457Bh
Name:	DDI GTC Port TX Current
ShortName:	GTC_PORT_TX_CURR_USBC3
Reset:	soft
Address:	64678h-6467Bh
Name:	DDI GTC Port TX Current
ShortName:	GTC_PORT_TX_CURR_USBC4
Reset:	soft
Address:	64278h-6427Bh
Name:	DDI GTC Port TX Current
ShortName:	GTC_PORT_TX_CURR_C
Reset:	soft
Address:	64778h-6477Bh
Name:	DDI GTC Port TX Current
ShortName:	GTC_PORT_TX_CURR_D
Reset:	soft
Address:	64878h-6487Bh
Name:	DDI GTC Port TX Current
ShortName:	GTC_PORT_TX_CURR_E
Reset:	soft



Address:	64078h-6407Bh	
Name:	DDI GTC Port TX Current	
ShortName:	GTC_PORT_TX_CURR_A	
Reset:	soft	
Address:	64178h-6417Bh	
Name:	DDI GTC Port TX Current	
ShortName:	GTC_PORT_TX_CURR_B	
Reset:	soft	
DWord	Bit	Description
0	31:0	Global Time Code Port TX Current Access: RO This field contains the local GTC value sampled at the Aux sync point of the response message from the remote GTC sink following software read of the remote sink GTC DPCD register.

GTC_PORT_TX_PREV

GTC_PORT_TX_PREV	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
Address:	64380h-64383h
Name:	DDI GTC Port TX Previous
ShortName:	GTC_PORT_TX_PREV_USBC1
Reset:	soft
Address:	64480h-64483h
Name:	DDI GTC Port TX Previous
ShortName:	GTC_PORT_TX_PREV_USBC2
Reset:	soft
Address:	64580h-64583h
Name:	DDI GTC Port TX Previous
ShortName:	GTC_PORT_TX_PREV_USBC3
Reset:	soft
Address:	64680h-64683h
Name:	DDI GTC Port TX Previous
ShortName:	GTC_PORT_TX_PREV_USBC4
Reset:	soft
Address:	64280h-64283h
Name:	DDI GTC Port TX Previous
ShortName:	GTC_PORT_TX_PREV_C
Reset:	soft
Address:	64780h-64783h
Name:	DDI GTC Port TX Previous
ShortName:	GTC_PORT_TX_PREV_D
Reset:	soft
Address:	64880h-64883h
Name:	DDI GTC Port TX Previous
ShortName:	GTC_PORT_TX_PREV_E
Reset:	soft



Address:	64080h-64083h			
Name:	DDI GTC Port TX Previous			
ShortName:	GTC_PORT_TX_PREV_A			
Reset:	soft			
Address:	64180h-64183h			
Name:	DDI GTC Port TX Previous			
ShortName:	GTC_PORT_TX_PREV_B			
Reset:	soft			
DWord	Bit	Description		
0	31:0	Global Time Code Port TX Previous <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field contains the previous local GTC value sampled at Aux sync point. It is transferred from the GTC_PORT_TX_CURR register when the current value is updated.</p>	Access:	RO
Access:	RO			

GT C6 Entry TSC LSB

GTC6_ENTRY_TSC_LSB - GT C6 Entry TSC LSB						
Register Space:	MMIO: GTTMMADR					
Source:	BSpec					
Size (in bits):	32					
Address:	00C28h					
C6 Entry TSC LSB						
DWord	Bit	Description				
0	31:0	Count for C6 entry TSC LSB <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> C6 Entry TSC LSB	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					



GT C6 Entry TSC MSB

GTC6_ENTRY_TSC_MSB - GT C6 Entry TSC MSB		
Register Space:	MMIO: GTTMMADR	
Source:	BSpec	
Size (in bits):	32	
Address:	00C2Ch	
C6 Entry TSC MSB		
DWord	Bit	Description
0	31:24	RSVD
		Access: RO
	_Custom_GTIReset: BUS	
	RSVD	
23:0	Count GT C6 Entry TSC MSB	
	Access: RO	
	_Custom_GTIReset: BUS	
		C6 Entry TSC MSB

GT C6 Residency LSB

GTC6_RESIDENCY_LSB - GT C6 Residency LSB						
Register Space:	MMIO: GTTMMADR					
Source:	BSpec					
Size (in bits):	32					
Address:	00C20h					
C6 Residency LSB						
DWord	Bit	Description				
0	31:0	Count for C6 Residency <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> C6 Residency LSB	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



GT C6 Residency MSB

GTC6_RESIDENCY_MSB - GT C6 Residency MSB			
Register Space:	MMIO: GTTMMADR		
Source:	BSpec		
Size (in bits):	32		
Address:	00C24h		
C6 Residency MSB			
DWord	Bit	Description	
0	31:24	RSVD	
		Access:	RO
		_Custom_GTIReset:	BUS
	RSVD		
	23:0	Count for C6 Residency	
		Access:	RO
_Custom_GTIReset:		BUS	
C6 Residency MSB			

GT Correctable Err Status Register

ERR_STAT_GT_COR - GT Correctable Err Status Register			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	100160h		
This register captures GT Correctable Errors . Components write to message offset 0x100130 to set a bit in this register			
DWord	Bit	Description	
0	31:16	Reserved	
		Access:	RO
		Format:	MBZ
	15	EU GRF Correctable Error	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIReset:	BUS
			Single bit GRF error corrected
	14	EU Instruction Cache Correctable Error	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIReset:	BUS
		Single bit EU Instruction Cache error corrected	
13	SLM Correctable Error		
	Default Value:	0b	
	Access:	R/W One Clear	
	_Custom_GTIReset:	BUS	
		Single bit SLM error corrected	
12	Sampler Correctable Error		
	Default Value:	0b	
	Access:	R/W One Clear	
	_Custom_GTIReset:	BUS	
		sampler does not generate this event - so this bit is reserved for future Sampler error use. Single bit Sampler error corrected.	
11:2	Reserved		
	Access:	RO	
	Format:	MBZ	

ERR_STAT_GT_COR - GT Correctable Err Status Register

1	GUC Correctable Error	
	Default Value:	0b
	Access:	R/W One Clear
	_Custom_GTIReset:	BUS
Single bit GUC SRAM error corrected		
0	L3 Single Error Corrected	
	Default Value:	0b
	Access:	R/W One Clear
	_Custom_GTIReset:	BUS
L3 single error corrected		

GTDRIVER_MAILBOX_DATA1

GTDRIVER_MAILBOX_DATA1 - GTDRIVER_MAILBOX_DATA1				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	13812Ch			
Data register for the GFX-DRIVER-to-PCODE mailbox. This mailbox is implemented as a means for tuning parameters for specific GFX workloads. This register is used in conjunction with GTDRIVER_MAILBOX_INTERFACE. THIS REGISTER IS DUPLICATED IN THE PCU I/O SPACE, XML CHANGES MUST BE MADE IN BOTH PLACES.				
DWord	Bit	Description		
0	31:0	Considerations <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
Access:	R/W			



GTDRIVER_MAILBOX_INTERFACE

GTDRIVER_MAILBOX_INTERFACE - GTDRIVER_MAILBOX_INTERFACE				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	138124h			
Control and Status register for the GFX-DRIVER-to-PCODE mailbox. This mailbox is implemented as a means for tuning parameters for specific GFX workloads. This register is used in conjunction with GTDRIVER_MAILBOX_DATA. THIS REGISTER IS DUPLICATED IN THE PCU.				
DWord	Bit	Description		
0	31:0	Considerations <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table>	Access:	R/W
Access:	R/W			

GTDRIVER_P2G_EVENTS

GTDRIVER_P2G_EVENTS - GTDRIVER_P2G_EVENTS				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	138160h			
<p>This extended capability allows PCODE to send an interrupt notification upon completion of a mailbox command. It is enabled via the GFX Driver Mailbox. PCODE will set the appropriate bit in this register to 1b, and will then write to 0.2.0.GTTMMADR.PIM[PCU_MBOXE]. The GFX Driver will clear the appropriate bit in this register by writing a 1 to the bit. THIS REGISTER IS DUPLICATED IN THE PCU I/O SPACE, XML CHANGES MUST BE MADE IN BOTH PLACES.</p>				
DWord	Bit	Description		
0	31:0	<p>Considerations</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
Access:	R/W			



GT Engine Interrupt Enable

GT_ENG_INTR_ENABLE - GT Engine Interrupt Enable			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	190030h		
ShortName:	RENDER_COPY_INTR_ENABLE		
Address:	190034h		
ShortName:	VIDEODECODE_VIDEOENHANCE_INTR_ENABLE		
Address:	190038h		
ShortName:	GUC_SCATTERGATHER_INTR_ENABLE		
Address:	19003Ch		
ShortName:	GPM_WGBOXPERF_INTR_ENABLE		
Address:	190044h		
ShortName:	GUNIT_GSC_INTR_ENABLE		
Address:	190048h		
ShortName:	CCS_RSVD_INTR_ENABLE		
Description			
SW/FW programs this register to control interrupt events that are to be ignored (dropped). Register content is saved/restored during RC6. Bits in the registers described above are in the order: Engine1_Engine0_INTR_ENABLE.			
Register Address	Engine 1	Engine 0	Structure defining bits
190030	Render	Copy	Render: Render Engine Interrupt Vector Copy: GT and Media Blitter Interrupt Vector
190034	Video Decode	Video Enhance	Video Decode: VideoDecoder Interrupt Vector Video Enhance: VideEnhancement Interupt Vector
190038	GuC	Scatter Gather	GuC: GT and Media GUC Interrupt Vector Scatter Gather: Scatter Gather Interrupt Vector
19003C	PM	WGBoxPerf	GPM: GTPM and Media PM Interrupt Vector WGBoxPerf: WDBoxOA and Media OA Interrupt Vector
190044	GUnit	GSC	GUnit: G-Unit Interrupt Vector GSC : Graphics DRM Controller Vector (formerly allocated to CSME: Manageability Engine Interrupt Vector)
190048	CCS	Reserved	CCS: Compute CS Reserved

DWord	Bit	Description	
0	31:16	Engine1 Interrupt Enable	
		Default Value:	0000h
		Access:	R/W
	_Custom_GTIRreset:	BUS	
	15:0	Engine0 Interrupt Enable	
		Default Value:	0000h
Access:		R/W	
_Custom_GTIRreset:	BUS		



GT Engine Interrupt Mask

GT_ENG_INTR_MASK - GT Engine Interrupt Mask	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	190090h
ShortName:	RCS0_RSVD_INTR_MASK
Address:	1900A0h
ShortName:	BCS_RSVD_INTR_MASK
Address:	1900A8h
ShortName:	VCS0_VCS1_INTR_MASK
Address:	1900ACh
ShortName:	VCS2_VCS3_INTR_MASK
Address:	1900B0h
ShortName:	VCS4_VCS5_INTR_MASK
Address:	1900B4h
ShortName:	VCS6_VCS7_INTR_MASK
Address:	1900D0h
ShortName:	VECS0_VECS1_INTR_MASK
Address:	1900D4h
ShortName:	VECS2_VECS3_INTR_MASK
Address:	1900E8h
ShortName:	GUC_SCATTERGATHER_INTR_MASK
Address:	1900ECh
ShortName:	GPM_WGBOXPERF_INTR_MASK
Address:	1900F4h
ShortName:	GUNIT_GSC_INTR_MASK
Address:	190100h
ShortName:	CCS0_CCS1_INTR_MASK
Address:	190104h
ShortName:	CCS2_CCS3_INTR_MASK

DWord	Bit	Description	
0	31:16	Engine1 Interrupt Mask	
		Default Value:	0000h
		Access:	R/W
		_Custom_GTIRreset:	BUS
	15:0	Engine0 Interrupt Mask	
		Default Value:	0000h
		Access:	R/W
_Custom_GTIRreset:		BUS	



GT Fatal Err Status Register

ERR_STAT_GT_FATAL - GT Fatal Err Status Register			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	100168h		
This register captures GT Fatal Errors for FuSa functionality. Components write to message offset 0x100138 to set a bit in this register			
DWord	Bit	Description	
0	31:16	Reserved	
		Access:	RO
		Format:	MBZ
	15:14	Reserved	
		Access:	RO
		Format:	MBZ
	13	SLM UnCorrectable Error	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIReset:	BUS
			Uncorrectable SLM error detected
	12	Sampler UnCorrectable Error	
Default Value:		0b	
Access:		R/W One Clear	
_Custom_GTIReset:		BUS	
		Sampler does not generate this event - so this bit is reserved for future Sampler error use. Uncorrectable Sampler error detected	
11:10	Reserved		
	Access:	RO	
	Format:	MBZ	
9	Sqidi UnCorrectable Error		
	Default Value:	0b	
	Access:	R/W One Clear	
	_Custom_GTIReset:	BUS	
		Poison detected in SQIDI	

ERR_STAT_GT_FATAL - GT Fatal Err Status Register

8	IDI Parity Error		
	Default Value:	0b	
	Access:	R/W One Clear	
	_Custom_GTIReset:	BUS	
	IDI Parity Error		
	7	Reserved	
		Access:	RO
		Format:	MBZ
	6	GUC UnCorrectable Error	
Default Value:		0b	
_Custom_GTIReset:		BUS	
Uncorrectable GUC SRAM error			
5	L3 ECC Checker Error		
	Default Value:	0b	
	Access:	R/W One Clear	
	_Custom_GTIReset:	BUS	
L3 ECC Checker Error			
4	L3 Double Error		
	Default Value:	0b	
	Access:	R/W One Clear	
	_Custom_GTIReset:	BUS	
L3 double error			
3	Reserved		
	Access:	RO	
	Format:	MBZ	
2	Reserved HW Error1		
	Access:	RO	
	_Custom_GTIReset:	BUS	
1	Array Bist Error		
	Default Value:	0b	
	Access:	R/W One Clear	
	_Custom_GTIReset:	BUS	
Array BIST Error			
0	Reserved		
	Access:	RO	



ERR_STAT_GT_FATAL - GT Fatal Err Status Register

		Format:	MBZ
--	--	---------	-----

GT Function Level Reset Control Message

FLRCTLMSG - GT Function Level Reset Control Message			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
CrashLogSaved:	true		
CrashLogVisibility:	cspec		
Address:	08100h		
GT Reset Control Register			
DWord	Bit	Description	
0	31:16	Message Mask	
		Access:	RO
		_Custom_GTIReset:	BUS
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
15:4	Reserved	Access:	RO
		Format:	MBZ
3:1	Reserved	Access:	RO
		Format:	MBZ
0	0	Initiate GT Function Level Reset Message	
		Access:	R/W Set
		_Custom_GTIReset:	BUS
		GT Function Level Reset (FLR) 1: Initiate GT FLR - This is a Non-Posted message to reset Render, Media, Blitter and GTI-Device domains. - This bit is cleared by the CPunit upon completion of the reset.	



GTICP BONUS1 Reg

GTICPBONUS1 - GTICP BONUS1 Reg			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24014h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	Message Mask	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
15:8	Reserved	Access:	RO
		_Custom_GTIRreset:	BUS
		Reserved	
7	BONUS BIT 7	Access:	R/W
		_Custom_GTIRreset:	BUS
		SLICE 0 BONUS BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)	
6	BONUS BIT 6	Access:	R/W
		_Custom_GTIRreset:	BUS
		SLICE 0 BONUS BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)	
5	BONUS BIT 5	Access:	R/W
		_Custom_GTIRreset:	BUS
		SLICE 0 BONUS BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)	

GTICPBONUS1 - GTICP BONUS1 Reg

	4	BONUS BIT 4	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
	3	BONUS BIT 3	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLICE 0 BONUS BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)			
	2	BONUS BIT 2	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			
	1	BONUS BIT 1	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLICE 0 BONUS BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)			
	0	BONUS BIT 0	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			



GTICP BONUS2 Reg

GTICPBONUS2 - GTICP BONUS2 Reg			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24018h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	Message Mask	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
15:8	Reserved	Access:	RO
		_Custom_GTIRreset:	BUS
		Reserved	
7	BONUS BIT 7	Access:	R/W
		_Custom_GTIRreset:	BUS
		SLICE 0 BONUS BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)	
6	BONUS BIT 6	Access:	R/W
		_Custom_GTIRreset:	BUS
		SLICE 0 BONUS BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)	
5	BONUS BIT 5	Access:	R/W
		_Custom_GTIRreset:	BUS
		SLICE 0 BONUS BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)	

GTICPBONUS2 - GTICP BONUS2 Reg

	4	BONUS BIT 4	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
	3	BONUS BIT 3	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
	2	BONUS BIT 2	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
	1	BONUS BIT 1	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS BIT: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)		
	0	BONUS BIT 0	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		



GT Interrupt DW0

GT_INTR_DW0 - GT Interrupt DW0		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	190018h	
Engine bits in this register are set if any of the unmasked bits in the underlying engine 16b interrupt vector is non-zero		
DWord	Bit	Description
0	31	CSME Access: R/W One Clear
	30	Reserved Access: RO
		Format: MBZ
	29	Reserved Access: RO
		Format: MBZ
	28	GUNIT Access: R/W One Clear
	27:26	Reserved Access: RO
		Format: MBZ
	25	GUC Access: R/W One Clear
	24:23	Reserved Access: RO
		Format: MBZ
	22	Reserved Access: RO
		Format: MBZ
	21	Reserved Access: RO
Format: MBZ		
20	WDPERF Access: R/W One Clear	
19	KCR Access: R/W One Clear	

GT_INTR_DW0 - GT Interrupt DW0		
18	Reserved	
	Access:	RO
17	Reserved	
	Access:	RO
16	GTPM	
	Access:	R/W One Clear
15	BCS	
	Access:	R/W One Clear
14:10	Reserved	
9:8	Reserved	
	Access:	RO
7	CCS3	
	Access:	R/W One Clear
6	CCS2	
	Access:	R/W One Clear
5	CCS1	
	Access:	R/W One Clear
4	CCS0	
	Access:	R/W One Clear
3:1	Reserved	
	Access:	RO
0	RCS0	
	Access:	R/W One Clear



GT Interrupt DW1

GT_INTR_DW1 - GT Interrupt DW1		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	19001Ch	
Interrupt bits indicating one of the underlying engine interrupts is non-zero		
DWord	Bit	Description
0	31	VECS0 Access: R/W One Clear
	30	VECS1 Access: R/W One Clear
	29	VECS2 Access: R/W One Clear
	28	VECS3 Access: R/W One Clear
	27:8	Reserved Access: RO Format: MBZ
	7	VCS7 Access: R/W One Clear
	6	VCS6 Access: R/W One Clear
	5	VCS5 Access: R/W One Clear
	4	VCS4 Access: R/W One Clear
	3	VCS3 Access: R/W One Clear
	2	VCS2 Access: R/W One Clear
	1	VCS1 Access: R/W One Clear
	0	VCS0 Access: R/W One Clear

GT Interrupt Identity

GT_INTR_IDENTITY - GT Interrupt Identity						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	190060h					
ShortName:	INTR_IDENTITY_REG0					
Address:	190064h					
Name:	INTR_IDENTITY_REG1					
ShortName:	INTR_IDENTITY_REG1					
<p>HW displays the interrupt bits for engine chosen using Selector. Only unmasked interrupts are displayed. Masked interrupts continue to accumulate behind the mask. After processing, SW shall write 1's to clear. (Bit 31 must be cleared by SW) Write to Clear indicates to HW that processing is complete (for displayed interrupts).</p>						
DWord	Bit	Description				
0	31	Data Valid <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
	Access:	R/W				
	30:26	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
	Format:	MBZ				
	25:20	Engine Instance ID Engine Instance ID format is defined in structure "Engine ID Definition"				
	19	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
	Format:	MBZ				
	18:16	Engine Class ID Engine class is defined in structure "Engine ID Definition"				
15:0	Engine Interrupt <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Format is specific to the engine that is sending the interrupt. Format is defined in structure "EngineInterrupt Vector" (where engine isBlitter/G-Unit/GTPM/GuC/Render Engine/Video Decoder/VideoEnhancement).</p>	Access:	R/W			
Access:	R/W					



GT Interrupt IIR Selector

GT_INTR_IIR_SELECTOR - GT Interrupt IIR Selector										
Register Space:	MMIO: 0/2/0									
Size (in bits):	32									
Address:	190070h									
ShortName:	IIR_REG0_SELECTOR									
Address:	190074h									
ShortName:	IIR_REG1_SELECTOR									
This is a basic register template										
DWord	Bit	Description								
0	31:0	<p>Engine ID</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SW/FW shall program the appropriate Engine ID to view the interrupts from an engine Engine_ID is a one-hot encoding that follows the bit definition of GuC GT Interrupt DW register.</p> <table border="1"> <thead> <tr> <th>Register</th> <th>Bit Definition</th> </tr> </thead> <tbody> <tr> <td>IIR_REG0_SELECTOR</td> <td>Format: GT Interrupt DW0</td> </tr> <tr> <td>IIR_REG1_SELECTOR</td> <td>Format: GT Interrupt DW1</td> </tr> </tbody> </table>	Access:	R/W	Register	Bit Definition	IIR_REG0_SELECTOR	Format: GT Interrupt DW0	IIR_REG1_SELECTOR	Format: GT Interrupt DW1
Access:	R/W									
Register	Bit Definition									
IIR_REG0_SELECTOR	Format: GT Interrupt DW0									
IIR_REG1_SELECTOR	Format: GT Interrupt DW1									

GTI PGFET control register with lock

GTIPFETCTL - GTI PGFET control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24008h		
DWord	Bit	Description	
0	31	PFET Control Lock	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of MEDIA1 PGFETCTL register are R/W 1 = All bits of MEDIA1 PGFETCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:26	Reserved	Access:	RO
		_Custom_GTIReset:	BUS
		Reserved	
25	Leave firewall disabled	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows 1 = Leave firewall disabled, i.e don't firewall the gated domain, but complete logical flow	
24	Leave FET On	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		When This bit is set SPC will not turn off the PFET even though it will complete the flow with PM Encodings: 0 = Default mode, i.e power off fets during power down flows 1 = Leave ON mode, i.e don't power off pfet, but complete logical flow	

GTIPFETCTL - GTI PGFET control register with lock

23	Power Well Status	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 65%;">Access:</td> <td style="width: 35%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.</p>	Access:	RO	_Custom_GTIRreset:	BUS		
Access:	RO							
_Custom_GTIRreset:	BUS							
22	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 65%;">Access:</td> <td style="width: 35%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Reserved</p>	Access:	RO	_Custom_GTIRreset:	BUS		
Access:	RO							
_Custom_GTIRreset:	BUS							
21:19	Delay from enabling secondary PFETs to power good.	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 65%;">Default Value:</td> <td style="width: 35%;">010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Delay from enabling secondary PFETs to power good 3'b000: 160ns 3'b001: 240ns 3'b010: 320ns 3'b011: 480ns 3'b100: 640ns 3'b101: 800ns 3'b110: 960ns 3'b111: 1280ns</p>	Default Value:	010b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	010b							
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							
18:16	Strobe pulse period	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 65%;">Default Value:</td> <td style="width: 35%;">001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Time period b/w two adjacent strobes to the primary FETs 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)</p>	Default Value:	001b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	001b							
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							

GTIPFETCTL - GTI PGFET control register with lock

15:0	PFET Ladder Step Sequence		
	Default Value:	1000011111111001b	
	Access:	R/W Lock	
	_Custom_GTIRreset:	BUS	
	<p>PFET Ladder STEP sequence</p> <p>The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage.</p> <p>The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0]</p> <p>Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1'; A '0' setting for these bits is illegal.</p> <p>15'FFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?15.</p> <p>15'FFF1h: Ladder step goes 0, 4, 5, 6, ?15; Steps 1, 2, 3 are skipped.</p> <p>15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped.</p> <p>15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.</p>		



GTI Power Gate Control Request

GTIPGCTLREQ - GTI Power Gate Control Request			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24000h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	Message Mask	
		Access:	RO
		_Custom_GTIRreset:	BUS
Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000			
15:1		Reserved	
		Access:	RO
		_Custom_GTIRreset:	BUS
Reserved			
0		Power Gate Request	
		Access:	R/W
		_Custom_GTIRreset:	BUS
Media1 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			

GT Mode Register

GT_MODE - GT Mode Register			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	07008h		
Name:	GT Mode Register		
ShortName:	GT_MODE		
This Register is used to control the 6EU and 12EU configuration for GT. Writing 0x01FF01FF to this register enables the 6EU mode.			
DWord	Bit	Description	
0	31:16	Mask	
		Access:	WO
		Format:	Mask
		_Custom_GTIRreset:	DEV
	Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)		
15	Reserved	Access:	R/W
		Format:	PBC
		_Custom_GTIRreset:	DEV
14:13	SFR mode	Access:	R/W
		Format:	U2
		_Custom_GTIRreset:	DEV
		This field must be zero when not in GT4(SFR) configuration i.e GTB_render mode fuse set to SFR.	
12:11	Reserved	Access:	R/W
		Format:	PBC
		_Custom_GTIRreset:	DEV
10	Reserved	Access:	R/W
		Format:	PBC
		_Custom_GTIRreset:	DEV

GT_MODE - GT Mode Register

	9	Reserved																
	Access:	R/W																
	Format:	PBC																
	_Custom_GTIReset:	DEV																
	8	Reserved																
	Access:	R/W																
	Format:	PBC																
	_Custom_GTIReset:	DEV																
	7	Reserved																
	Access:	RO																
	Format:	MBZ																
	6	Reserved																
	Access:	R/W																
	Format:	PBC																
	_Custom_GTIReset:	DEV																
	5:4	Slice2 IZ Hashing: 7 EU subslice encoding																
	Access:	R/W																
	_Custom_GTIReset:	DEV																
	These bits control 3-way sub-slice hashing by conveying which sub-slice has 7 EUs.																	
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[Default]</td> <td>All subslices have equal number of EUs.</td> </tr> <tr> <td>1h</td> <td></td> <td>Subslice 2 has 7 EUs.</td> </tr> <tr> <td>2h</td> <td></td> <td>Subslice 1 has 7 EU.</td> </tr> <tr> <td>3h</td> <td></td> <td>Subslice 0 has 7 EUs.</td> </tr> </tbody> </table>				Value	Name	Description	0h	[Default]	All subslices have equal number of EUs.	1h		Subslice 2 has 7 EUs.	2h		Subslice 1 has 7 EU.	3h	
Value	Name	Description																
0h	[Default]	All subslices have equal number of EUs.																
1h		Subslice 2 has 7 EUs.																
2h		Subslice 1 has 7 EU.																
3h		Subslice 0 has 7 EUs.																
Programming Notes																		
SW must program these bits based on EU Disable Fuses in Slice 2.																		

GT_MODE - GT Mode Register

	3:2	Slice1 IZ Hashing: 7 EU subslice encoding	
		Access:	R/W
		_Custom_GTIReset:	DEV
		These bits control 3-way sub-slice hashing by conveying which sub-slice has 7 EUs.	
		Value	Name
			Description
		0h	[Default] All subslices have equal number of EUs.
		1h	Subslice 2 has 7 EUs.
		2h	Subslice 1 has 7 EUs.
		3h	Subslice 0 has 7 EUs.
		Programming Notes	
		SW must program these bits based on EU Disable Fuses in Slice 1.	
	1:0	Slice 0 IZ Hashing: 7 EU subslice encoding	
		Access:	R/W
		_Custom_GTIReset:	DEV
		These bits control 3-way sub-slice hashing by conveying which sub-slice has 7 EUs.	
		Value	Name
			Description
		0h	[Default] All subslices have equal number of EUs.
		1h	Subslice 2 has 7 EUs.
		2h	Subslice 1 has 7 EUs.
		3h	Subslice0 has 7 EUs.
		Programming Notes	
		SW must program these bits based on EU Disable Fuses in Slice 0.	



GT Non Fatal Err Status Register

ERR_STAT_GT_NONFATAL - GT Non Fatal Err Status Register		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	100164h	
This register captures GT Non-Fatal errors for FuSa functionality Components write to message offset 0x100134 to set a bit in this register Currently RSVD as no non-fatal errors reported from GT		
DWord	Bit	Description
0	31:0	Reserved
		Access: RO
		_Custom_GTIRreset: BUS

GTPO Triggering Block 1 Mask A

GTPO_TRIGGERING_BLOCK_1_MASK_A - GTPO Triggering Block 1 Mask A			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	64		
Address:	0D214h-0D21Bh		
Primary 64bit Mask Value for GTPO Triggering Block 1			
DWord	Bit	Description	
0..1	63:32	GTPO TRIGGERING MASK A UPPER	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	Lower 32bit Mask Value for the value programmed in the corresponding match register		
	31:0	GTPO TRIGGERING MASK A LOWER	
		Access:	R/W
_Custom_GTIRreset:		BUS	
Lower 32bit Mask Value for the value programmed in the corresponding match register			



GTPO Triggering Block 1 Mask B

GTPO_TRIGGERING_BLOCK_1_MASK_B - GTPO Triggering Block 1 Mask B			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	64		
Address:	0D21Ch-0D223h		
Secondary 64bit Mask Value for GTPO Triggering Block 1			
DWord	Bit	Description	
0..1	63:32	GTPO TRIGGERING Mask B Upper	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	Upper 32bit Mask Value for the value programmed in the corresponding match register		
	31:0	GTPO TRIGGERING Mask B Lower	
		Access:	R/W
_Custom_GTIRreset:		BUS	
Lower 32bit Mask Value for the value programmed in the corresponding match register			

GTPO Triggering Block 1 Match A

GTPO_TRIGGERING_BLOCK1_MATCHA - GTPO Triggering Block 1 Match A				
Register Space:	MMIO: 0/2/0			
Size (in bits):	64			
Address:	0D224h-0D22Bh			
Primary 64bit Match Value for GTPO Triggering Block 1				
DWord	Bit	Description		
0..1	63:32	Match A Upper		
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Upper 32bit match value for use by GTPO triggering block</p>	Access:	R/W
Access:	R/W			
_Custom_GTIRreset:	BUS			
	31:0	Match A Lower		
		<table border="1"> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Lower 32bit match value for use by GTPO triggering block</p>	_Custom_GTIRreset:	BUS
_Custom_GTIRreset:	BUS			



GTPO Triggering Block 1 Match B

GTPO_TRIGGERING_BLOCK_1_MATCH_B - GTPO Triggering Block 1 Match B		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	64	
Address:	0D22Ch-0D233h	
Secondary 64bit Match Value for GTPO Triggering Block 1		
DWord	Bit	Description
0..1	63:32	GTPO TRIGGERING Match B Upper
		Access: R/W
	_Custom_GTIRreset: BUS	
	Upper 32bit match value for use by GTPO triggering block	
	31:0	GTPO Triggering Match B Lower
		Access: R/W
	_Custom_GTIRreset: BUS	
	Lower 32bit match value for use by GTPO triggering block	

GTPO Triggering Block Mode Enable

GTPO_TRIGGERING_BLOCK_MODE - GTPO Triggering Block Mode Enable			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	0D234h		
Register to enable and set the mode for 4 GTPO triggering blocks			
DWord	Bit	Description	
0	31:3	GTPO BLOCK MODE ENABLE RSVD	
		Access:	R/W
		_Custom_GTIReset:	BUS
	2:1	GTPO Triggering Block 1 Mode	
		Default Value:	00b
		Access:	R/W
		_Custom_GTIReset:	BUS
			01 - Match; 10 - Match Secondary; 11 - Match Content;
	0	GTPO Triggering Block 1 Enable	
		Default Value:	0b
_Custom_GTIReset:		BUS	



GTSCRATCH

GTSCRATCH		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	4F100h-4F11Fh	
Name:	GT SCRATCH	
ShortName:	GTSCRATCH_*	
There are 8 instances of this register format.		
Restriction		
These registers are used by hardware and must not be used by software.		
DWord	Bit	Description
0	31:0	GT Sratcpad
		Default Value: 00000000000000000000000000000000b
		Access: R/W
		_Custom_GTIReset: BUS
		GT Scratchpad

GTSP

GTSP			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	130040h-13005Fh		
Name:	GT SCRATCHPAD		
ShortName:	GTSP_*		
There are 8 instances of this register format.			
DWord	Bit	Description	
0	31:0	GT Scratchpad	
		Default Value:	00000000000000000000000000000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		GT Scratchpad	



GT Speculative License Request

GT_SPECULATIVE_LIC - GT Speculative License Request			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	0A600h		
Name:	GT SPECULATIVE LICENSE		
ShortName:	GT_SPECULATIVE_LIC		
<p>This register is written by GuC and has the speculative license request that needs to be sent to Punit. This includes the Slice, subslice, EU's and Media slice information with the following encodings</p> <p>[31:21] Not used, reserved for future use [20] -- Media Sampler Licensing [19:16] Total number of slices [15:11] Total number of subslices [10:8] Total number of Media slices [7:0] Total number of EU pairs</p>			
DWord	Bit	Description	
0	31:21	Reserved	
		Access:	RO
		Format:	MBZ
	20	Number of Media Samplers	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	DEV
	<p>This field is programmed by GuC indicating how many Media Samplers are possibly needed for the next workload that is to be submitted. The programming of this register might result in GPM sending a license request to Punit</p>		
	19:16	Number of Render Slices	
		Default Value:	0000b
		Access:	R/W
		_Custom_GTIReset:	DEV
<p>This field is programmed by GuC indicating how many Render slices are possibly needed for the next workload that is to be submitted. The programming of this register might result in GPM sending a license request to Punit</p>			
15:11	Number of Subslices		
	Default Value:	00000b	
	Access:	R/W	
	_Custom_GTIReset:	DEV	
<p>This field defines the number of Subslice potentially required by GuC for executing the next workload. GuC programming this field might also lead to a license request being sent to Punit</p>			

GT_SPECULATIVE_LIC - GT Speculative License Request

10:8	Number of Media Slices	
	Default Value:	000b
	Access:	R/W
	_Custom_GTIRreset:	DEV
<p>This field defines the number of Media Slices potentially required by GuC for executing the next workload. GuC programming this field might also lead to a license request being sent to Punit</p>		
7:0	Number of EU Pairs	
	Default Value:	00000000b
	Access:	R/W
	_Custom_GTIRreset:	DEV
<p>This field defines the number of EU Pairs potentially required by GuC for executing the next workload. GuC programming this field might also lead to a license request being sent to Punit</p>		



GT Virtual Function Engine Interrupt Enable

GT_ENG_INTR_ENABLE - GT Virtual Function Engine Interrupt Enable	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	191030h
ShortName:	VF1_RENDER_COPY_INTR_ENABLE
Address:	192030h
ShortName:	VF2_RENDER_COPY_INTR_ENABLE
Address:	193030h
ShortName:	VF3_RENDER_COPY_INTR_ENABLE
Address:	194030h
ShortName:	VF4_RENDER_COPY_INTR_ENABLE
Address:	195030h
ShortName:	VF5_RENDER_COPY_INTR_ENABLE
Address:	196030h
ShortName:	VF6_RENDER_COPY_INTR_ENABLE
Address:	197030h
ShortName:	VF7_RENDER_COPY_INTR_ENABLE
Address:	191034h
ShortName:	VF1_VIDEODECODE_VIDEOENHANCE_INTR_ENABLE
Address:	192034h
ShortName:	VF2_VIDEODECODE_VIDEOENHANCE_INTR_ENABLE
Address:	193034h
ShortName:	VF3_VIDEODECODE_VIDEOENHANCE_INTR_ENABLE
Address:	194034h
ShortName:	VF4_VIDEODECODE_VIDEOENHANCE_INTR_ENABLE
Address:	195034h
ShortName:	VF5_VIDEODECODE_VIDEOENHANCE_INTR_ENABLE
Address:	196034h
ShortName:	VF6_VIDEODECODE_VIDEOENHANCE_INTR_ENABLE
Address:	197034h
ShortName:	VF7_VIDEODECODE_VIDEOENHANCE_INTR_ENABLE

Address:	191038h	
ShortName:	VF1_GUC_RESVD_INTR_ENABLE	
Address:	192038h	
ShortName:	VF2_GUC_RESVD_INTR_ENABLE	
Address:	193038h	
ShortName:	VF3_GUC_RESVD_INTR_ENABLE	
Address:	194038h	
ShortName:	VF4_GUC_RESVD_INTR_ENABLE	
Address:	195038h	
ShortName:	VF5_GUC_RESVD_INTR_ENABLE	
Address:	196038h	
ShortName:	VF6_GUC_RESVD_INTR_ENABLE	
Address:	197038h	
ShortName:	VF7_GUC_RESVD_INTR_ENABLE	
Address:	191048h	
ShortName:	VF1_CCS_RSVD_INTR_ENABLE	
Address:	192048h	
ShortName:	VF2_CCS_RSVD_INTR_ENABLE	
Address:	193048h	
ShortName:	VF3_CCS_RSVD_INTR_ENABLE	
Address:	194048h	
ShortName:	VF4_CCS_RSVD_INTR_ENABLE	
Address:	195048h	
ShortName:	VF5_CCS_RSVD_INTR_ENABLE	
Address:	196048h	
ShortName:	VF6_CCS_RSVD_INTR_ENABLE	
Address:	197048h	
ShortName:	VF7_CCS_RSVD_INTR_ENABLE	
DWord	Bit	Description
0	31:16	Engine1 Interrupt Enable Access: R/W
	15:0	Engine0 Interrupt Enable Access: R/W



GT Virtual Function Engine Interrupt Mask

GT Virtual Function Engine Interrupt Mask	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	191090h
ShortName:	VF1_RCS0_RSVD_INTR_MASK
Address:	192090h
ShortName:	VF2_RCS0_RSVD_INTR_MASK
Address:	193090h
ShortName:	VF3_RCS0_RSVD_INTR_MASK
Address:	194090h
ShortName:	VF4_RCS0_RSVD_INTR_MASK
Address:	195090h
ShortName:	VF5_RCS0_RSVD_INTR_MASK
Address:	196090h
ShortName:	VF6_RCS0_RSVD_INTR_MASK
Address:	197090h
ShortName:	VF7_RCS0_RSVD_INTR_MASK
Address:	1910A0h
ShortName:	VF1_BCS_RSVD_INTR_MASK
Address:	1920A0h
ShortName:	VF2_BCS_RSVD_INTR_MASK
Address:	1930A0h
ShortName:	VF3_BCS_RSVD_INTR_MASK
Address:	1940A0h
ShortName:	VF4_BCS_RSVD_INTR_MASK
Address:	1950A0h
ShortName:	VF5_BCS_RSVD_INTR_MASK
Address:	1960A0h
ShortName:	VF6_BCS_RSVD_INTR_MASK
Address:	1970A0h
ShortName:	VF7_BCS_RSVD_INTR_MASK
Address:	1910A8h
ShortName:	VF1_VCS0_VCS1_INTR_MASK

GT Virtual Function Engine Interrupt Mask	
Address:	1920A8h
ShortName:	VF2_VCS0_VCS1_INTR_MASK
Address:	1930A8h
ShortName:	VF3_VCS0_VCS1_INTR_MASK
Address:	1940A8h
ShortName:	VF4_VCS0_VCS1_INTR_MASK
Address:	1950A8h
ShortName:	VF5_VCS0_VCS1_INTR_MASK
Address:	1960A8h
ShortName:	VF6_VCS0_VCS1_INTR_MASK
Address:	1970A8h
ShortName:	VF7_VCS0_VCS1_INTR_MASK
Address:	1910ACh
ShortName:	VF1_VCS2_VCS3_INTR_MASK
Address:	1920ACh
ShortName:	VF2_VCS2_VCS3_INTR_MASK
Address:	1930ACh
ShortName:	VF3_VCS2_VCS3_INTR_MASK
Address:	1940ACh
ShortName:	VF4_VCS2_VCS3_INTR_MASK
Address:	1950ACh
ShortName:	VF5_VCS2_VCS3_INTR_MASK
Address:	1960ACh
ShortName:	VF6_VCS2_VCS3_INTR_MASK
Address:	1970ACh
ShortName:	VF7_VCS2_VCS3_INTR_MASK
Address:	1910B0h
ShortName:	VF1_VCS4_VCS5_INTR_MASK
Address:	1920B0h
ShortName:	VF2_VCS4_VCS5_INTR_MASK
Address:	1930B0h
ShortName:	VF3_VCS4_VCS5_INTR_MASK
Address:	1940B0h
ShortName:	VF4_VCS4_VCS5_INTR_MASK



GT Virtual Function Engine Interrupt Mask

Address:	1950B0h
ShortName:	VF5_VCS4_VCS5_INTR_MASK
Address:	1960B0h
ShortName:	VF6_VCS4_VCS5_INTR_MASK
Address:	1970B0h
ShortName:	VF7_VCS4_VCS5_INTR_MASK
Address:	1910B4h
ShortName:	VF1_VCS6_VCS7_INTR_MASK
Address:	1920B4h
ShortName:	VF2_VCS6_VCS7_INTR_MASK
Address:	1930B4h
ShortName:	VF3_VCS6_VCS7_INTR_MASK
Address:	1940B4h
ShortName:	VF4_VCS6_VCS7_INTR_MASK
Address:	1950B4h
ShortName:	VF5_VCS6_VCS7_INTR_MASK
Address:	1960B4h
ShortName:	VF6_VCS6_VCS7_INTR_MASK
Address:	1970B4h
ShortName:	VF7_VCS6_VCS7_INTR_MASK
Address:	1910D0h
ShortName:	VF1_VECS0_VECS1_INTR_MASK
Address:	1920D0h
ShortName:	VF2_VECS0_VECS1_INTR_MASK
Address:	1930D0h
ShortName:	VF3_VECS0_VECS1_INTR_MASK
Address:	1940D0h
ShortName:	VF4_VECS0_VECS1_INTR_MASK
Address:	1950D0h
ShortName:	VF5_VECS0_VECS1_INTR_MASK
Address:	1960D0h
ShortName:	VF6_VECS0_VECS1_INTR_MASK
Address:	1970D0h
ShortName:	VF7_VECS0_VECS1_INTR_MASK

GT Virtual Function Engine Interrupt Mask	
Address:	1910D4h
ShortName:	VF1_VECS2_VECS3_INTR_MASK
Address:	1920D4h
ShortName:	VF2_VECS2_VECS3_INTR_MASK
Address:	1930D4h
ShortName:	VF3_VECS2_VECS3_INTR_MASK
Address:	1940D4h
ShortName:	VF4_VECS2_VECS3_INTR_MASK
Address:	1950D4h
ShortName:	VF5_VECS2_VECS3_INTR_MASK
Address:	1960D4h
ShortName:	VF6_VECS2_VECS3_INTR_MASK
Address:	1970D4h
ShortName:	VF7_VECS2_VECS3_INTR_MASK
Address:	1910E8h
ShortName:	VF1_GUC_RESVD_INTR_MASK
Address:	1920E8h
ShortName:	VF2_GUC_RESVD_INTR_MASK
Address:	1930E8h
ShortName:	VF3_GUC_RESVD_INTR_MASK
Address:	1940E8h
ShortName:	VF4_GUC_RESVD_INTR_MASK
Address:	1950E8h
ShortName:	VF5_GUC_RESVD_INTR_MASK
Address:	1960E8h
ShortName:	VF6_GUC_RESVD_INTR_MASK
Address:	1970E8h
ShortName:	VF7_GUC_RESVD_INTR_MASK
Address:	191100h
ShortName:	VF1_GPGPU1_GPGPU2_INTR_MASK
<p>SW/FW programs this register to mask interrupt events to GuC. Register content is saved/restored during RC6. Bits in the registers described above are in the order: Engine1_Engine0_INTR_MASK. For e.g: Engine1 houses bits for: RCS0, BCS, VCS0,... Engine0 houses bits for: RSVD, RSVD, VCS1,...</p>	



GT Virtual Function Engine Interrupt Mask

Register Address	Engine 1	Engine 0	Structure defining bits
190090	RCS0	Reserved	Format: Render Engine Interrupt Vector
1900A0	BCS	Reserved	Format: Blitter Interrupt Vector
1900A8 1900AC 1900B0 1900B4	VCS0 VCS2 VCS4 VCS6	VCS1 VCS3 VCS5 VCS7	Format: VideoDecoder Interrupt Vector
1900D0 1900D4	VECS0 VECS2	VECS1 VECS3	Format: VideEnhancement Interrupt Vector
1900E8	GuC	Scatter Gather	GuC: GUC Interrupt Vector Scatter Gather: Scatter Gather Interrupt Vector
1900EC	GPM	WGBBoxPerf	GPM: GTPM Interrupt Vector WGBBoxPerf: WDBBoxOAIInterrupt Vector
1900F4	GUnit	CSME	GUnit: G-Unit Interrupt Vector CSME: Manageability Engine Interrupt Vector
DWord	Bit	Description	
0	31:16	Engine1 Interrupt Mask	
		Access:	R/W
	15:0	Engine0 Interrupt Mask	
		Access:	R/W

GT Virtual Function IIR Selector

GT_VF_INTR_IIR_SELECTOR - GT Virtual Function IIR Selector	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	191070h
ShortName:	VF1_IIR_REG0_SELECTOR
Address:	191074h
ShortName:	VF1_IIR_REG1_SELECTOR
Address:	192070h
ShortName:	VF2_IIR_REG0_SELECTOR
Address:	192074h
ShortName:	VF2_IIR_REG1_SELECTOR
Address:	193070h
ShortName:	VF3_IIR_REG0_SELECTOR
Address:	193074h
ShortName:	VF3_IIR_REG1_SELECTOR
Address:	194070h
ShortName:	VF4_IIR_REG0_SELECTOR
Address:	194074h
ShortName:	VF4_IIR_REG1_SELECTOR
Address:	195070h
ShortName:	VF5_IIR_REG0_SELECTOR
Address:	195074h
ShortName:	VF5_IIR_REG1_SELECTOR
Address:	196070h
ShortName:	VF6_IIR_REG0_SELECTOR
Address:	196074h
ShortName:	VF6_IIR_REG1_SELECTOR
Address:	197070h
ShortName:	VF7_IIR_REG0_SELECTOR
Address:	197074h
ShortName:	VF7_IIR_REG1_SELECTOR
This is a basic register template	



DWord	Bit	Description						
0	31:0	Engine ID Access: R/W SW/FW shall program the appropriate Engine ID to view the interrupts from an engine Engine_ID is a one-hot encoding that follows the bit definition of GuC GT Interrupt DW register. <table border="1"><thead><tr><th>Register</th><th>Bit Definition</th></tr></thead><tbody><tr><td>IIR_REG0_SELECTOR</td><td>Format: GT Interrupt DW0</td></tr><tr><td>IIR_REG1_SELECTOR</td><td>Format: GT Interrupt DW1</td></tr></tbody></table>	Register	Bit Definition	IIR_REG0_SELECTOR	Format: GT Interrupt DW0	IIR_REG1_SELECTOR	Format: GT Interrupt DW1
Register	Bit Definition							
IIR_REG0_SELECTOR	Format: GT Interrupt DW0							
IIR_REG1_SELECTOR	Format: GT Interrupt DW1							

GT Virtual Function Interrupt DW0

GT_VF_INTR_DW0 - GT Virtual Function Interrupt DW0		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	191018h	
Name:	VF1_INTR_DW0	
ShortName:	VF1_INTR_DW0	
Address:	192018h	
Name:	VF2_INTR_DW0	
ShortName:	VF2_INTR_DW0	
Address:	193018h	
Name:	VF3_INTR_DW0	
ShortName:	VF3_INTR_DW0	
Address:	194018h	
Name:	VF4_INTR_DW0	
ShortName:	VF4_INTR_DW0	
Address:	195018h	
Name:	VF5_INTR_DW0	
ShortName:	VF5_INTR_DW0	
Address:	196018h	
Name:	VF6_INTR_DW0	
ShortName:	VF6_INTR_DW0	
Address:	197018h	
Name:	VF7_INTR_DW0	
ShortName:	VF7_INTR_DW0	
Bits set in this register indicate if an engine has an interrupt that requires servicing.		
DWord	Bit	Description
0	31	CSME Access: R/W
	30:29	Reserved Access: RO Format: MBZ
	28	GUNIT Access: R/W

GT_VF_INTR_DW0 - GT Virtual Function Interrupt DW0

	27:26	Reserved	Access: RO	Format: MBZ
	25	GUC	Access: R/W	
	24	Reserved	Access: RO	Format: MBZ
	23	Reserved	Access: RO	Format: MBZ
	22:21	Reserved	Access: RO	Format: MBZ
	20	WDPERF	Access: R/W	
	19	KCR	Access: R/W	
	18:17	Reserved	Access: RO	Format: MBZ
	16	GTPM	Access: R/W	
	15	BCS	Access: R/W	
14:8	Reserved	Access: RO	Format: MBZ	
7	CCS3			
6	CCS2			
5	CCS1			
4	CCS0			
3:1	Reserved	Access: RO	Format: MBZ	

GT_VF_INTR_DW0 - GT Virtual Function Interrupt DW0			
	0	RCS0	
		Access:	R/W



GT Virtual Function Interrupt DW1

GT_VF_INTR_DW1 - GT Virtual Function Interrupt DW1		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	19101Ch	
ShortName:	VF1_INTR_DW1	
Address:	19201Ch	
ShortName:	VF2_INTR_DW1	
Address:	19301Ch	
ShortName:	VF3_INTR_DW1	
Address:	19401Ch	
ShortName:	VF4_INTR_DW1	
Address:	19501Ch	
ShortName:	VF5_INTR_DW1	
Address:	19601Ch	
ShortName:	VF6_INTR_DW1	
Address:	19701Ch	
ShortName:	VF7_INTR_DW1	
Interrupt bits indicating one of the underlying engine interrupts is non-zero		
DWord	Bit	Description
0	31	VECS0 Access: R/W
	30	VECS1 Access: R/W
	29	VECS2 Access: R/W
	28	VECS3 Access: R/W
	27:8	Reserved Access: RO Format: MBZ
	7	VCS7 Access: R/W
	6	VCS6 Access: R/W

GT_VF_INTR_DW1 - GT Virtual Function Interrupt DW1		
	5	VCS5 Access: <input type="text"/> R/W
	4	VCS4 Access: <input type="text"/> R/W
	3	VCS3 Access: <input type="text"/> R/W
	2	VCS2 Access: <input type="text"/> R/W
	1	VCS1 Access: <input type="text"/> R/W
	0	VCS0 Access: <input type="text"/> R/W



GT Virtual Function Interrupt Identity

GT_VF_INTR_IDENTITY - GT Virtual Function Interrupt Identity	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	191060h
ShortName:	VF1_INTR_IDENTITY_REG0
Address:	191064h
ShortName:	VF1_INTR_IDENTITY_REG1
Address:	192060h
ShortName:	VF2_INTR_IDENTITY_REG0
Address:	192064h
ShortName:	VF2_INTR_IDENTITY_REG1
Address:	193060h
ShortName:	VF3_INTR_IDENTITY_REG0
Address:	193064h
ShortName:	VF3_INTR_IDENTITY_REG1
Address:	194060h
ShortName:	VF4_INTR_IDENTITY_REG0
Address:	194064h
ShortName:	VF4_INTR_IDENTITY_REG1
Address:	195060h
ShortName:	VF5_INTR_IDENTITY_REG0
Address:	195064h
ShortName:	VF5_INTR_IDENTITY_REG1
Address:	196060h
ShortName:	VF6_INTR_IDENTITY_REG0
Address:	196064h
ShortName:	VF6_INTR_IDENTITY_REG1
Address:	197060h
ShortName:	VF7_INTR_IDENTITY_REG0
Address:	197064h
ShortName:	VF7_INTR_IDENTITY_REG1

HW displays the interrupt bits for engine chosen using Selector.
 Only unmasked interrupts are displayed. Masked interrupts continue to accumulate behind the mask.
 After processing, SW shall write 1's to clear. (Bit 31 must be cleared by SW)
 Write to Clear indicates to HW that processing is complete (for displayed interrupts).

DWord	Bit	Description
0	31	Data Valid Access: R/W
	30:26	Reserved Access: RO Format: MBZ
	25:20	Engine Instance ID
	19	Reserved Access: RO Format: MBZ
	18:16	Engine Class ID
	15:0	Engine Interrupt Access: R/W



GUC_HOST_INTR_IIR

GUC_HOST_INTR_IIR - GUC_HOST_INTR_IIR								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	1901F0h							
<p>This register provides a capability for a Host SW to communicate with GuC FW. The Host SW, whether Host OS/VMM or a Guest VM, writes to this register at MMIO offset 1901F0h with a 32-bit payload, which results in the Gunit sending an interrupt to GuC, which can then retrieve the payload from this register using the appropriate Gunit unique address.</p>								
DWord	Bit	Description						
0	31:0	Data <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> Data	Default Value:	00000000h	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	00000000h							
Access:	R/W							
_Custom_GTIReset:	BUS							

GuC DMA Interrupt Input

GUC_DMA_IIR - GuC DMA Interrupt Input				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
DWord	Bit	Description		
0	31:2	Reserved		
		Access:	RO	
		Format:	MBZ	
	1	DMA Service Interrupt Routing		
		Access:	R/W	
		Value	Name	Description
		0h	Host [Default]	Interrupts will be routed to the host CPU.
		1h	Reserved	
	0	DMA Interrupt		
		Access:	R/W	
There can only be one DMA workload outstanding at any time. Set by DMA hardware. Cleared by Host.				
Value		Name		
0h		No DMA Interrupt Pending [Default]		
1h	DMA Interrupt Pending			



GuC Doorbell Group 0 Interrupt Status

GUC_DB_ISR_0 - GuC Doorbell Group 0 Interrupt Status		
Register Space:	MMIO: 0/2/0	
Access:	R/WC	
Size (in bits):	32	
This is a "shadow" of registers in GTI. The GuC takes a snapshot when it services them. Access: copy-write by the GuC hardware, read and cleared by the uKernel and host CPU.		
DWord	Bit	Description
0	31:0	Interrupt Status Access: R/WC GuC shadow copy of the interrupt status mask for doorbells 0 through 31.

GuC Doorbell Group 1 Interrupt Status

GUC_DB_ISR_1 - GuC Doorbell Group 1 Interrupt Status				
Register Space:	MMIO: 0/2/0			
Access:	R/WC			
Size (in bits):	32			
Interrupt status shadow copy. Access: copy-write by the GuC hardware, read and cleared by the uKernel and host CPU.				
DWord	Bit	Description		
0	31:0	Interrupt Status <table border="1" data-bbox="370 659 1466 705"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> GuC shadow copy of the interrupt status mask for doorbells 32 through 63.	Access:	R/WC
Access:	R/WC			



GuC Doorbell Group 2 Interrupt Status

GUC_DB_ISR_2 - GuC Doorbell Group 2 Interrupt Status		
Register Space:	MMIO: 0/2/0	
Access:	R/WC	
Size (in bits):	32	
Interrupt status shadow copy. Access: copy-write by the GuC hardware, read and cleared by the uKernel and host CPU.		
DWord	Bit	Description
0	31:0	Interrupt Status Access: R/WC GuC shadow copy of the interrupt status mask for doorbells 64 through 95.

GuC Doorbell Group 3 Interrupt Status

GUC_DB_ISR_3 - GuC Doorbell Group 3 Interrupt Status		
Register Space:	MMIO: 0/2/0	
Access:	R/WC	
Size (in bits):	32	
Interrupt status shadow copy. Access: copy-write by the GuC hardware, read and cleared by the uKernel and host CPU.		
DWord	Bit	Description
0	31:0	Interrupt Status Access: R/WC GuC shadow copy of the interrupt status mask for doorbells 96 through 127.



GuC Doorbell Group 4 Interrupt Status

GUC_DB_ISR_4 - GuC Doorbell Group 4 Interrupt Status		
Register Space:	MMIO: 0/2/0	
Access:	R/WC	
Size (in bits):	32	
Interrupt status shadow copy. Access: copy-write by the GuC hardware, read and cleared by the uKernel and host CPU.		
DWord	Bit	Description
0	31:0	Interrupt Status Access: R/WC GuC shadow copy of the interrupt status mask for doorbells 128 through 159.

GuC Doorbell Group 5 Interrupt Status

GUC_DB_ISR_5 - GuC Doorbell Group 5 Interrupt Status		
Register Space:	MMIO: 0/2/0	
Access:	R/WC	
Size (in bits):	32	
Interrupt status shadow copy. Access: copy-write by the GuC hardware, read and cleared by the uKernel and host CPU.		
DWord	Bit	Description
0	31:0	Interrupt Status Access: R/WC GuC shadow copy of the interrupt status mask for doorbells 160 through 191.



GuC Doorbell Group 6 Interrupt Status

GUC_DB_ISR_6 - GuC Doorbell Group 6 Interrupt Status		
Register Space:	MMIO: 0/2/0	
Access:	R/WC	
Size (in bits):	32	
Interrupt status shadow copy. Access: copy-write by the GuC hardware, read and cleared by the uKernel and host CPU.		
DWord	Bit	Description
0	31:0	Interrupt Status Access: R/WC GuC shadow copy of the interrupt status mask for doorbells 192 through 223.

GuC Doorbell Group 7 Interrupt Status

GUC_DB_ISR_7 - GuC Doorbell Group 7 Interrupt Status		
Register Space:	MMIO: 0/2/0	
Access:	R/WC	
Size (in bits):	32	
Interrupt status shadow copy. Access: copy-write by the GuC hardware, read and cleared by the uKernel and host CPU.		
DWord	Bit	Description
0	31:0	Interrupt Status Access: R/WC GuC shadow copy of the interrupt status mask for doorbells 224 through 255.



GuC Engine Interrupt Mask

GUC_ENG_INTR_MASK - GuC Engine Interrupt Mask		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
DWord	Bit	Description
0	31:16	Engine1 Interrupt Mask
		Access: R/W
	15:0	Engine0 Interrupt Mask
		Access: R/W

Guc GT Interrupt DW1

GUC_GT_INTR_DW1 - Guc GT Interrupt DW1		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
This is a basic register template		
DWord	Bit	Description
0	31	VECS0 Access: R/W
	30	VECS1 Access: R/W
	29	VECS2 Access: R/W
	28	VECS3 Access: R/W
	27:8	Reserved Access: RO Format: MBZ
	7	VCS7 Access: R/W
	6	VCS6 Access: R/W
	5	VCS5 Access: R/W
	4	VCS4 Access: R/W
	3	VCS3 Access: R/W
	2	VCS2 Access: R/W
	1	VCS1 Access: R/W
	0	VCS0 Access: R/W



GuC Host Interrupt Interrupt Input 0

GUC_HOST_INTR_IIR_0 - GuC Host Interrupt Interrupt Input 0				
Register Space:	MMIO: 0/2/0			
Access:	R/WC			
Size (in bits):	32			
Description				
The format of this register is defined by software. The host CPU is expected to write this register and the uKernel to read it.				
Fields in this register are set by writes to GUNIT registers.				
DWord	Bit	Description		
0	31:0	<p>Host Interrupt Indication</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>Virtualization is Disabled: Bit 0: If set, indicates interrupt from Host</p> <p>Virtualization is Enabled: Bit 0: If set, indicates interrupt from Virtual Function 0. Bit 1: If set, indicates interrupt from Virtual Function 1 - - - Bit 7: If set, indicates interrupt from Virtual Function 7 Bit 8: If set, indicates interrupt from Virtual Function 8. Bit 9: If set, indicates interrupt from Virtual Function 9 - - - Bit 31: If set, indicates interrupt from Virtual Function 31</p>	Access:	R/WC
Access:	R/WC			

GuC Host Interrupt Mask 0

GUC_HOST_INTR_MASK_0 - GuC Host Interrupt Mask 0		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Interrupt Masks for the host KMD that can generate interrupts. When virtualization is enabled, bits 1 through 31 may indicated interrupts		
DWord	Bit	Description
0	31:8	VF N Intr Mask Access: <input type="text"/> R/W
	7	VF7 Intr Mask Access: <input type="text"/> R/W
	6	VF6 Intr Mask Access: <input type="text"/> R/W
	5	VF5 Intr Mask Access: <input type="text"/> R/W
	4	VF4 Intr Mask Access: <input type="text"/> R/W
	3	VF3 Intr Mask Access: <input type="text"/> R/W
	2	VF2 Intr Mask Access: <input type="text"/> R/W
	1	VF1 Intr Mask Access: <input type="text"/> R/W
	0	Host Intr Mask Access: <input type="text"/> R/W



GuC Host Interrupt Mask 1

GUC_HOST_INTR_MASK_1 - GuC Host Interrupt Mask 1		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Interrupt Masks for the host KMD that can generate interrupts. When virtualization is enabled, these bits indicate interrupts from different VMs		
DWord	Bit	Description
0	31:2	VF N Intr Mask Access: <input type="text"/> R/W
	1	VF33 Intr Mask Access: <input type="text"/> R/W
	0	VF32 Intr Mask Access: <input type="text"/> R/W

GuC Host Interrupt Enable 0

GUC_HOST_INTR_ENA_0 - GuC Host Interrupt Enable 0		
Register Space:	MMIO: 0/2/0	
Access:	R/WC	
Size (in bits):	32	
<p>Interrupt Enables for the host KMD that can generate interrupts. When virtualization is enabled, bits 1 through 31 may indicated interrupts Contents of the register are saved and restored across RC6 transitions.</p>		
DWord	Bit	Description
0	31:8	Reserved
		Access: RO
		Format: MBZ
	7	VF7 Intr Enable
		Access: R/WC
	6	VF6 Intr Enable
		Access: R/WC
	5	VF5 Intr Enable
		Access: R/WC
	4	VF4 Intr Enable
Access: R/WC		
3	VF3 Intr Enable	
	Access: R/WC	
2	VF2 Intr Enable	
	Access: R/WC	
1	VF1 Intr Enable	
	Access: R/WC	
0	Host Intr Enable	
	Access: R/WC	



GuC Host Interrupt Enable 1

GUC_HOST_INTR_ENA_1 - GuC Host Interrupt Enable 1		
Register Space:	MMIO: 0/2/0	
Access:	R/WC	
Size (in bits):	32	
Interrupt Enables for the host KMD that can generate interrupts. When virtualization is enabled, bits 0 through 31 indicate interrupts from VM KMD Contents of the register are saved and restored across RC6 transitions.		
DWord	Bit	Description
0	31:2	VFN Intr Enable Access: R/WC
	1	VF33 Intr Enable Access: R/WC
	0	VF32 Intr Enable Access: R/WC

GuC Interrupt IIR Selector

INTR_IIR_SELECTOR - GuC Interrupt IIR Selector						
Register Space: MMIO: 0/2/0						
Size (in bits): 32						
DWord	Bit	Description				
0	31:0	<p>Engine ID</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>SW/FW shall program the appropriate Engine ID to view the interrupts from an engine. Engine_ID is a one-hot encoding that follows the bit definition of GuC GT Interrupt DW register. GUC_IIR_REG0_SELECTOR uses GuC GT Interrupt DW0. GUC_IIR_REG1_SELECTOR uses GuC GT Interrupt DW1.</p> <table border="1" style="width: 100%;"> <tr> <td style="text-align: center;">Programming Notes</td> </tr> <tr> <td>A write to the selector is dropped if there are no interrupts to be serviced - because the State Machine is not in the correct state to accept the selector write</td> </tr> </table>	Access:	R/W	Programming Notes	A write to the selector is dropped if there are no interrupts to be serviced - because the State Machine is not in the correct state to accept the selector write
Access:	R/W					
Programming Notes						
A write to the selector is dropped if there are no interrupts to be serviced - because the State Machine is not in the correct state to accept the selector write						



Guc Peek Register 0

DRB0PEEK - Guc Peek Register 0						
Register Space:		MMIO: 0/2/0				
Size (in bits):		32				
Address:		01920h				
DWord	Bit	Description				
0	31	<p>Doorbell #(0*32+31) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(0*32+31) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
	30	<p>Doorbell #(0*32+30) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(0*32+30) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
_Custom_GTIReset:	BUS					
29	<p>Doorbell #(0*32+29) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(0*32+29) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
28	<p>Doorbell #(0*32+28) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(0*32+28) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
27	<p>Doorbell #(0*32+27) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(0*32+27) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					

DRB0PEEK - Guc Peek Register 0

26	Doorbell #(0*32+26) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
	<p>Doorbell #(0*32+26) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
	Doorbell #(0*32+25) Guc Peek	
	<p>Access:</p> <p>_Custom_GTIReset:</p> <p>Doorbell #(0*32+25) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
24	Doorbell #(0*32+24) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
<p>Doorbell #(0*32+24) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
23	Doorbell #(0*32+23) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
<p>Doorbell #(0*32+23) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
22	Doorbell #(0*32+22) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
<p>Doorbell #(0*32+22) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
21	Doorbell #(0*32+21) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
<p>Doorbell #(0*32+21) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		

DRB0PEEK - Guc Peek Register 0

20	Doorbell #(0*32+20) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
	<p>Doorbell #(0*32+20) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
	Doorbell #(0*32+19) Guc Peek	
	<p>Access:</p> <p>_Custom_GTIReset:</p> <p>Doorbell #(0*32+19) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
19	Doorbell #(0*32+18) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
<p>Doorbell #(0*32+18) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
18	Doorbell #(0*32+17) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
<p>Doorbell #(0*32+17) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
17	Doorbell #(0*32+16) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
<p>Doorbell #(0*32+16) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
16	Doorbell #(0*32+15) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
<p>Doorbell #(0*32+15) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
15	Doorbell #(0*32+14) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
<p>Doorbell #(0*32+14) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		

DRB0PEEK - Guc Peek Register 0

14	Doorbell #(0*32+14) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
	<p>Doorbell #(0*32+14) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
	Doorbell #(0*32+13) Guc Peek	
	<p>Access:</p> <p>_Custom_GTIRreset:</p> <p>Doorbell #(0*32+13) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
12	Doorbell #(0*32+12) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(0*32+12) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
11	Doorbell #(0*32+11) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(0*32+11) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
10	Doorbell #(0*32+10) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(0*32+10) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
9	Doorbell #(0*32+9) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(0*32+9) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		

DRB0PEEK - Guc Peek Register 0

8	<p>Doorbell #(0*32+8) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(0*32+8) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
7	<p>Doorbell #(0*32+7) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(0*32+7) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
6	<p>Doorbell #(0*32+6) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(0*32+6) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
5	<p>Doorbell #(0*32+5) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(0*32+5) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
4	<p>Doorbell #(0*32+4) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(0*32+4) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
3	<p>Doorbell #(0*32+3) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(0*32+3) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				

DRB0PEEK - Guc Peek Register 0					
2	Doorbell #(0*32+2) Guc Peek				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO			
_Custom_GTIRreset:	BUS				
<p>Doorbell #(0*32+2) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>					
1	Doorbell #(0*32+1) Guc Peek				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO			
_Custom_GTIRreset:	BUS				
<p>Doorbell #(0*32+1) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>					
0	Doorbell #(0*32+0) Guc Peek				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO			
_Custom_GTIRreset:	BUS				
<p>Doorbell #(0*32+0) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>					



Guc Peek Register 1

DRB1PEEK - Guc Peek Register 1						
Register Space:		MMIO: 0/2/0				
Size (in bits):		32				
Address:		01924h				
DWord	Bit	Description				
0	31	Doorbell #(1*32+31) Guc Peek <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(1*32+31) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
	30	Doorbell #(1*32+30) Guc Peek <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(1*32+30) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
_Custom_GTIReset:	BUS					
29	Doorbell #(1*32+29) Guc Peek <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(1*32+29) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
28	Doorbell #(1*32+28) Guc Peek <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(1*32+28) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
27	Doorbell #(1*32+27) Guc Peek <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(1*32+27) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					

DRB1PEEK - Guc Peek Register 1

26	Doorbell #(1*32+26) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
	<p>Doorbell #(1*32+26) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
	Doorbell #(1*32+25) Guc Peek	
	<p>Access:</p> <p>_Custom_GTIRreset:</p> <p>Doorbell #(1*32+25) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
24	Doorbell #(1*32+24) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(1*32+24) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
23	Doorbell #(1*32+23) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(1*32+23) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
22	Doorbell #(1*32+22) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(1*32+22) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
21	Doorbell #(1*32+21) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(1*32+21) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		

DRB1PEEK - Guc Peek Register 1

	20	Doorbell #(1*32+20) Guc Peek	
		Access:	RO
		_Custom_GTIRreset:	BUS
	<p>Doorbell #(1*32+20) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
	19	Doorbell #(1*32+19) Guc Peek	
		Access:	RO
	_Custom_GTIRreset:	BUS	
<p>Doorbell #(1*32+19) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
18	Doorbell #(1*32+18) Guc Peek		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
<p>Doorbell #(1*32+18) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
17	Doorbell #(1*32+17) Guc Peek		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
<p>Doorbell #(1*32+17) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
16	Doorbell #(1*32+16) Guc Peek		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
<p>Doorbell #(1*32+16) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
15	Doorbell #(1*32+15) Guc Peek		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
<p>Doorbell #(1*32+15) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			

DRB1PEEK - Guc Peek Register 1

14	Doorbell #(1*32+14) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
	<p>Doorbell #(1*32+14) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
	Doorbell #(1*32+13) Guc Peek	
	<p>Access:</p> <p>_Custom_GTIReset:</p> <p>Doorbell #(1*32+13) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
13	Doorbell #(1*32+12) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
<p>Doorbell #(1*32+12) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
12	Doorbell #(1*32+11) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
<p>Doorbell #(1*32+11) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
11	Doorbell #(1*32+10) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
<p>Doorbell #(1*32+10) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
10	Doorbell #(1*32+9) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
<p>Doorbell #(1*32+9) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
9	Doorbell #(1*32+9) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
<p>Doorbell #(1*32+9) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		

DRB1PEEK - Guc Peek Register 1

8	<p>Doorbell #(1*32+8) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(1*32+8) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
7	<p>Doorbell #(1*32+7) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(1*32+7) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
6	<p>Doorbell #(1*32+6) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(1*32+6) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
5	<p>Doorbell #(1*32+5) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(1*32+5) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
4	<p>Doorbell #(1*32+4) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(1*32+4) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
3	<p>Doorbell #(1*32+3) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(1*32+3) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				

DRB1PEEK - Guc Peek Register 1

2	Doorbell #(1*32+2) Guc Peek		
	Access:		RO
	_Custom_GTIRreset:		BUS
	<p>Doorbell #(1*32+2) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
1	Doorbell #(1*32+1) Guc Peek		
	Access:		RO
	_Custom_GTIRreset:		BUS
	<p>Doorbell #(1*32+1) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
0	Doorbell #(1*32+0) Guc Peek		
	Access:		RO
	_Custom_GTIRreset:		BUS
	<p>Doorbell #(1*32+0) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		



Guc Peek Register 2

DRB2PEEK - Guc Peek Register 2						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	01928h					
DWord	Bit	Description				
0	31	<p>Doorbell #(2*32+31) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(2*32+31) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO				
	_Custom_GTIRreset:	BUS				
	30	<p>Doorbell #(2*32+30) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(2*32+30) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO				
_Custom_GTIRreset:	BUS					
29	<p>Doorbell #(2*32+29) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(2*32+29) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO					
_Custom_GTIRreset:	BUS					
28	<p>Doorbell #(2*32+28) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(2*32+28) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO					
_Custom_GTIRreset:	BUS					
27	<p>Doorbell #(2*32+27) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(2*32+27) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO					
_Custom_GTIRreset:	BUS					

DRB2PEEK - Guc Peek Register 2

26	Doorbell #(2*32+26) Guc Peek				
	Access:	RO			
	_Custom_GTIRreset:	BUS			
	Doorbell #(2*32+26) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.				
	Doorbell #(2*32+25) Guc Peek				
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>		Access:	RO	_Custom_GTIRreset:
Access:	RO				
_Custom_GTIRreset:	BUS				
25	Doorbell #(2*32+25) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.				
	Doorbell #(2*32+24) Guc Peek				
24	Access:	RO			
	_Custom_GTIRreset:	BUS			
	Doorbell #(2*32+24) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.				
23	Doorbell #(2*32+23) Guc Peek				
	Access:	RO			
	_Custom_GTIRreset:	BUS			
22	Doorbell #(2*32+23) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.				
	Doorbell #(2*32+22) Guc Peek				
21	Access:	RO			
	_Custom_GTIRreset:	BUS			
	Doorbell #(2*32+22) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.				
21	Doorbell #(2*32+21) Guc Peek				
	Access:	RO			
	_Custom_GTIRreset:	BUS			
20	Doorbell #(2*32+21) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.				

DRB2PEEK - Guc Peek Register 2

20	Doorbell #(2*32+20) Guc Peek	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(2*32+20) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO						
_Custom_GTIRreset:	BUS						
19	Doorbell #(2*32+19) Guc Peek	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(2*32+19) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO						
_Custom_GTIRreset:	BUS						
18	Doorbell #(2*32+18) Guc Peek	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(2*32+18) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO						
_Custom_GTIRreset:	BUS						
17	Doorbell #(2*32+17) Guc Peek	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(2*32+17) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO						
_Custom_GTIRreset:	BUS						
16	Doorbell #(2*32+16) Guc Peek	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(2*32+16) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO						
_Custom_GTIRreset:	BUS						
15	Doorbell #(2*32+15) Guc Peek	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(2*32+15) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO						
_Custom_GTIRreset:	BUS						

DRB2PEEK - Guc Peek Register 2

14	Doorbell #(2*32+14) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
	<p>Doorbell #(2*32+14) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
	Doorbell #(2*32+13) Guc Peek	
13	Doorbell #(2*32+13) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(2*32+13) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
12	Doorbell #(2*32+12) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(2*32+12) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
11	Doorbell #(2*32+11) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(2*32+11) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
10	Doorbell #(2*32+10) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(2*32+10) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
9	Doorbell #(2*32+9) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(2*32+9) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		

DRB2PEEK - Guc Peek Register 2

DRB2PEEK - Guc Peek Register 2					
8	<p>Doorbell #(2*32+8) Guc Peek</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(2*32+8) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
7	<p>Doorbell #(2*32+7) Guc Peek</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(2*32+7) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
6	<p>Doorbell #(2*32+6) Guc Peek</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(2*32+6) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
5	<p>Doorbell #(2*32+5) Guc Peek</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(2*32+5) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
4	<p>Doorbell #(2*32+4) Guc Peek</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(2*32+4) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
3	<p>Doorbell #(2*32+3) Guc Peek</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(2*32+3) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				

DRB2PEEK - Guc Peek Register 2

	2	Doorbell #(2*32+2) Guc Peek	
		Access:	RO
		_Custom_GTIRreset:	BUS
	<p>Doorbell #(2*32+2) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
	1	Doorbell #(2*32+1) Guc Peek	
		Access:	RO
		_Custom_GTIRreset:	BUS
	<p>Doorbell #(2*32+1) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
	0	Doorbell #(2*32+0) Guc Peek	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
<p>Doorbell #(2*32+0) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			



Guc Peek Register 3

DRB3PEEK - Guc Peek Register 3						
Register Space:		MMIO: 0/2/0				
Size (in bits):		32				
Address:		0192Ch				
DWord	Bit	Description				
0	31	<p>Doorbell #(3*32+31) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(3*32+31) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
	30	<p>Doorbell #(3*32+30) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(3*32+30) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
_Custom_GTIReset:	BUS					
29	<p>Doorbell #(3*32+29) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(3*32+29) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
28	<p>Doorbell #(3*32+28) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(3*32+28) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
27	<p>Doorbell #(3*32+27) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(3*32+27) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					

DRB3PEEK - Guc Peek Register 3

26	Doorbell #(3*32+26) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
	Doorbell #(3*32+26) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.	
	Doorbell #(3*32+25) Guc Peek	
	Access:	RO
25	Doorbell #(3*32+25) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
	Doorbell #(3*32+25) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.	
	Doorbell #(3*32+24) Guc Peek	
	Access:	RO
24	Doorbell #(3*32+24) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
	Doorbell #(3*32+24) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.	
	Doorbell #(3*32+23) Guc Peek	
	Access:	RO
23	Doorbell #(3*32+23) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
	Doorbell #(3*32+23) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.	
	Doorbell #(3*32+22) Guc Peek	
	Access:	RO
22	Doorbell #(3*32+22) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
	Doorbell #(3*32+22) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.	
	Doorbell #(3*32+21) Guc Peek	
	Access:	RO
21	Doorbell #(3*32+21) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
	Doorbell #(3*32+21) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.	

DRB3PEEK - Guc Peek Register 3

20	Doorbell #(3*32+20) Guc Peek	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(3*32+20) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					
19	Doorbell #(3*32+19) Guc Peek	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(3*32+19) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					
18	Doorbell #(3*32+18) Guc Peek	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(3*32+18) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					
17	Doorbell #(3*32+17) Guc Peek	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(3*32+17) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					
16	Doorbell #(3*32+16) Guc Peek	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(3*32+16) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					
15	Doorbell #(3*32+15) Guc Peek	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(3*32+15) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					

DRB3PEEK - Guc Peek Register 3

14	Doorbell #(3*32+14) Guc Peek					
	Access:	RO				
	_Custom_GTIRreset:	BUS				
	Doorbell #(3*32+14) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.					
	Doorbell #(3*32+13) Guc Peek					
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>		Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					
13	Doorbell #(3*32+13) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.					
	Doorbell #(3*32+12) Guc Peek					
12	<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>		Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO				
_Custom_GTIRreset:	BUS					
Doorbell #(3*32+12) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.						
11	<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>		Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO				
_Custom_GTIRreset:	BUS					
Doorbell #(3*32+11) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.						
10	<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>		Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO				
_Custom_GTIRreset:	BUS					
Doorbell #(3*32+10) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.						
9	<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>		Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO				
_Custom_GTIRreset:	BUS					
Doorbell #(3*32+9) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.						

DRB3PEEK - Guc Peek Register 3

8	Doorbell #(3*32+8) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
	Doorbell #(3*32+8) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.	
	Doorbell #(3*32+7) Guc Peek	
7	Doorbell #(3*32+7) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
Doorbell #(3*32+7) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.		
6	Doorbell #(3*32+6) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
Doorbell #(3*32+6) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.		
5	Doorbell #(3*32+5) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
Doorbell #(3*32+5) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.		
4	Doorbell #(3*32+4) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
Doorbell #(3*32+4) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.		
3	Doorbell #(3*32+3) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
Doorbell #(3*32+3) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.		

DRB3PEEK - Guc Peek Register 3

	2	Doorbell #(3*32+2) Guc Peek		
		Access:	RO	
		_Custom_GTIRreset:	BUS	
	<p>Doorbell #(3*32+2) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
	1	Doorbell #(3*32+1) Guc Peek		
		Access:	RO	
		_Custom_GTIRreset:	BUS	
	<p>Doorbell #(3*32+1) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
	0	Doorbell #(3*32+0) Guc Peek		
Access:		RO		
_Custom_GTIRreset:		BUS		
<p>Doorbell #(3*32+0) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>				



Guc Peek Register 4

DRB4PEEK - Guc Peek Register 4						
Register Space:		MMIO: 0/2/0				
Size (in bits):		32				
Address:		01930h				
DWord	Bit	Description				
0	31	Doorbell #(4*32+31) Guc Peek <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(4*32+31) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
	30	Doorbell #(4*32+30) Guc Peek <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(4*32+30) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
_Custom_GTIReset:	BUS					
29	Doorbell #(4*32+29) Guc Peek <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(4*32+29) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
28	Doorbell #(4*32+28) Guc Peek <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(4*32+28) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
27	Doorbell #(4*32+27) Guc Peek <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(4*32+27) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					

DRB4PEEK - Guc Peek Register 4

26	Doorbell #(4*32+26) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
	<p>Doorbell #(4*32+26) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
	Doorbell #(4*32+25) Guc Peek	
	<p>Access:</p> <p>_Custom_GTIRreset:</p> <p>Doorbell #(4*32+25) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
24	Doorbell #(4*32+24) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(4*32+24) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
23	Doorbell #(4*32+23) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(4*32+23) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
22	Doorbell #(4*32+22) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(4*32+22) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
21	Doorbell #(4*32+21) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(4*32+21) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		

DRB4PEEK - Guc Peek Register 4

	20	Doorbell #(4*32+20) Guc Peek	
		Access:	RO
		_Custom_GTIRreset:	BUS
	<p>Doorbell #(4*32+20) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
	19	Doorbell #(4*32+19) Guc Peek	
		Access:	RO
	_Custom_GTIRreset:	BUS	
<p>Doorbell #(4*32+19) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
18	Doorbell #(4*32+18) Guc Peek		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
<p>Doorbell #(4*32+18) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
17	Doorbell #(4*32+17) Guc Peek		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
<p>Doorbell #(4*32+17) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
16	Doorbell #(4*32+16) Guc Peek		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
<p>Doorbell #(4*32+16) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
15	Doorbell #(4*32+15) Guc Peek		
	Access:	RO	
	_Custom_GTIRreset:	BUS	
<p>Doorbell #(4*32+15) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			

DRB4PEEK - Guc Peek Register 4

14	<p>Doorbell #(4*32+14) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(4*32+14) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
13	<p>Doorbell #(4*32+13) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(4*32+13) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
12	<p>Doorbell #(4*32+12) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(4*32+12) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
11	<p>Doorbell #(4*32+11) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(4*32+11) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
10	<p>Doorbell #(4*32+10) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(4*32+10) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
9	<p>Doorbell #(4*32+9) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(4*32+9) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				

DRB4PEEK - Guc Peek Register 4

8	<p>Doorbell #(4*32+8) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(4*32+8) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
7	<p>Doorbell #(4*32+7) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(4*32+7) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
6	<p>Doorbell #(4*32+6) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(4*32+6) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
5	<p>Doorbell #(4*32+5) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(4*32+5) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
4	<p>Doorbell #(4*32+4) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(4*32+4) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
3	<p>Doorbell #(4*32+3) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(4*32+3) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				

DRB4PEEK - Guc Peek Register 4

	2	Doorbell #(4*32+2) Guc Peek		
		Access:	RO	
		_Custom_GTIRreset:	BUS	
	<p>Doorbell #(4*32+2) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
	1	Doorbell #(4*32+1) Guc Peek		
		Access:	RO	
		_Custom_GTIRreset:	BUS	
	<p>Doorbell #(4*32+1) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
	0	Doorbell #(4*32+0) Guc Peek		
Access:		RO		
_Custom_GTIRreset:		BUS		
<p>Doorbell #(4*32+0) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>				



Guc Peek Register 5

DRB5PEEK - Guc Peek Register 5						
Register Space:		MMIO: 0/2/0				
Size (in bits):		32				
Address:		01934h				
DWord	Bit	Description				
0	31	<p>Doorbell #(5*32+31) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(5*32+31) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO				
	_Custom_GTIRreset:	BUS				
	30	<p>Doorbell #(5*32+30) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(5*32+30) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO				
_Custom_GTIRreset:	BUS					
29	<p>Doorbell #(5*32+29) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(5*32+29) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO					
_Custom_GTIRreset:	BUS					
28	<p>Doorbell #(5*32+28) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(5*32+28) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO					
_Custom_GTIRreset:	BUS					
27	<p>Doorbell #(5*32+27) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(5*32+27) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO					
_Custom_GTIRreset:	BUS					

DRB5PEEK - Guc Peek Register 5

26	Doorbell #(5*32+26) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
	<p>Doorbell #(5*32+26) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
	Doorbell #(5*32+25) Guc Peek	
	<p>Access:</p> <p>_Custom_GTIRreset:</p> <p>Doorbell #(5*32+25) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
24	Doorbell #(5*32+24) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(5*32+24) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
23	Doorbell #(5*32+23) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(5*32+23) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
22	Doorbell #(5*32+22) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(5*32+22) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
21	Doorbell #(5*32+21) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(5*32+21) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		

DRB5PEEK - Guc Peek Register 5

20	Doorbell #(5*32+20) Guc Peek				
	Access:	RO			
	_Custom_GTIReset:	BUS			
	Doorbell #(5*32+20) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.				
	Doorbell #(5*32+19) Guc Peek				
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>		Access:	RO	_Custom_GTIReset:
Access:	RO				
_Custom_GTIReset:	BUS				
19	Doorbell #(5*32+19) Guc Peek				
	Access:	RO			
18	Doorbell #(5*32+18) Guc Peek				
	Access:	RO			
17	Doorbell #(5*32+17) Guc Peek				
	Access:	RO			
16	Doorbell #(5*32+16) Guc Peek				
	Access:	RO			
15	Doorbell #(5*32+15) Guc Peek				
	Access:	RO			

DRB5PEEK - Guc Peek Register 5

14	Doorbell #(5*32+14) Guc Peek				
	Access:	RO			
	_Custom_GTIReset:	BUS			
	Doorbell #(5*32+14) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.				
	Doorbell #(5*32+13) Guc Peek				
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>		Access:	RO	_Custom_GTIReset:
Access:	RO				
_Custom_GTIReset:	BUS				
Doorbell #(5*32+13) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.					
12	Doorbell #(5*32+12) Guc Peek				
	Access:	RO			
	_Custom_GTIReset:	BUS			
Doorbell #(5*32+12) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.					
11	Doorbell #(5*32+11) Guc Peek				
	Access:	RO			
	_Custom_GTIReset:	BUS			
Doorbell #(5*32+11) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.					
10	Doorbell #(5*32+10) Guc Peek				
	Access:	RO			
	_Custom_GTIReset:	BUS			
Doorbell #(5*32+10) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.					
9	Doorbell #(5*32+9) Guc Peek				
	Access:	RO			
	_Custom_GTIReset:	BUS			
Doorbell #(5*32+9) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.					

DRB5PEEK - Guc Peek Register 5

8	<p>Doorbell #(5*32+8) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(5*32+8) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
7	<p>Doorbell #(5*32+7) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(5*32+7) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
6	<p>Doorbell #(5*32+6) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(5*32+6) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
5	<p>Doorbell #(5*32+5) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(5*32+5) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
4	<p>Doorbell #(5*32+4) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(5*32+4) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
3	<p>Doorbell #(5*32+3) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(5*32+3) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				

DRB5PEEK - Guc Peek Register 5

	2	Doorbell #(5*32+2) Guc Peek		
		Access:	RO	
		_Custom_GTIRreset:	BUS	
	<p>Doorbell #(5*32+2) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
	1	Doorbell #(5*32+1) Guc Peek		
		Access:	RO	
		_Custom_GTIRreset:	BUS	
	<p>Doorbell #(5*32+1) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
	0	Doorbell #(5*32+0) Guc Peek		
Access:		RO		
_Custom_GTIRreset:		BUS		
<p>Doorbell #(5*32+0) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>				



Guc Peek Register 6

DRB6PEEK - Guc Peek Register 6						
Register Space:		MMIO: 0/2/0				
Size (in bits):		32				
Address:		01938h				
DWord	Bit	Description				
0	31	<p>Doorbell #(6*32+31) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(6*32+31) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
	30	<p>Doorbell #(6*32+30) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(6*32+30) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
_Custom_GTIReset:	BUS					
29	<p>Doorbell #(6*32+29) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(6*32+29) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
28	<p>Doorbell #(6*32+28) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(6*32+28) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
27	<p>Doorbell #(6*32+27) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(6*32+27) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					

DRB6PEEK - Guc Peek Register 6

26	Doorbell #(6*32+26) Guc Peek				
	Access:	RO			
	_Custom_GTIReset:	BUS			
	Doorbell #(6*32+26) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.				
	Doorbell #(6*32+25) Guc Peek				
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>		Access:	RO	_Custom_GTIReset:
Access:	RO				
_Custom_GTIReset:	BUS				
25	Doorbell #(6*32+25) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.				
	Doorbell #(6*32+24) Guc Peek				
24	Access:	RO			
	_Custom_GTIReset:	BUS			
	Doorbell #(6*32+24) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.				
23	Doorbell #(6*32+23) Guc Peek				
	Access:	RO			
	_Custom_GTIReset:	BUS			
22	Doorbell #(6*32+23) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.				
	Doorbell #(6*32+22) Guc Peek				
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>		Access:	RO	_Custom_GTIReset:
Access:	RO				
_Custom_GTIReset:	BUS				
21	Doorbell #(6*32+22) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.				
	Doorbell #(6*32+21) Guc Peek				
20	Access:	RO			
	_Custom_GTIReset:	BUS			
	Doorbell #(6*32+21) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.				

DRB6PEEK - Guc Peek Register 6

20	<p>Doorbell #(6*32+20) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+20) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
19	<p>Doorbell #(6*32+19) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+19) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
18	<p>Doorbell #(6*32+18) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+18) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
17	<p>Doorbell #(6*32+17) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+17) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
16	<p>Doorbell #(6*32+16) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+16) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
15	<p>Doorbell #(6*32+15) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+15) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				

DRB6PEEK - Guc Peek Register 6

14	<p>Doorbell #(6*32+14) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+14) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
13	<p>Doorbell #(6*32+13) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+13) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
12	<p>Doorbell #(6*32+12) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+12) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
11	<p>Doorbell #(6*32+11) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+11) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
10	<p>Doorbell #(6*32+10) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+10) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
9	<p>Doorbell #(6*32+9) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+9) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				

DRB6PEEK - Guc Peek Register 6

8	<p>Doorbell #(6*32+8) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+8) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
7	<p>Doorbell #(6*32+7) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+7) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
6	<p>Doorbell #(6*32+6) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+6) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
5	<p>Doorbell #(6*32+5) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+5) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
4	<p>Doorbell #(6*32+4) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+4) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				
3	<p>Doorbell #(6*32+3) Guc Peek</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Doorbell #(6*32+3) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				

DRB6PEEK - Guc Peek Register 6

	2	Doorbell #(6*32+2) Guc Peek	
		Access:	RO
		_Custom_GTIRreset:	BUS
	<p>Doorbell #(6*32+2) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
	1	Doorbell #(6*32+1) Guc Peek	
		Access:	RO
		_Custom_GTIRreset:	BUS
	<p>Doorbell #(6*32+1) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
	0	Doorbell #(6*32+0) Guc Peek	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
<p>Doorbell #(6*32+0) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			



Guc Peek Register 7

DRB7PEEK - Guc Peek Register 7						
Register Space:		MMIO: 0/2/0				
Size (in bits):		32				
Address:		0193Ch				
DWord	Bit	Description				
0	31	<p>Doorbell #(7*32+31) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(7*32+31) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO				
	_Custom_GTIRreset:	BUS				
	30	<p>Doorbell #(7*32+30) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(7*32+30) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS
	Access:	RO				
_Custom_GTIRreset:	BUS					
29	<p>Doorbell #(7*32+29) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(7*32+29) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO					
_Custom_GTIRreset:	BUS					
28	<p>Doorbell #(7*32+28) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(7*32+28) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO					
_Custom_GTIRreset:	BUS					
27	<p>Doorbell #(7*32+27) Guc Peek</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Doorbell #(7*32+27) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	Access:	RO	_Custom_GTIRreset:	BUS	
Access:	RO					
_Custom_GTIRreset:	BUS					

DRB7PEEK - Guc Peek Register 7

26	Doorbell #(7*32+26) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
	Doorbell #(7*32+26) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.	
	Doorbell #(7*32+25) Guc Peek	
	Access:	RO
25	_Custom_GTIRreset:	BUS
	Doorbell #(7*32+25) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.	
24	Doorbell #(7*32+24) Guc Peek	
	Access:	RO
24	_Custom_GTIRreset:	BUS
	Doorbell #(7*32+24) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.	
23	Doorbell #(7*32+23) Guc Peek	
	Access:	RO
23	_Custom_GTIRreset:	BUS
	Doorbell #(7*32+23) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.	
22	Doorbell #(7*32+22) Guc Peek	
	Access:	RO
22	_Custom_GTIRreset:	BUS
	Doorbell #(7*32+22) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.	
21	Doorbell #(7*32+21) Guc Peek	
	Access:	RO
21	_Custom_GTIRreset:	BUS
	Doorbell #(7*32+21) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.	

DRB7PEEK - Guc Peek Register 7

	20	Doorbell #(7*32+20) Guc Peek	
		Access:	RO
		_Custom_GTIReset:	BUS
	<p>Doorbell #(7*32+20) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
	19	Doorbell #(7*32+19) Guc Peek	
		Access:	RO
	_Custom_GTIReset:	BUS	
<p>Doorbell #(7*32+19) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
18	Doorbell #(7*32+18) Guc Peek		
	Access:	RO	
	_Custom_GTIReset:	BUS	
<p>Doorbell #(7*32+18) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
17	Doorbell #(7*32+17) Guc Peek		
	Access:	RO	
	_Custom_GTIReset:	BUS	
<p>Doorbell #(7*32+17) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
16	Doorbell #(7*32+16) Guc Peek		
	Access:	RO	
	_Custom_GTIReset:	BUS	
<p>Doorbell #(7*32+16) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
15	Doorbell #(7*32+15) Guc Peek		
	Access:	RO	
	_Custom_GTIReset:	BUS	
<p>Doorbell #(7*32+15) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			

DRB7PEEK - Guc Peek Register 7

14	Doorbell #(7*32+14) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
	<p>Doorbell #(7*32+14) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
	Doorbell #(7*32+13) Guc Peek	
	<p>Access:</p> <p>_Custom_GTIRreset:</p> <p>Doorbell #(7*32+13) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>	
13	Doorbell #(7*32+12) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(7*32+12) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
12	Doorbell #(7*32+11) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(7*32+11) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
11	Doorbell #(7*32+10) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(7*32+10) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
10	Doorbell #(7*32+9) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(7*32+9) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		
9	Doorbell #(7*32+9) Guc Peek	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Doorbell #(7*32+9) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>		

DRB7PEEK - Guc Peek Register 7

8	Doorbell #(7*32+8) Guc Peek	
	Access:	RO
	_Custom_GTIReset:	BUS
	Doorbell #(7*32+8) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.	
	Doorbell #(7*32+7) Guc Peek	
	Access:	
7	Doorbell #(7*32+7) Guc Peek	
	Access:	RO
_Custom_GTIReset:		BUS
Doorbell #(7*32+7) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.		
6	Doorbell #(7*32+6) Guc Peek	
	Access:	RO
_Custom_GTIReset:		BUS
Doorbell #(7*32+6) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.		
5	Doorbell #(7*32+5) Guc Peek	
	Access:	RO
_Custom_GTIReset:		BUS
Doorbell #(7*32+5) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.		
4	Doorbell #(7*32+4) Guc Peek	
	Access:	RO
_Custom_GTIReset:		BUS
Doorbell #(7*32+4) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.		
3	Doorbell #(7*32+3) Guc Peek	
	Access:	RO
_Custom_GTIReset:		BUS
Doorbell #(7*32+3) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.		

DRB7PEEK - Guc Peek Register 7

	2	Doorbell #(7*32+2) Guc Peek		
		Access:	RO	
		_Custom_GTIRreset:	BUS	
	<p>Doorbell #(7*32+2) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
	1	Doorbell #(7*32+1) Guc Peek		
		Access:	RO	
		_Custom_GTIRreset:	BUS	
	<p>Doorbell #(7*32+1) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>			
	0	Doorbell #(7*32+0) Guc Peek		
Access:		RO		
_Custom_GTIRreset:		BUS		
<p>Doorbell #(7*32+0) has been rung. Shadow copy of matching register in DRB*ACT, which is not cleared after a read and only echoes the register value.</p>				



GuC PM Time Stamp Counter 0

GUC_PM_TSCVALUE0 - GuC PM Time Stamp Counter 0		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
This register value shadows the GPM time stamp counter value.		
Programming Notes		
This value is provided locally in the GuC Shim to avoid overhead of retrieving a time stamp value from GPM unit (for e.g: latency incurred for reading the timestamp value makes the value stale).		
This register is saved in the power context.		
DWord	Bit	Description
0	31:0	Time Stamp Value
		Access: RO
		Holds the lower 32 bits of the incoming time stamp counter value.

GuC PM Time Stamp Counter 1

GUC_PM_TSCVALUE1 - GuC PM Time Stamp Counter 1		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
This register value shadows the GPM time stamp counter value.		
Programming Notes		
This value is provided locally in the GuC Shim to avoid overhead of retrieving a time stamp value from GPM unit (for e.g: latency incurred for reading the timestamp value makes the value stale).		
This register is saved in the power context.		
DWord	Bit	Description
0	31:4	Reserved
		Access: RO
	Format: MBZ	
	3:0	Time Stamp Value
Access: RO Holds the upper 4 bits of the incoming time stamp counter value.		



GUC Second Level Interrupt Pending Status 0

GUC_SEC_LEVEL_INTR_PENDING_STATUS_0 - GUC Second Level Interrupt Pending Status 0

Register Space: MMIO: 0/2/0
 Access: RO
 Size (in bits): 32

This register indicates the second level interrupt status that lead to generation of Semaphore Interrupt to the core. This register also indicates the second level interrupt status that lead to generation of display interrupt due to display message forward from Command Streamers.

DWord	Bit	Description						
0	31	GUC_SEM_INTR0 Pending						
		Access: RO						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No Interrupt Pending [Default]</td> </tr> <tr> <td>1b</td> <td>Interrupt Pending</td> </tr> </tbody> </table>	Value	Name	0b	No Interrupt Pending [Default]	1b	Interrupt Pending
		Value	Name					
	0b	No Interrupt Pending [Default]						
	1b	Interrupt Pending						
	30	GUC_SEM_INTR1 Pending						
		Access: RO						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No Interrupt Pending [Default]</td> </tr> <tr> <td>1b</td> <td>Interrupt Pending</td> </tr> </tbody> </table>	Value	Name	0b	No Interrupt Pending [Default]	1b	Interrupt Pending
		Value	Name					
	0b	No Interrupt Pending [Default]						
	1b	Interrupt Pending						
	29	GUC_SEM_INTR2 Pending						
		Access: RO						
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No Interrupt Pending [Default]</td> </tr> <tr> <td>1b</td> <td>Interrupt Pending</td> </tr> </tbody> </table>		Value	Name	0b	No Interrupt Pending [Default]	1b	Interrupt Pending	
Value		Name						
0b	No Interrupt Pending [Default]							
1b	Interrupt Pending							
28	GUC_SEM_INTR3 Pending							
	Access: RO							
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No Interrupt Pending [Default]</td> </tr> <tr> <td>1b</td> <td>Interrupt Pending</td> </tr> </tbody> </table>	Value	Name	0b	No Interrupt Pending [Default]	1b	Interrupt Pending	
	Value	Name						
0b	No Interrupt Pending [Default]							
1b	Interrupt Pending							

GUC_SEC_LEVEL_INTR_PENDING_STATUS_0 - GUC Second Level Interrupt Pending Status 0

	27	GUC_SEM_INTR4 Pending	
		Access:	RO
		Value	Name
		0b	No Interrupt Pending [Default]
	1b	Interrupt Pending	
	26	GUC_SEM_INTR5 Pending	
		Access:	RO
		Value	Name
		0b	No Interrupt Pending [Default]
	1b	Interrupt Pending	
	25	GUC_SEM_INTR6 Pending	
		Access:	RO
		Value	Name
		0b	No Interrupt Pending [Default]
	1b	Interrupt Pending	
	24	GUC_SEM_INTR7 Pending	
		Access:	RO
		Value	Name
		0b	No Interrupt Pending [Default]
	1b	Interrupt Pending	
23:3	Reserved		
	Access:	RO	
	Format:	MBZ	
2	GUC_SOL_DISP_EVENT_IIR2 Pending		
	Access:	RO	
	This bit reflects the pending interrupt status from of the GUC_SOL_DISP_EVENT_IIR2 (C614h).		
	Value	Name	
	0b	No Interrupt Pending [Default]	
1b	Interrupt Pending		

GUC_SEC_LEVEL_INTR_PENDING_STATUS_0 - GUC Second Level Interrupt Pending Status 0

	1	GUC_SOL_DISP_EVENT_IIR1 Pending	
		Access: RO	
		This bit reflects the pending interrupt status from of the GUC_SOL_DISP_EVENT_IIR1 (C610h).	
		Value	Name
		0b	No Interrupt Pending [Default]
	1b	Interrupt Pending	
	0	GUC_SOL_DISP_EVENT_IIR0 Pending	
		Access: RO	
		This bit reflects the pending interrupt status from of the GUC_SOL_DISP_EVENT_IIR0 (C538h).	
		Value	Name
0b		No Interrupt Pending [Default]	
1b	Interrupt Pending		

GUC Second Level Interrupt Pending Status 1

GUC_SEC_LEVEL_INTR_PENDING_STATUS_1 - GUC Second Level Interrupt Pending Status 1

Register Space: MMIO: 0/2/0

Access: RO

Size (in bits): 32

- This register indicates the interrupt status that lead to generation of IOMMU Interrupt to the core.
- This register also indicates the interrupt status that lead to generation of display interrupt due to GUC solicited display messages from display engine.
- This register also indicates the interrupt status that lead to generation of DMA/Timer/Misc interrupt to the core.

DWord	Bit	Description					
0	31	BCS_RCS_SOL_DISP_EVENT_IIR2 Pending					
		Access: RO					
		This bit reflects the pending interrupt status from BCS_RCS_SOL_DISP_EVENT_IIR2 (C608h).					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No Interrupt Pending [Default]</td> </tr> <tr> <td>1b</td> <td>Interrupt Pending</td> </tr> </tbody> </table>	Value	Name	0b	No Interrupt Pending [Default]	1b
	Value	Name					
	0b	No Interrupt Pending [Default]					
	1b	Interrupt Pending					
	30	BCS_RCS_SOL_DISP_EVENT_IIR1 Pending					
		Access: RO					
		This bit reflects the pending interrupt status from the BCS_RCS_SOL_DISP_EVENT_IIR1 (C604h).					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No Interrupt Pending [Default]</td> </tr> <tr> <td>1b</td> <td>Interrupt Pending</td> </tr> </tbody> </table>	Value	Name	0b	No Interrupt Pending [Default]	1b
	Value	Name					
0b	No Interrupt Pending [Default]						
1b	Interrupt Pending						
29	BCS_RCS_SOL_DISP_EVENT_IIR0 Pending						
	Access: RO						
	This bit reflects the pending interrupt status from the BCS_RCS_SOL_DISP_EVENT_IIR0 (C534h).						
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No Interrupt Pending [Default]</td> </tr> <tr> <td>1b</td> <td>Interrupt Pending</td> </tr> </tbody> </table>	Value	Name	0b	No Interrupt Pending [Default]	1b	Interrupt Pending
Value	Name						
0b	No Interrupt Pending [Default]						
1b	Interrupt Pending						
28:16	Reserved						
	Access: RO Format: MBZ						

GUC_SEC_LEVEL_INTR_PENDING_STATUS_1 - GUC Second Level Interrupt Pending Status 1

	15	DMA Interrupt Pending	
		Access:	RO
		Value	Name
		0b	No Interrupt Pending [Default]
	1b	Interrupt Pending	
	14	Timer Interrupt Pending	
		Access:	RO
		Value	Name
		0b	No Interrupt Pending [Default]
	1b	Interrupt Pending	
	13	Misc Interrupt Pending	
		Access:	RO
		Value	Name
		0b	No Interrupt Pending [Default]
	1b	Interrupt Pending	
	12	GUC to GUC Message Received Interrupt Pending	
		Access:	RO
		Value	Name
		0	No Interrupt Pending [Default]
	1b	Interrupt Pending	
	11	Inter Tile MMIO Read Complete Interrupt Pending	
		Access:	RO
		Value	Name
		0b	No Interrupt Pending [Default]
1b	Interrupt Pending		
10	Core L1 Flush Interrupt Pending		
	Access:	RO	
	Value	Name	
	0b	No Interrupt Pending [Default]	
1b	Interrupt Pending		

GUC_SEC_LEVEL_INTR_PENDING_STATUS_1 - GUC Second Level Interrupt Pending Status 1

	9	SR-IOV Virtual Function Enable/Disable	
	Access: RO		
	Interrupt pending indicating toggle of VF Enable in SRIOV CTRL 0 2 0 PCIregister.		
		Value	Name
		0b	No Interrupt Pending [Default]
		1b	Interrupt Pending
	8	Functional Level Reset request for Virtual Function 1..31	
	Access: RO		
		Value	Name
		0b	No Interrupt Pending [Default]
		1b	Interrupt Pending
	7	Functional Level Reset request for Virtual Function 32..63	
	Access: RO		
		Value	Name
		0b	No Interrupt Pending [Default]
		1b	Interrupt Pending
	6:4	Reserved	
	Access: RO		
	Format: MBZ		
	3	GUC DMA CAT Error Interrupt Pending	
Access: RO			
	Value	Name	
	0b	No Interrupt Pending [Default]	
	1b	Interrupt Pending	
2	CAT Page Fault Interrupt Pending		
Access: RO			
	Value	Name	
	0b	No Interrupt Pending [Default]	
	1b	Interrupt Pending	



GUC_SEC_LEVEL_INTR_PENDING_STATUS_1 - GUC Second Level Interrupt Pending Status 1

	1	Page Fault Interrupt Pending	
		Access:	RO
		Value	Name
		0b	No Interrupt Pending [Default]
	1b	Interrupt Pending	
	0	Page Response Interrupt Pending	
		Access:	RO
		Value	Name
		0b	No Interrupt Pending [Default]
	1b	Interrupt Pending	

GU Misc Interrupt Definition

GU Misc Interrupt Definition				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	444F0h-444FFh			
Name:	Gunit Miscellaneous Interrupts			
ShortName:	GU_MISC_INTERRUPT			
<p>This table indicates which events are mapped to each bit of the Gunit Miscellaneous Interrupt registers. 0x444F0 = ISR 0x444F4 = IMR 0x444F8 = IIR 0x444FC = IER</p>				
DWord	Bit	Description		
0	31	Spare_31 <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">_Custom_GTIRreset:</td> <td style="width: 20%;">BUS</td> </tr> </table> Spare bit	_Custom_GTIRreset:	BUS
	_Custom_GTIRreset:	BUS		
	30	Spare_30 <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">_Custom_GTIRreset:</td> <td style="width: 20%;">BUS</td> </tr> </table> Spare bit	_Custom_GTIRreset:	BUS
	_Custom_GTIRreset:	BUS		
	29	Invalid GTT page table entry <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">_Custom_GTIRreset:</td> <td style="width: 20%;">BUS</td> </tr> </table> The ISR is an active high pulse on receiving the iMPH invalid GTT page table entry indication.	_Custom_GTIRreset:	BUS
	_Custom_GTIRreset:	BUS		
	28	Spare_28 <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">_Custom_GTIRreset:</td> <td style="width: 20%;">BUS</td> </tr> </table> Spare bit	_Custom_GTIRreset:	BUS
	_Custom_GTIRreset:	BUS		
27	GSE <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">_Custom_GTIRreset:</td> <td style="width: 20%;">BUS</td> </tr> </table> The ISR is an active high pulse on the GSE system level event.	_Custom_GTIRreset:	BUS	
_Custom_GTIRreset:	BUS			
26	Spare_26 <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">_Custom_GTIRreset:</td> <td style="width: 20%;">BUS</td> </tr> </table> Spare bit	_Custom_GTIRreset:	BUS	
_Custom_GTIRreset:	BUS			
25	Spare_25 <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">_Custom_GTIRreset:</td> <td style="width: 20%;">BUS</td> </tr> </table> Spare bit	_Custom_GTIRreset:	BUS	
_Custom_GTIRreset:	BUS			

GU Misc Interrupt Definition

	24	Spare_24 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">_Custom_GTIRreset:</td> <td style="width: 30%;">BUS</td> </tr> </table> Spare bit	_Custom_GTIRreset:	BUS
	_Custom_GTIRreset:	BUS		
	23	Spare_23 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">_Custom_GTIRreset:</td> <td style="width: 30%;">BUS</td> </tr> </table> Spare bit	_Custom_GTIRreset:	BUS
	_Custom_GTIRreset:	BUS		
	22	SVM Device Mode PRQ Event <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">_Custom_GTIRreset:</td> <td style="width: 30%;">BUS</td> </tr> </table> The ISR is an active high pulse on receiving the iMPH SVM Device Mode PRQ event indication. This event indicates that a GT advanced context encountered a recoverable page fault.	_Custom_GTIRreset:	BUS
	_Custom_GTIRreset:	BUS		
	21	SVM Device Mode VTD Fault <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">_Custom_GTIRreset:</td> <td style="width: 30%;">BUS</td> </tr> </table> The ISR is an active high pulse on receiving the iMPH SVM Device Mode VT-d fault indication. This event indicates GT encountered a non-recoverable translation fault.	_Custom_GTIRreset:	BUS
	_Custom_GTIRreset:	BUS		
	20	SVM Device Mode Wait Descriptor Completion <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">_Custom_GTIRreset:</td> <td style="width: 30%;">BUS</td> </tr> </table> The ISR is an active high pulse on receiving the iMPH SVM Device Mode Wait Descriptor Completion indication. This event indicates that IMPH completed Invalidation Wait Descriptor.	_Custom_GTIRreset:	BUS
_Custom_GTIRreset:	BUS			
19	Spare_19 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">_Custom_GTIRreset:</td> <td style="width: 30%;">BUS</td> </tr> </table> Spare bit	_Custom_GTIRreset:	BUS	
_Custom_GTIRreset:	BUS			
18	Spare_18 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">_Custom_GTIRreset:</td> <td style="width: 30%;">BUS</td> </tr> </table> Spare bit	_Custom_GTIRreset:	BUS	
_Custom_GTIRreset:	BUS			
17	Spare_17 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">_Custom_GTIRreset:</td> <td style="width: 30%;">BUS</td> </tr> </table> Spare bit	_Custom_GTIRreset:	BUS	
_Custom_GTIRreset:	BUS			
16	Spare_16 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">_Custom_GTIRreset:</td> <td style="width: 30%;">BUS</td> </tr> </table> Spare bit	_Custom_GTIRreset:	BUS	
_Custom_GTIRreset:	BUS			

GU Misc Interrupt Definition

15	Spare_15	<input type="checkbox"/> _Custom_GTIRreset:	BUS						
	Spare bit								
	14	Spare_14	<input type="checkbox"/> _Custom_GTIRreset:	BUS					
		Spare bit							
		13	Spare_13	<input type="checkbox"/> _Custom_GTIRreset:	BUS				
			Spare bit						
			12	Spare_12	<input type="checkbox"/> _Custom_GTIRreset:	BUS			
				Spare bit					
				11	Spare_11	<input type="checkbox"/> _Custom_GTIRreset:	BUS		
					Spare bit				
					10	Spare_10	<input type="checkbox"/> _Custom_GTIRreset:	BUS	
						Spare bit			
						9	Spare_9	<input type="checkbox"/> _Custom_GTIRreset:	BUS
							Spare bit		
							8	Spare_8	<input type="checkbox"/> _Custom_GTIRreset:
Spare bit									
7								Spare_7	<input type="checkbox"/> _Custom_GTIRreset:
	Spare bit								
	6							Spare_6	<input type="checkbox"/> _Custom_GTIRreset:
		Spare bit							
		5						Spare_5	<input type="checkbox"/> _Custom_GTIRreset:
			Spare bit						

GU Misc Interrupt Definition

	4	Spare_4 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;"><u>_Custom_GTIRreset:</u></td> <td style="width: 20%; text-align: center;">BUS</td> </tr> </table> Spare bit	<u>_Custom_GTIRreset:</u>	BUS
	<u>_Custom_GTIRreset:</u>	BUS		
	3	Spare_3 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;"><u>_Custom_GTIRreset:</u></td> <td style="width: 20%; text-align: center;">BUS</td> </tr> </table> Spare bit	<u>_Custom_GTIRreset:</u>	BUS
	<u>_Custom_GTIRreset:</u>	BUS		
	2	Spare_2 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;"><u>_Custom_GTIRreset:</u></td> <td style="width: 20%; text-align: center;">BUS</td> </tr> </table> Spare bit	<u>_Custom_GTIRreset:</u>	BUS
<u>_Custom_GTIRreset:</u>	BUS			
1	Spare_1 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;"><u>_Custom_GTIRreset:</u></td> <td style="width: 20%; text-align: center;">BUS</td> </tr> </table> Spare bit	<u>_Custom_GTIRreset:</u>	BUS	
<u>_Custom_GTIRreset:</u>	BUS			
0	Spare_0 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;"><u>_Custom_GTIRreset:</u></td> <td style="width: 20%; text-align: center;">BUS</td> </tr> </table> Spare bit	<u>_Custom_GTIRreset:</u>	BUS	
<u>_Custom_GTIRreset:</u>	BUS			

Hardware Status Mask Register

HWSTAM - Hardware Status Mask Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02098h-0209Bh
Name:	Hardware Status Mask Register
ShortName:	HWSTAM_RCSUNIT
Address:	22098h-2209Bh
Name:	Hardware Status Mask Register
ShortName:	HWSTAM_BCSUNIT
Address:	1C0098h-1C009Bh
Name:	Hardware Status Mask Register
ShortName:	HWSTAM_VCSUNIT0
Address:	1C4098h-1C409Bh
Name:	Hardware Status Mask Register
ShortName:	HWSTAM_VCSUNIT1
Address:	1C8098h-1C809Bh
Name:	Hardware Status Mask Register
ShortName:	HWSTAM_VECSUNIT0
Address:	1D0098h-1D009Bh
Name:	Hardware Status Mask Register
ShortName:	HWSTAM_VCSUNIT2
Address:	1D4098h-1D409Bh
Name:	Hardware Status Mask Register
ShortName:	HWSTAM_VCSUNIT3
Address:	1D8098h-1D809Bh
Name:	Hardware Status Mask Register
ShortName:	HWSTAM_VECSUNIT1
Address:	1E0098h-1E009Bh
Name:	Hardware Status Mask Register
ShortName:	HWSTAM_VCSUNIT4
Address:	1E4098h-1E409Bh
Name:	Hardware Status Mask Register
ShortName:	HWSTAM_VCSUNIT5



HWSTAM - Hardware Status Mask Register

Address: 1E8098h-1E809Bh
Name: Hardware Status Mask Register
ShortName: HWSTAM_VECSUNIT2

Address: 1F0098h-1F009Bh
Name: Hardware Status Mask Register
ShortName: HWSTAM_VCSUNIT6

Address: 1F4098h-1F409Bh
Name: Hardware Status Mask Register
ShortName: HWSTAM_VCSUNIT7

Address: 1F8098h-1F809Bh
Name: Hardware Status Mask Register
ShortName: HWSTAM_VECSUNIT3

Address: 1A098h-1A09Bh
Name: Hardware Status Mask Register
ShortName: HWSTAM_CCSUNIT0

Address: 1C098h-1C09Bh
Name: Hardware Status Mask Register
ShortName: HWSTAM_CCSUNIT1

Address: 1E098h-1E09Bh
Name: Hardware Status Mask Register
ShortName: HWSTAM_CCSUNIT2

Address: 26098h-2609Bh
Name: Hardware Status Mask Register
ShortName: HWSTAM_CCSUNIT3

The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are mask bits that prevent the corresponding bits in the Interrupt Status Register from generating a Hardware Status Write (PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when that Interrupt Status Register bit changes state.

Programming Notes

- To write the interrupt to the HWSP, the corresponding IMR bit must also be clear (enabled).
- At most 1 bit can be unmasked at any given time.

"Hardware Status Mask" must not be un-masked for any of the interrupts in graphics virtualized mode of operation.

DWord	Bit	Description	
0	31:0	Hardware Status Mask	
		Default Value:	00000000h
		Access:	R/W
Refer to the Interrupt Control Register section for bit definitions. Reserved bits are RO.			



Hardware Status Page Address Register

HWS_PGA - Hardware Status Page Address Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02080h-02083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_RCSUNIT
Address:	22080h-22083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_BCSUNIT
Address:	1C0080h-1C0083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_VCSUNIT0
Address:	1C4080h-1C4083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_VCSUNIT1
Address:	1C8080h-1C8083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_VECSUNIT0
Address:	1D0080h-1D0083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_VCSUNIT2
Address:	1D4080h-1D4083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_VCSUNIT3
Address:	1D8080h-1D8083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_VECSUNIT1
Address:	1E0080h-1E0083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_VCSUNIT4
Address:	1E4080h-1E4083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_VCSUNIT5

HWS_PGA - Hardware Status Page Address Register

Address:	1E8080h-1E8083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_VECSUNIT2
Address:	1F0080h-1F0083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_VCSUNIT6
Address:	1F4080h-1F4083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_VCSUNIT7
Address:	1F8080h-1F8083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_VECSUNIT3
Address:	1A080h-1A083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_CCSUNIT0
Address:	1C080h-1C083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_CCSUNIT1
Address:	1E080h-1E083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_CCSUNIT2
Address:	26080h-26083h
Name:	Hardware Status Page Address Register
ShortName:	HWS_PGA_CCSUNIT3

This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory.

DWord	Bit	Description				
0	31:12	<p>Address</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address.</p> <p style="text-align: center;">Programming Notes</p> <p>If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported.</p>	Access:	R/W	Format:	GraphicsAddress[31:12]
Access:	R/W					
Format:	GraphicsAddress[31:12]					



HWS_PGA - Hardware Status Page Address Register

	11:0	Reserved	
		Access:	RO
		Format:	MBZ

HCP Bitstream Output Minimal Size Padding Count Report Register

HCP_MINSIZE_PADDING_COUNT - HCP Bitstream Output Minimal Size Padding Count Report Register						
Register Space:	MMIO: 0/2/0					
Access:	RO					
Size (in bits):	32					
Address:	1E9B4h					
This register stores the count in bytes of minimal size padding insertion . It is primarily provided for statistical data gathering . This register is part of the context save and restore.						
DWord	Bit	Description				
0	31:0	<p>HCP MinSize Padding Count</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Total number of bytes in the bitstream output contributing to minimal size padding operation. This count is updated each time when the padding count is incremented.</p>	Access:	RO	Format:	U32
Access:	RO					
Format:	U32					



HCP CABAC Status

HCP_CABAC_STATUS - HCP CABAC Status		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	1C2804h	
ShortName:	HCP_CABAC_STATUS_VCS0	
Description:	For VDBox0	
Address:	1C6804h	
ShortName:	HCP_CABAC_STATUS_VCS1	
Description:	For VDBox1	
Address:	1D2804h	
ShortName:	HCP_CABAC_STATUS_VCS2	
Description:	For VDBox2	
Address:	1D6804h	
ShortName:	HCP_CABAC_STATUS_VCS3	
Description:	For VDBox3	
Address:	1E2804h	
ShortName:	HCP_CABAC_STATUS_VCS4	
Description:	For VDBox4	
Address:	1E6804h	
ShortName:	HCP_CABAC_STATUS_VCS5	
Description:	For VDBox5	
Address:	1F2804h	
ShortName:	HCP_CABAC_STATUS_VCS6	
Description:	For VDBox6	
Address:	1F6804h	
ShortName:	HCP_CABAC_STATUS_VCS7	
Description:	For VDBox7	
HCP CABAC status or VP9 Decode status		
DWord	Bit	Description
0	31:18	Reserved
		Access: RO
		Format: MBZ

HCP_CABAC_STATUS - HCP CABAC Status

17:0	VP9 SuperBlock Concealment Counter	
	Exists If:	// VP9 decode = 1
	Format:	U18
	Indicate the number of Superblock (SB) concealed by VP9 decoder (not decoded from bitstream due to error)	
11	Temporal Direction Motion Vector Out-of-Bound Error	
	Default Value:	0
	Access:	RO
	Exists If:	// HEVC decode = 1
Format:	U1	
This flag indicates motion vectors calculated from the Temporal Direct Motion vector is larger than the allowed range for HEVC decode.		
6	Motion Vector Delta SE	
	Default Value:	0
	Access:	RO
	Exists If:	// HEVC decode = 1
Format:	U1	
This flag indicates out-of-bound motion vector delta SEs coded in the bit-stream for HEVC decode.		
5	Delta QP SE	
	Default Value:	0
	Access:	RO
	Exists If:	// HEVC decode = 1
Format:	U1	
This flag indicates leading-one overflow during CABAC decode of cu_qp_delta_abs for HEVC decode.		
4	Residual Error	
	Default Value:	0
	Access:	RO
	Exists If:	// HEVC decode = 1
Format:	U1	
This flag indicates out-of-bound absolute coefficient level SEs coded in the bit-stream for HEVC decode.		

HCP_CABAC_STATUS - HCP CABAC Status									
3	Slice and Error <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Exists If:</td> <td>// HEVC decode = 1</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This flag indicates a pre-mature end to the slice or an inconsistent end of slice on the last Ctb of a slice for HEVC decode.</p>	Default Value:	0	Access:	RO	Exists If:	// HEVC decode = 1	Format:	U1
	Default Value:	0							
Access:	RO								
Exists If:	// HEVC decode = 1								
Format:	U1								
0	HEVC Ctb Concealment Flag <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Exists If:</td> <td>// HEVC decode = 1</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>Each pulse from this flag indicates one Ctb is concealed by the HEVC decode.</p>	Default Value:	0	Access:	RO	Exists If:	// HEVC decode = 1	Format:	U1
	Default Value:	0							
Access:	RO								
Exists If:	// HEVC decode = 1								
Format:	U1								

HCP Decode Status

HCP_DEC_STATUS - HCP Decode Status		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	1C2800h	
ShortName:	HCP_DEC_STATUS_VCS0	
Description:	For VDBox0	
Address:	1C6800h	
ShortName:	HCP_DEC_STATUS_VCS1	
Description:	For VDBox1	
Address:	1D2800h	
ShortName:	HCP_DEC_STATUS_VCS2	
Description:	For VDBox2	
Address:	1D6800h	
ShortName:	HCP_DEC_STATUS_VCS3	
Description:	For VDBox3	
Address:	1E2800h	
ShortName:	HCP_DEC_STATUS_VCS4	
Description:	For VDBox4	
Address:	1E6800h	
ShortName:	HCP_DEC_STATUS_VCS5	
Description:	For VDBox5	
Address:	1F2800h	
ShortName:	HCP_DEC_STATUS_VCS6	
Description:	For VDBox6	
Address:	1F6800h	
ShortName:	HCP_DEC_STATUS_VCS7	
Description:	For VDBox7	
HCP Decode status.		
DWord	Bit	Description

HCP_DEC_STATUS - HCP Decode Status

0	31:18	Number of Ctbs Concealed	
		Default Value:	0
		Access:	RO
		Format:	U14
This 14-bit field indicates the number of Ctbs concealed during the decoding of the current frame. This field is cleared with the HCP_PIPE_MODE_SELECT command.			
17		Frame Dec Active	
		Default Value:	0
		Access:	RO
		Format:	U1
This flag indicates that the decoder hardware is actively decoding a picture.			
16		Indirect Bitstream ObjectAccess Upper Bound Error	
		Default Value:	0
		Access:	RO
		Format:	U1
This flag indicates that the upper bound bit-stream address was reached.			
15:0		Bit-stream Error Flags	
		Default Value:	0
		Access:	RO
		Format:	U16
This 16-bit field indicates the number of bit stream errors detected for each bit field indicated in the CABAC Status register.			

HCP Frame BitStream BIN Count

HCP_BIN_CT - HCP Frame BitStream BIN Count								
Register Space:	MMIO: 0/2/0							
Access:	RO							
Size (in bits):	32							
Address:	1E980h							
This register stores the number of BINs decoded in a frame. This register is not part of hardware context save and restore.								
DWord	Bit	Description						
0	31:0	<p>HCP Frame Bit-stream BIN Count</p> <table border="1"> <tr> <td>Default Value:</td> <td>723ba5c0h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Total number of BINs decoded/ in current frame. This number is used with frame performance count to derive Bin/clock.</p>	Default Value:	723ba5c0h	Access:	RO	Format:	U32
Default Value:	723ba5c0h							
Access:	RO							
Format:	U32							



HCP Image Status Control

HCP_IMAGE_STATUS_CONTROL - HCP Image Status Control		
Register Space: MMIO: 0/2/0		
Access: R/W		
Size (in bits): 32		
Address: 1C28BCh		
DWord	Bit	Description
0	31:24	Cumulative Frame Delta QP/QIndex
		Access: R/W
	Format: S7	
	Used for Frame Level Multi-pass Rate Control. HEVC: $cu_qp = \text{input (first pass)}\ cu_qp + \text{Cumulative Frame Delta Qp}$. Pak does clamping to max value based on bitdepth. Bit31 is the sign bit. VP9: $cu_qindex = \text{input (first pass)}\ cu_qindex + \text{Cumulative Frame Delta Qindex}$. Pak does clamping to -127..127 after adding. Bit31 is the sign bit.	
	23	Reserved
		Access: RO
	Format: MBZ	
	22:16	Cumulative Frame Delta LF
Access: RO		
Format: S6		
Used for Frame Level Multi-pass Rate Control. $LF_level = \text{input (first pass)}\ LF_level + \text{Cumulative Frame Delta LF level}$. Pak does clamping to -63..63 after adding.		
15:12	Reserved	
	Access: RO	
Format: MBZ		
11:8	Total Num-Pass	
	Access: R/W	
Format: U4		
7:3	Reserved	
	Access: RO	
Format: MBZ		
2	Frame Bit Count Violate - under run	
	Access: RO	
Format: U1		
This can trigger Frame Level Multi-pass Rate Control. Set to 1 if frame bit count is less than or equal to FrameBitRateMin		

HCP_IMAGE_STATUS_CONTROL - HCP Image Status Control				
1	Frame Bit Count Violate - over run			
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This can trigger Frame Level Multi-pass Rate Control. Set to 1 if frame bit count is less than or equal to FrameBitRateMax</p>	Access:	RO	Format:
Access:	RO			
Format:	U1			
0	LCU Bit Count Violate- overrun			
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			



HCP Image Status Mask

HCP_IMAGE_STATUS_MASK - HCP Image Status Mask		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	1E9B8h	
This register stores the image status(flags).		
DWord	Bit	Description
0	31:3	Reserved
		Access: RO
	Format: MBZ	
	2	FrameBitRateMinReportMask
Access: RO Same as FrameSzUnderStatusEn in HCP_PIC_STATE.		
1	FrameBitRateMaxReportMask	
	Access: RO Same as FrameSzOverStatusEn in HCP_PIC_STATE.	
0	FrameLcuMaxReportMask	
	Access: RO	

HCP Last Position

HCP_LAST_POSITION - HCP Last Position	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	1C2808h
ShortName:	HCP_LAST_POSITION_VCS0
Description:	For VDBox0
Address:	1C6808h
ShortName:	HCP_LAST_POSITION_VCS1
Description:	For VDBox1
Address:	1D2808h
ShortName:	HCP_LAST_POSITION_VCS2
Description:	For VDBox2
Address:	1D6808h
ShortName:	HCP_LAST_POSITION_VCS3
Description:	For VDBox3
Address:	1E2808h
ShortName:	HCP_LAST_POSITION_VCS4
Description:	For VDBox4
Address:	1E6808h
ShortName:	HCP_LAST_POSITION_VCS5
Description:	For VDBox5
Address:	1F2808h
ShortName:	HCP_LAST_POSITION_VCS6
Description:	For VDBox6
Address:	1F6808h
ShortName:	HCP_LAST_POSITION_VCS7
Description:	For VDBox7
Last row and column position of the decoder.	
<ul style="list-style-type: none"> • The HCP Last Position register reports the position of the last Ctb to be decoded by the HCP hardware. • It can be reset to 0H with the HCP_PIPE_MODE_SELECT command. 	

DWord	Bit	Description	
0	31:25	Reserved	
		Access:	RO
		Format:	MBZ
	24:16	Last Row Position in Ctbs	
		Default Value:	0
		Access:	RO
		Format:	U9
	15:9	Reserved	
		Access:	RO
		Format:	MBZ
	8:0	Last Column Position in Ctbs	
		Default Value:	0
		Access:	RO
Format:		U9	

HCP Picture Checksum cldx0

HCP_PICTURE_CHECKSUM_CIDX0 - HCP Picture Checksum cldx0	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
Address:	1C281Ch
ShortName:	HCP_PICTURE_CHECKSUM_CIDX0_VCS0
Description:	For VDBox0
Address:	1C681Ch
ShortName:	HCP_PICTURE_CHECKSUM_CIDX0_VCS1
Description:	For VDBox1
Address:	1D281Ch
ShortName:	HCP_PICTURE_CHECKSUM_CIDX0_VCS2
Description:	For VDBox2
Address:	1D681Ch
ShortName:	HCP_PICTURE_CHECKSUM_CIDX0_VCS3
Description:	For VDBox3
Address:	1E281Ch
ShortName:	HCP_PICTURE_CHECKSUM_CIDX0_VCS4
Description:	For VDBox4
Address:	1E681Ch
ShortName:	HCP_PICTURE_CHECKSUM_CIDX0_VCS5
Description:	For VDBox5
Address:	1F281Ch
ShortName:	HCP_PICTURE_CHECKSUM_CIDX0_VCS6
Description:	For VDBox6
Address:	1F681Ch
ShortName:	HCP_PICTURE_CHECKSUM_CIDX0_VCS7
Description:	For VDBox7
<ul style="list-style-type: none"> • The HCP Picture Checksum cldx0 register reports the 32-bit unsigned picture checksum for cldx=0 calculated by the HCP hardware and whose algorithm is defined in Annex D of the HEVC standard specification. • This calculated value is updated at the end of the frame. 	



DWord	Bit	Description								
0	31:0	<table border="1"><tr><td colspan="2" data-bbox="625 321 1466 352">Picture checksum cldx0</td></tr><tr><td data-bbox="625 352 1247 394">Default Value:</td><td data-bbox="1247 352 1466 394">0</td></tr><tr><td data-bbox="625 394 1247 436">Access:</td><td data-bbox="1247 394 1466 436">RO</td></tr><tr><td data-bbox="625 436 1247 489">Format:</td><td data-bbox="1247 436 1466 489">U32</td></tr></table>	Picture checksum cldx0		Default Value:	0	Access:	RO	Format:	U32
Picture checksum cldx0										
Default Value:	0									
Access:	RO									
Format:	U32									

HCP Picture Checksum cldx1

HCP_PICTURE_CHECKSUM_CIDX1 - HCP Picture Checksum cldx1	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
Address:	1C2820h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX1_VCS0
Description:	For VDBox0
Address:	1C6820h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX1_VCS1
Description:	For VDBox1
Address:	1D2820h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX1_VCS2
Description:	For VDBox2
Address:	1D6820h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX1_VCS3
Description:	For VDBox3
Address:	1E2820h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX1_VCS4
Description:	For VDBox4
Address:	1E6820h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX1_VCS5
Description:	For VDBox5
Address:	1F2820h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX1_VCS6
Description:	For VDBox6
Address:	1F6820h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX1_VCS7
Description:	For VDBox7
<ul style="list-style-type: none"> • The HCP Picture Checksum cldx1 register reports the 32-bit unsigned picture checksum for cldx=1 calculated by the HCP hardware and whose algorithm is defined in Annex D of the HEVC standard specification. • This calculated value is updated at the end of the frame. 	

DWord	Bit	Description	
0	31:0	Picture checksum cldx1	
		Default Value:	0
		Access:	RO
		Format:	U32

HCP Picture Checksum cldx2

HCP_PICTURE_CHECKSUM_CIDX2 - HCP Picture Checksum cldx2	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
Address:	1C2824h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX2_VCS0
Description:	For VDBox0
Address:	1C6824h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX2_VCS1
Description:	For VDBox1
Address:	1D2824h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX2_VCS2
Description:	For VDBox2
Address:	1D6824h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX2_VCS3
Description:	For VDBox3
Address:	1E2824h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX2_VCS4
Description:	For VDBox4
Address:	1E6824h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX2_VCS5
Description:	For VDBox5
Address:	1F2824h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX2_VCS6
Description:	For VDBox6
Address:	1F6824h
ShortName:	HCP_PICTURE_CHECKSUM_CIDX2_VCS7
Description:	For VDBox7
<ul style="list-style-type: none"> • The HCP Picture Checksum cldx2 register reports the 32-bit unsigned picture checksum for cldx=2 calculated by the HCP hardware and whose algorithm is defined in Annex D of the HEVC standard specification. • This calculated value is updated at the end of the frame. 	



DWord	Bit	Description	
0	31:0	Picture checksum cldx2	
		Default Value:	0
		Access:	RO
		Format:	U32

HCP PMU Status

HCP_PMU_STATUS - HCP PMU Status	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	1C280Ch
ShortName:	HCP_PMU_STATUS_VCS0
Description:	For VDBox0
Address:	1C680Ch
ShortName:	HCP_PMU_STATUS_VCS1
Description:	For VDBox1
Address:	1D280Ch
ShortName:	HCP_PMU_STATUS_VCS2
Description:	For VDBox2
Address:	1D680Ch
ShortName:	HCP_PMU_STATUS_VCS3
Description:	For VDBox3
Address:	1E280Ch
ShortName:	HCP_PMU_STATUS_VCS4
Description:	For VDBox4
Address:	1E680Ch
ShortName:	HCP_PMU_STATUS_VCS5
Description:	For VDBox5
Address:	1F280Ch
ShortName:	HCP_PMU_STATUS_VCS6
Description:	For VDBox6
Address:	1F680Ch
ShortName:	HCP_PMU_STATUS_VCS7
Description:	For VDBox7
PMU counter overflow status. <ul style="list-style-type: none"> • The HCP PMU Status register reports the overflow status of the HCP PMU Luma Cache Miss Counter, the HCP PMU Chroma cache Miss Counter and the HCP Frame Decode Active Counter. • It can be reset to 0H with the HCP_PIPE_MODE_SELECT command. 	

DWord	Bit	Description							
0	31:3	Reserved							
		Access:	RO						
		Format:	MBZ						
	2	Event Counter Overflow - Frame Decode Active	Access:	RO					
			Format:	U1					
			<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Counter overflow</td> </tr> <tr> <td>0</td> <td>Non-Active [Default]</td> </tr> </tbody> </table>		Value	Name	1	Counter overflow	0
		Value	Name						
		1	Counter overflow						
		0	Non-Active [Default]						
	1	Event Counter Overflow - Chroma Cache Miss	Access:	RO					
			Format:	U1					
			<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Counter overflow</td> </tr> <tr> <td>0</td> <td>Non-Active [Default]</td> </tr> </tbody> </table>		Value	Name	1	Counter overflow	0
Value	Name								
1	Counter overflow								
0	Non-Active [Default]								
0	Event Counter Overflow - Luma Cache Miss	Access:	RO						
		Format:	U1						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Counter overflow</td> </tr> <tr> <td>0</td> <td>Non-Active [Default]</td> </tr> </tbody> </table>		Value	Name	1	Counter overflow	0	Non-Active [Default]
	Value	Name							
	1	Counter overflow							
0	Non-Active [Default]								

HCP Power Context Save request

HCPPGCTXREQ - HCP Power Context Save request			
Register Space: MMIO: 0/2/0			
Size (in bits): 32			
DWord	Bit	Description	
0	31:16	Reserved	
	15:10	Reserved	
		Access:	RO
		Format:	MBZ
9	Power context save request		
	Access:	R/W Set	
	_Custom_GTIRreset:	BUS	
	Power Context Save Request 1'b0 : Power context save is not being requested 1'b1 : Power context save is being requested CPUUnit self-clears this bit upon sampling.		
8:0	Power Context Save request credit count		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	QWord Credits for Power Context Save Request Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511 : Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).		



HCP Power Down FSM control register with lock

HCPSPCPOWERDNFSMCTL - HCP Power Down FSM control register with lock		
Register Space:		MMIO: 0/2/0
Size (in bits):		32
DWord	Bit	Description
0	31	Reserved
	30:13	Reserved
	Access: RO	
	Format: MBZ	
12	Leave firewall disabled	
	Access: R/W Lock	
	_Custom_GTIReset: BUS	
	<p>When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM</p> <p>Encodings:</p> <p>0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows</p> <p>1 = Leave firewall disabled, i.e don't firewall the gated domain, but complete logical flow</p>	
11	Leave reset de-asserted	
	Access: R/W Lock	
	_Custom_GTIReset: BUS	
	<p>When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM</p> <p>Encodings:</p> <p>0 = Default mode, i.e assert resets during power down flows</p> <p>1 = Leave reset de-asserted mode, i.e don't assert reset, but complete logical flow</p>	
10	Leave CLKs ON	
	Access: R/W Lock	
	_Custom_GTIReset: BUS	
	<p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM</p> <p>Encodings:</p> <p>0 = Default mode, i.e gate clocks during power down flows</p> <p>1 = Leave CLKs ON mode, i.e don't clock gate, but complete logical flow</p>	

HCPSPCPOWERDNFSMCTL - HCP Power Down FSM control register with lock

9	Leave FET On	
	Access:	R/W Lock
	_Custom_GTIReset:	BUS
	<p>When This bit is set SPC will not turn off the PFET even though it will complete the flow with PM Encodings: 0 = Default mode, i.e power off fets during power down flows 1 = Leave ON mode, i.e don't power off pfet, but complete logical flow</p>	
8:0	Reserved	
	Access:	RO
	Format:	MBZ



HCP Power Gate Control Request

HCPPGCTLREQ - HCP Power Gate Control Request		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:16	Reserved
	15:2	Reserved
		Access:
	Format:	MBZ
1	1	CLK RST FWE Request
		Access:
	_Custom_GTIRreset:	BUS
	HCP CLK RST FWE request: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)	
0	0	Power Gate Request
		Access:
	_Custom_GTIRreset:	BUS
	HCP power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	

HCP Qp Status Count

HCP_QP_STATUS_COUNT - HCP Qp Status Count			
Register Space:		MMIO: 0/2/0	
Access:		RO	
Size (in bits):		64	
Address:		1E9C0h	
DWord	Bit	Description	
0	31:0	Cumulative QP	
		Access:	RO
		Format:	U32
		Cumulative QP for all LCU of a Frame (Can be used for computing average QP).	
1	31:15	Reserved	
		Access:	RO
		Format:	MBZ
	14:8	Frame Max CU QP	
		Access:	RO
		Format:	U7
		Valid Range: 0-51 for 8bit, 0-63 for 10bit and 0-75 for 12bit	
	7	Reserved	
		Access:	RO
		Format:	MBZ
6:0	Frame Min CU QP		
	Access:	RO	
	Format:	U7	
	Valid Range: 0-51 for 8bit and 0-63 for 10bit range 0-75 for 12bit		



HCP Reported Bitstream Output Byte Count with header per Frame Register

HCP_BITSTREAM_BYTECOUNT_FRAME_WITH_HEADER - HCP Reported Bitstream Output Byte Count with header per Frame Register		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	1E9A0h	
DWord	Bit	Description
0	31:0	HCP Bitstream Byte Count per Frame With header
		Access: RO
		Format: U32
		Total number of bytes in the bitstream output per frame from the encoder. This includes header, optional tail, byte alignment, data bytes, EMU (emulation) bytes, capac-zero word insertion, and padding insertion. The optional header/optional tail includes all bits accumulated for PAK_INSERT_COMMAND when HeaderLenghtExcludeFrmSize is set to 0 and it does NOT include all bits generated by PAK_INSERT_COMMAND when HeaderLenghtExcludeFrmSize is set to 1. This count is updated for every time the internal bitstream counter is incremented and its reset at image start.

HCP Reported Bitstream Output CABAC Bin Count Register

HCP_CABAC_BIN_COUNT_FRAME - HCP Reported Bitstream Output CABAC Bin Count Register								
Register Space:	MMIO: 0/2/0							
Access:	RO							
Size (in bits):	32							
Address:	1E9ACh							
This register stores the count of number of bins per frame.								
DWord	Bit	Description						
0	31:0	HCP Cabac Bin Count <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="text-align: center;">0</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> </table> <p>Total number of BINs in the bitstream output per frame from the encoder. This count is updated for every time the bin counter is incremented and its reset at image start.</p>	Default Value:	0	Access:	RO	Format:	U32
Default Value:	0							
Access:	RO							
Format:	U32							



HCP SLICE COUNT

HCP_SLICE_COUNT - HCP SLICE COUNT			
Register Space:	MMIO: 0/2/0		
Access:	RO		
Size (in bits):	32		
Address:	1E9C8h		
DWord	Bit	Description	
0	31:20	Reserved	
		Access:	RO
		Format:	MBZ
	19:0	Slice Count	
		Access:	RO
		Format:	U20
Indicates Number of Slices in a Frame.			

HCP Unit Done

HCP_UNIT_DONE - HCP Unit Done	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
Address:	1C28D8h
ShortName:	HCP_UNIT_DONE_VCS0
Description:	For VDBox0
Address:	1C68D8h
ShortName:	HCP_UNIT_DONE_VCS1
Description:	For VDBox1
Address:	1D28D8h
ShortName:	HCP_UNIT_DONE_VCS2
Description:	For VDBox2
Address:	1D68D8h
ShortName:	HCP_UNIT_DONE_VCS3
Description:	For VDBox3
Address:	1E28D8h
ShortName:	HCP_UNIT_DONE_VCS4
Description:	For VDBox4
Address:	1E68D8h
ShortName:	HCP_UNIT_DONE_VCS5
Description:	For VDBox5
Address:	1F28D8h
ShortName:	HCP_UNIT_DONE_VCS6
Description:	For VDBox6
Address:	1F68D8h
ShortName:	HCP_UNIT_DONE_VCS7
Description:	For VDBox7
Unit Done Signals.	

DWord	Bit	Description
0	31:26	Reserved
		Access: RO Format: MBZ
	25	SFI unit Done
		Access: RO Format: U1
	24	HFC unit Done
		Access: RO Format: U1
	23	HSF unit Done
		Access: RO Format: U1
	22	VHLF unit Done
		Access: RO Format: U1
	21	HHLF unit Done
		Access: RO Format: U1
	20	HED unit Done
		Access: RO Format: U1
	19	HVD unit Done
		Access: RO Format: U1
18	HPP unit Done	
	Access: RO Format: U1	
17	HMC unit Done	
	Access: RO Format: U1	
16	HIT unit Done	
	Access: RO Format: U1	
15	HPR unit Done	
	Access: RO Format: U1	

DWord	Bit	Description
	14	HFE unit Done
		Access: RO
		Format: U1
	13	HBE unit Done
		Access: RO
		Format: U1
	12	HMXF unit Done
		Access: RO
		Format: U1
	11	HMXB unit Done
		Access: RO
		Format: U1
	10	HTQunit Done
		Access: RO
		Format: U1
	9	HSSE unit Done
		Access: RO
		Format: U1
8	VNC unit done	
	Access: RO	
	Format: U1	
7	VNE unit done	
	Access: RO	
	Format: U1	
6	HSAO Unit Done	
	Access: RO	
	Format: U1	
5	HLC unit done	
	Access: RO	
	Format: U1	
4	HLE unit done	
	Access: RO	
	Format: U1	
3	HFQ unit done	
	Access: RO	
	Format: U1	



DWord	Bit	Description	
	2	HFT unit done	
		Access:	RO
		Format:	U1
	1	HRS unit done	
		Access:	RO
		Format:	U1
	0	HPO unit done	
		Access:	RO
		Format:	U1

HDPORT_STATE

DWord		Bit	Description						
HDPORT_STATE - HDPORT_STATE									
Register Space:	MMIO: 0/2/0								
Source:	BSpec								
Access:	RO								
Size (in bits):	32								
Address:	45050h-45053h								
Name:	HD PORT STATE								
ShortName:	HDPORT_STATE								
Reset:	soft								
<p>This register reflects global status of the HDPORT (AKA HTI). HDPORT/HTI can take away display PLL and PHY resources on some projects. Refer to the sequence to initialize display to find on which projects that HDPORT/HTI will impact display.</p> <p>The list of PLLs and PHYs in this register is a superset of resources that HDPORT/HTI can make use of, so it does not necessarily reflect all the resources supported by display engine.</p>									
0	31:16	Reserved Access: RO Format: MBZ							
	15	DPLL3_USED Access: RO Indicates if display PLL3 is being used by HTI. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not used</td> </tr> <tr> <td>1b</td> <td>Used</td> </tr> </tbody> </table>		Value	Name	0b	Not used	1b	Used
Value	Name								
0b	Not used								
1b	Used								
	14	DPLL2_USED Access: RO Indicates if display PLL2 is being used by HTI. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not used</td> </tr> <tr> <td>1b</td> <td>Used</td> </tr> </tbody> </table>		Value	Name	0b	Not used	1b	Used
Value	Name								
0b	Not used								
1b	Used								
	13	DPLL1_USED Access: RO Indicates if display PLL1 is being used by HTI. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not used</td> </tr> <tr> <td>1b</td> <td>Used</td> </tr> </tbody> </table>		Value	Name	0b	Not used	1b	Used
Value	Name								
0b	Not used								
1b	Used								

HDPORT_STATE - HDPORT_STATE

	12	DPLL0_USED	
		Access:	RO
		Indicates if display PLL0 is being used by HTI.	
		Value	Name
		0b	Not used
	1b	Used	
	11	Spare_11	
		Access:	RO
	10	HDMI_DP4	
		Access:	RO
		Indicates if PHY E is being used by HTI in HDMI mode.	
		Value	Name
		0b	DP
	1b	HDMI	
	9	DDI4_USED	
		Access:	RO
		Indicates if PHY E is being used by HTI.	
		Value	Name
		0b	Not used
	1b	Used	
	8	HDMI_DP3	
Access:		RO	
Indicates if PHY D is being used by HTI in HDMI mode.			
Value		Name	
0b		DP	
1b	HDMI		
7	DDI3_USED		
	Access:	RO	
	Indicates if PHY D is being used by HTI.		
	Value	Name	
	0b	Not used	
1b	Used		

HDPORT_STATE - HDPORT_STATE

	6	HDMI_DP2	
		Access: RO	
		Indicates if PHY C is being used by HTI in HDMI mode.	
		Value	Name
	5	DDI2_USED	
		Access: RO	
		Indicates if PHY C is being used by HTI.	
		Value	Name
	4	HDMI_DP1	
		Access: RO	
		Indicates if PHY B is being used by HTI in HDMI mode.	
		Value	Name
	3	DDI1_USED	
		Access: RO	
		Indicates if PHY B is being used by HTI.	
		Value	Name
	2	HDMI_DP0	
		Access: RO	
Indicates if PHY A is being used by HTI in HDMI mode.			
Value		Name	
1	DDI0_USED		
	Access: RO		
	Indicates if PHY A is being used by HTI.		
	Value	Name	
		0b	Not used
		1b	Used



HDPORT_STATE - HDPORT_STATE		
	0	HDPORT_En
		Access: RO
		Indicates if HD PORT is enabled.

Header Type

HDR2_0_2_0_PCI - Header Type								
Register Space:	PCI: 0/2/0							
Size (in bits):	8							
Address:	0000Eh							
This register contains the Header Type of the IGD.								
DWord	Bit	Description						
0	7	Multi Function Status <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Indicates if the device is a Multi-Function Device. The Value of this register is hardwired to 0, internal graphics is a single function.</p>	Default Value:	0b	Access:	RO	_Custom_GTIReset:	BUS
	Default Value:	0b						
Access:	RO							
_Custom_GTIReset:	BUS							
6:0	Header Code <table border="1"> <tr> <td>Default Value:</td> <td>0000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This is a 7-bit value that indicates the Header Code for the IGD. This code is hardwired to the value 00h, indicating a type 0 configuration space format.</p>	Default Value:	0000000b	Access:	RO	_Custom_GTIReset:	BUS	
Default Value:	0000000b							
Access:	RO							
_Custom_GTIReset:	BUS							



Head pointer update

HEAD_PTR_UPDATE - Head pointer update				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
_Custom_GTIReset:	BUS			
Address:	1C2D90h-1C2D93h			
Name:	Head pointer Update			
ShortName:	HEAD_PTR_UPDATE_VDENC_REG0			
Address:	1C6D90h-1C6D93h			
Name:	Head pointer Update			
ShortName:	HEAD_PTR_UPDATE_VDENC_REG1			
Address:	1D2D90h-1D2D93h			
Name:	Head pointer Update			
ShortName:	HEAD_PTR_UPDATE_VDENC_REG2			
Address:	1E2D90h-1E2D93h			
Name:	Head pointer Update			
ShortName:	HEAD_PTR_UPDATE_VDENC_REG4			
Address:	1E6D90h-1E6D93h			
Name:	Head pointer Update			
ShortName:	HEAD_PTR_UPDATE_VDENC_REG5			
Address:	1F2D90h-1F2D93h			
Name:	Head pointer Update			
ShortName:	HEAD_PTR_UPDATE_VDENC_REG6			
Address:	1F6D90h-1F6D93h			
Name:	Head pointer Update			
ShortName:	HEAD_PTR_UPDATE_VDENC_REG7			
A write to this register with a value of 1 would result in head pointer update to Display.				
DWord	Bit	Description		
0	31:1	Head pointer value <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W Hardware Clear</td> </tr> </table> <p>The head pointer value is read only value. It is updated by HW.</p>	Access:	R/W Hardware Clear
Access:	R/W Hardware Clear			

HEAD_PTR_UPDATE - Head pointer update

0 Head pointer update enable

Access:	R/W Hardware Clear
---------	--------------------

This bit can be written with a value of 0 or 1. A write with 0 is ignored. A write with 1 would result in head pointer update to display if VDEnc is in WiDi session.

While reading this bit always results zero.

Head pointer update is achieved by performing config write to address 2005_0500 for widi session 0 when Capture Mode = 0, VDENC_PIPE_MODE_SELECT, DW 5.

Head pointer update is achieved by performing config write to address 2005_0600 for widi session 1 when Capture Mode = 0, VDENC_PIPE_MODE_SELECT, DW 5.

Head pointer update is achieved by performing config write to address 2024_2000 for widi session 0 when Capture Mode = 1, VDENC_PIPE_MODE_SELECT, DW 5.

Head pointer update is achieved by performing config write to address 2024_2004 for widi session 1 when Capture Mode = 1, VDENC_PIPE_MODE_SELECT, DW 5.

Head pointer update is achieved by performing config write to address 2024_2008 for widi session 2 when Capture Mode = 1, VDENC_PIPE_MODE_SELECT, DW 5.

Head pointer update is achieved by performing config write to address 2024_200C for widi session 3 when Capture Mode = 1, VDENC_PIPE_MODE_SELECT, DW 5.

Data format:

31:28	Zeros.
27:20	Tile number
19:16	Frame number (only bit 0 is used by HW)
15:0	Tail pointer pointing to pixel row.



HEVC Local APIC Retry Vector

HEVC_LAPIC_RETRY_VECT - HEVC Local APIC Retry Vector		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	0D594h	
<p>Holds the 4 last retry interrupt vectors. The retry vector register holds the last 4 values acknowledged as an interrupt retry. Retries are errors in hardware and are not expected. HUCINT handles retries by logging the interrupt vector in this register. No interrupt is actually retried, and the interrupt stimulus will be lost if a retry occurs. The system will hang eventually. A 2-bit counter (starting at reset value of 0) is used to point to the slot/byte location from which to load the next retry vector (into the 4 available slots) in sequence. This means if a 5th retry vector shows up, it will be loaded into slot 0 again (as the counter wraps around), over-writing the retry vector which existed there in slot_0.</p>		
DWord	Bit	Description
0	31:24	Vector Slot 3
		Access: RO
	Format: U8	
	23:16	Vector Slot 2
		Access: RO
	Format: U8	
	15:8	Vector Slot 1
		Access: RO
	Format: U8	
	7:0	Vector Slot 0
		Access: RO
	Format: U8	

HIP_INDEX_REG0

HIP_INDEX_REG0 - HIP_INDEX_REG0			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	1010A0h		
DWord	Bit	Description	
0	31:24	HIP_16B_Index	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Bits 27:24 provide a 4KB index window for the GTTMMADR[16_B000h to 16_BFFFh] decode range. Bits 31:28 are reserved.	
23:16	23:16	HIP_16A_Index	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Bits 19:16 provide a 4KB index window for the GTTMMADR[16_A000h to 16_AFFFh] decode range. Bits 23:20 are reserved.	
15:8	15:8	HIP_169_Index	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Bits 11:8 provide a 4KB index window for the GTTMMADR[16_9000h to 16_9FFFh] decode range. Bits 15:12 are reserved.	
7:0	7:0	HIP_168_Index	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Bits 3:0 provide a 4KB index window for the GTTMMADR[16_8000h to 16_8FFFh] decode range. Bits 7:4 are reserved.	



HIP_INDEX_REG1

HIP_INDEX_REG1 - HIP_INDEX_REG1			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	1010A4h		
DWord	Bit	Description	
0	31:24	HIP_16F_Index	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Bits 27:24 provide a 4KB index window for the GTTMMADR[16_F000h to 16_FFFFh] decode range. Bits 31:28 are reserved.	
23:16	23:16	HIP_16E_Index	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Bits 19:16 provide a 4KB index window for the GTTMMADR[16_E000h to 16_EFFFh] decode range. Bits 23:20 are reserved.	
15:8	15:8	HIP_16D_Index	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Bits 11:8 provide a 4KB index window for the GTTMMADR[16_D000h to 16_DFFFh] decode range. Bits 15:12 are reserved.	
7:0	7:0	HIP_16C_Index	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Bits 3:0 provide a 4KB index window for the GTTMMADR[16_C000h to 16_CFFFh] decode range. Bits 7:4 are reserved.	

HOTPLUG_CTL

HOTPLUG_CTL			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	44038h-4403Bh		
Name:	Type-C Hot Plug Control		
ShortName:	TC_HOTPLUG_CTL		
Reset:	soft		
DWord	Bit	Description	
0	31	Port8 HPD Enable	
		Access:	R/W
		Value	Name
		0b	Disable
	1b	Enable	
	30	Reserved	
		Access:	RO
		Format:	MBZ
	29:28	Port8 HPD Status	
		Access:	R/WC
		Value	Name
		00b	Hot plug event not detected
		01b	Short pulse detected
		10b	Long pulse detected
	27	Port7 HPD Enable	
		Access:	R/W
Value		Name	
0b		Disable	
1b	Enable		
26	Reserved		
	Access:	RO	
	Format:	MBZ	

HOTPLUG_CTL			
	25:24	Port7 HPD Status	
		Access: R/WC	
		Value	Name
		00b	Hot plug event not detected
		01b	Short pulse detected
		10b	Long pulse detected
	11b	Short and long pulses detected	
	23	Port6 HPD Enable	
		Access: R/W	
		Value	Name
		0b	Disable
	1b	Enable	
	22	Reserved	
		Access: RO	
		Format: MBZ	
	21:20	Port6 HPD Status	
		Access: R/WC	
		Value	Name
		00b	Hot plug event not detected
		01b	Short pulse detected
10b		Long pulse detected	
11b	Short and long pulses detected		
19	Port5 HPD Enable		
	Access: R/W		
	Value	Name	
	0b	Disable	
1b	Enable		
18	Reserved		
	Access: RO		
	Format: MBZ		

HOTPLUG_CTL			
	17:16	Port5 HPD Status	
		Access: R/WC	
		Value	Name
		00b	Hot plug event not detected
		01b	Short pulse detected
		10b	Long pulse detected
	11b	Short and long pulses detected	
	15	Port4 HPD Enable	
		Access: R/W	
		Value	Name
		0b	Disable
	1b	Enable	
	14	Reserved	
		Access: RO	
		Format: MBZ	
	13:12	Port4 HPD Status	
		Access: R/WC	
		Value	Name
		00b	Hot plug event not detected
		01b	Short pulse detected
10b		Long pulse detected	
11	Port3 HPD Enable		
	Access: R/W		
	Value	Name	
	0b	Disable	
1b	Enable		
10	Reserved		
	Access: RO		
	Format: MBZ		

HOTPLUG_CTL

	9:8	Port3 HPD Status	
		Access:	R/WC
		Value	Name
		00b	Hot plug event not detected
		01b	Short pulse detected
		10b	Long pulse detected
		11b	Short and long pulses detected
	7	Port2 HPD Enable	
		Access:	R/W
		Value	Name
	0b	Disable	
	1b	Enable	
6	Reserved		
	Access:	RO	
	Format:	MBZ	
5:4	Port2 HPD Status		
	Access:	R/WC	
	Value	Name	
	00b	Hot plug event not detected	
	01b	Short pulse detected	
	10b	Long pulse detected	
	11b	Short and long pulses detected	
3	Port1 HPD Enable		
	Access:	R/W	
	Value	Name	
	0b	Disable	
	1b	Enable	
2	Reserved		
	Access:	RO	
	Format:	MBZ	

HOTPLUG_CTL												
	1:0	Port1 HPD Status										
		Access: R/WC										
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Hot plug event not detected</td> </tr> <tr> <td>01b</td> <td>Short pulse detected</td> </tr> <tr> <td>10b</td> <td>Long pulse detected</td> </tr> <tr> <td>11b</td> <td>Short and long pulses detected</td> </tr> </tbody> </table>	Value	Name	00b	Hot plug event not detected	01b	Short pulse detected	10b	Long pulse detected	11b	Short and long pulses detected
		Value	Name									
		00b	Hot plug event not detected									
		01b	Short pulse detected									
10b	Long pulse detected											
11b	Short and long pulses detected											



HS Invocation Counter

HS_INVOCATION_COUNT - HS Invocation Counter		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	64	
_Custom_GTIReset:	DEV	
Address:	02300h	
Name:	HS Invocation Counter	
ShortName:	HS_INVOCATION_COUNT	
<p>This register stores the number of patch objects processed by the HS unit. E.g., A PATCHLIST_2 topology with 6 vertices would cause this counter to increment by 3 (there are 3 2-vertex patch objects in that topology). This register is part of the context save and restore.</p> <p>More details about the precise event counted by this register are located here.</p>		
DWord	Bit	Description
0	63:32	HS Invocation Count UDW Access: R/W Number of patch objects processed by the HS stage. Updated only when HS Enable and HS Statistics Enable are set in 3DSTATE_HS
	31:0	HS Invocation Count LDW Access: R/W Number of patch objects processed by the HS stage. Updated only when HS Enable and HS Statistics Enable are set in 3DSTATE_HS

HS Invocation Counter per Slice

HS_INVOCATION_COUNT_SLICE - HS Invocation Counter per Slice				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	06588h-0658Fh			
Name:	HS Invocation Counter per Slice			
ShortName:	HS_INVOCATION_COUNT_SLICE_SVGUNIT			
Address:	17588h-1758Fh			
Name:	HS Invocation Counter per Slice			
ShortName:	HS_INVOCATION_COUNT_SLICE_SVGRUNIT			
<p>This register stores the number of patch objects processed by the HS unit in a Slice. E.g., A PATCHLIST_2 topology with 6 vertices would cause this counter to increment by 3 (there are 3 2-vertex patch objects in that topology). This register is part of the context save and restore. The value is only cleared by a write by SW. HW will maintain a separate count which is reset for purposes of sending the value to the accumulated statistics count.</p>				
DWord	Bit	Description		
0..1	63:32	HS Invocation Count UDW in Slice <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of patch objects processed by the HS stage within the slice. Updated only when HS Enable and HS Statistics Enable are set in 3DSTATE_HS	Access:	R/W
	Access:	R/W		
31:0	HS Invocation Count LDW in Slice <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of patch objects processed by the HS stage within the slice. Updated only when HS Enable and HS Statistics Enable are set in 3DSTATE_HS	Access:	R/W	
Access:	R/W			



IA Vertices Count

IA_VERTICES_COUNT - IA Vertices Count				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02310h-02317h			
Name:	IA Vertices Count			
ShortName:	IA_VERTICES_COUNT_RCSUNIT_BE_GEOMETRY			
Address:	18310h-18317h			
Name:	IA Vertices Count			
ShortName:	IA_VERTICES_COUNT_POCSUNIT_BE_GEOMETRY			
<p>This register stores the count of vertices processed by VF. This register is part of the context save and restore. More details about the precise event counted by this register are located here.</p>				
DWord	Bit	Description		
0	63:32	IA Vertices Count Report UDW <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Total number of vertices fetched by the VF stage. This count is updated for every input vertex as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)</p>	Access:	R/W
	Access:	R/W		
31:0	IA Vertices Count Report LDW <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Total number of vertices fetched by the VF stage. This count is updated for every input vertex as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)</p>	Access:	R/W	
Access:	R/W			

Idle Switch Delay

IDLEDLY - Idle Switch Delay	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	0223Ch-0223Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_RCSUNIT
Address:	2223Ch-2223Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_BCSUNIT
Address:	1C023Ch-1C023Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_VCSUNIT0
Address:	1C423Ch-1C423Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_VCSUNIT1
Address:	1C823Ch-1C823Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_VECSUNIT0
Address:	1D023Ch-1D023Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_VCSUNIT2
Address:	1D423Ch-1D423Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_VCSUNIT3
Address:	1D823Ch-1D823Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_VECSUNIT1
Address:	1E023Ch-1E023Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_VCSUNIT4
Address:	1E423Ch-1E423Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_VCSUNIT5



IDLEDLY - Idle Switch Delay

Address:	1E823Ch-1E823Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_VECSUNIT2
Address:	1F023Ch-1F023Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_VCSUNIT6
Address:	1F423Ch-1F423Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_VCSUNIT7
Address:	1F823Ch-1F823Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_VECSUNIT3
Address:	1A23Ch-1A23Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_CCSUNIT0
Address:	1C23Ch-1C23Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_CCSUNIT1
Address:	1E23Ch-1E23Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_CCSUNIT2
Address:	2623Ch-2623Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_CCSUNIT3

The IDLEDLY register contains an Idle Delay field which specifies eight times the time stamp base units allowed for command streamer to wait before a context is switched out leading to IDLE state in Execlst mode, i.e following this context switch there is no active element available in HW to execute. Refer Time Stamp Bases subsection in Power Management chapter for time stamp base unit granularity. Example: An IDLE Delay count of 2 with Time stamp base unit value of 80ns would mean an idle delay wait of 1280ns (2*8*80). A default value of 0, means that by default, there is no restriction to wait on a context switch leading to IDLE. This register has no significance when Execlists are not enabled.

DWord	Bit	Description	
0	31:21	Reserved	
		Access:	RO
		Format:	MBZ

IDLEDLY - Idle Switch Delay						
	20:0	<p>IDLE Delay</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U21</td> </tr> </table> <p>Eight times the time stamp base units allowed. Refer Time Stamp Bases subsection in Power Management chapter for time stamp base unit granularity. Example: An IDLE Delay count of 2 with Time stamp base unit value of 80ns would mean an idle delay wait of 1280ns (2*8*80).</p>	Access:	R/W	Format:	U21
Access:	R/W					
Format:	U21					



Indirect Context Offset Pointer

INDIRECT_CTX_OFFSET - Indirect Context Offset Pointer	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	021C8h-021CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_RCSUNIT_CTX
Address:	221C8h-221CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_BCSUNIT_CTX
Address:	1C01C8h-1C01CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_VCSUNIT0_CTX
Address:	1C41C8h-1C41CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_VCSUNIT1_CTX
Address:	1C81C8h-1C81CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_VECSUNIT0_CTX
Address:	1D01C8h-1D01CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_VCSUNIT2_CTX
Address:	1D41C8h-1D41CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_VCSUNIT3_CTX
Address:	1D81C8h-1D81CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_VECSUNIT1_CTX
Address:	1E01C8h-1E01CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_VCSUNIT4_CTX
Address:	1E41C8h-1E41CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_VCSUNIT5_CTX

INDIRECT_CTX_OFFSET - Indirect Context Offset Pointer	
Address:	1E81C8h-1E81CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_VECSUNIT2_CTX
Address:	1F01C8h-1F01CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_VCSUNIT6_CTX
Address:	1F41C8h-1F41CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_VCSUNIT7_CTX
Address:	1F81C8h-1F81CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_VECSUNIT3_CTX
Address:	1A1C8h-1A1CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_CCSUNIT0_CTX
Address:	1C1C8h-1C1CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_CCSUNIT1_CTX
Address:	1E1C8h-1E1CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_CCSUNIT2_CTX
Address:	261C8h-261CBh
Name:	Indirect Context Offset Pointer
ShortName:	INDIRECT_CTX_OFFSET_CCSUNIT3_CTX
<p>This register is used to program the offset where commands RCS_INDIRECT_CTX points to will be executed as part of engine context restore.</p>	
Programming Notes	
<p>BlitterCS/VideoCS/VideoCS2/VideoEnhancementCS/PositionCS: This register functionality is not supported and must not be programmed for these command streamers.</p>	
<p>Offset of Indirect CS context must be always programmed to a command boundary and cacheline boundary inside the context image.</p>	
<p>Indirect context pointer itself is restored during context restore and hence Indirect Context Offset must not be programmed with value less than 0x5.</p>	

DWord	Bit	Description	
0	31:16	Reserved	
		Access:	RO
		Format:	MBZ
	15:6	Offset of Indirect CS Context	
		Access:	R/W
		Format:	U10
		This is the cache line offset for the Indirect CS context. This defaults to execute between CS and SVG context. It is not valid to program this to a value that is greater or equal to the starting offset for RS context. If context must be programmed at the end of engine context then program then use BB_PER_CTX_PTR.	
		Value	Name
		0Dh	[Default]
	5:0	Reserved	
Access:		RO	
Format:		MBZ	

Indirect Context Pointer

INDIRECT_CTX - Indirect Context Pointer	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	021C4h-021C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_RCSUNIT_CTX
Address:	221C4h-221C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_BCSUNIT_CTX
Address:	1C01C4h-1C01C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_VCSUNIT0_CTX
Address:	1C41C4h-1C41C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_VCSUNIT1_CTX
Address:	1C81C4h-1C81C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_VECSUNIT0_CTX
Address:	1D01C4h-1D01C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_VCSUNIT2_CTX
Address:	1D41C4h-1D41C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_VCSUNIT3_CTX
Address:	1D81C4h-1D81C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_VECSUNIT1_CTX
Address:	1E01C4h-1E01C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_VCSUNIT4_CTX
Address:	1E41C4h-1E41C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_VCSUNIT5_CTX



INDIRECT_CTX - Indirect Context Pointer	
Address:	1E81C4h-1E81C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_VECSUNIT2_CTX
Address:	1F01C4h-1F01C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_VCSUNIT6_CTX
Address:	1F41C4h-1F41C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_VCSUNIT7_CTX
Address:	1F81C4h-1F81C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_VECSUNIT3_CTX
Address:	1A1C4h-1A1C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_CCSUNIT0_CTX
Address:	1C1C4h-1C1C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_CCSUNIT1_CTX
Address:	1E1C4h-1E1C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_CCSUNIT2_CTX
Address:	261C4h-261C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_CCSUNIT3_CTX
<p>This register is used to program the indirect address to be executed between CS and SVG engine context if enabled. This will only get executed due to regular context save/restore and not during power restore. This register is part of the execution list context and will be executed per context. Only supported if execution list is enabled. There is no preempting workloads within this context.</p>	

Programming Notes

BlitterCS/VideoCS/VideoCS2/VideoEnhancementCS/PositionCS: This register functionality is not supported and must not be programmed for these command streamers.

The following commands are not supported within Render CS indirect context:

Command Name
MI_WAIT_FOR_EVENT
MI_ARB_CHECK
MI_REPORT_HEAD
MI_TOPOLOGY_FILTER
MI_SET_CONTEXT
MI_SEMAPHORE_WAIT in Memory Poll Mode is not supported. MI_SEMAPHORE_WAIT in register poll mode is supported.
MI_BATCH_BUFFER_START
MI_CONDITIONAL_BATCH_BUFFER_END
GPGPU_WALKER
3DPRIMITIVE
MI_BATCH_BUFFER_END

DWord	Bit	Description				
0	31:6	<p>Indirect CS Context Address</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>Pointer to the Context in memory to be executed as a batch.</p>	Access:	R/W	Format:	GraphicsAddress[31:6]
Access:	R/W					
Format:	GraphicsAddress[31:6]					

5:0	Size of Indirect CS Context	
	Access:	R/W
	Format:	U6
	This is the size of the Indirect Context for CS. This size supports up to 63 cache lines worth of commands where a cache line is 64B. If programmed to zero then the indirect fetch of the CS context is disabled.	
	Value	Name
[0,63]		

infcv Vdbox unit Level Clock Gating override during rstflow

INFMISCCP9568 - infcv Vdbox unit Level Clock Gating override during rstflow			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	09568h		
Miscellaneous Clocking Config Bits			
DWord	Bit	Description	
0	31	clock gate control Lock	
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		0 = Bits of MISCCPCTL register are R/W 1 = All bits of MISCCPCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
	30:1	Reserved	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Reserved	
	0	Reserved	
		Access:	R/W
_Custom_GTIRreset:		BUS	
Reserved			



INF Power Context Save request

INFCGCTL9564 - INF Power Context Save request		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	09564h	
DWord	Bit	Description
0	31:16	Message Mask
		Access: RO
		_Custom_GTIRreset: BUS
	Message Mask bits for lower 16 bits	
15:10	Reserved	
	Access: RO	_Custom_GTIRreset: BUS
Reserved		
9	Power context save request	
	Access: R/W Set	_Custom_GTIRreset: BUS
	Power Context Save Request 1'b0 : Power context save is not being requested 1'b1 : Power context save is being requested CPUUnit self-clears this bit upon sampling.	
8:0	Power Context Save request credit count	
	Access: R/W	_Custom_GTIRreset: BUS
	QWord Credits for Power Context Save Request Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511 : Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).	

INF unit Level Clock Gating Control 9560

INFCGCTL9560 - INF unit Level Clock Gating Control 9560			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	09560h		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31:24	Reserved	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Reserved	
	23	d2dcmi Clock Gating Disable	
		Default Value:	1b
		Access:	R/W
		_Custom_GTIReset:	BUS
			d2dcmi Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	22	d2dsb Clock Gating Disable	
		Default Value:	1b
		Access:	R/W
_Custom_GTIReset:		BUS	
		d2dsb Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
21	d2dcxl Clock Gating Disable		
	Default Value:	1b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
		d2dcxl Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

INFCGCTL9560 - INF unit Level Clock Gating Control 9560

20	<p>maxfuc Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>mxbu2c Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
19	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Reserved</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
18	<p>cmi Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>mxbu2c Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
17	<p>mcxl Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>mxbu2c Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
16	<p>mxbu2c Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>mxbu2c Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						

INFCGCTL9560 - INF unit Level Clock Gating Control 9560

15	<p>mxbc2u Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>mxbc2u Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS		
Default Value:	1b								
Access:	R/W								
_Custom_GTIRreset:	BUS								
14	<p>mdat Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>mdat Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS		
Default Value:	1b								
Access:	R/W								
_Custom_GTIRreset:	BUS								
13	<p>GDTU Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GDTU Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr style="background-color: #e6f2ff;"> <td style="text-align: center; padding: 5px;">Workaround</td> </tr> <tr> <td style="padding: 5px;">SW is required to disable clock gating to converge timing.</td> </tr> </table>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS	Workaround	SW is required to disable clock gating to converge timing.
Default Value:	1b								
Access:	R/W								
_Custom_GTIRreset:	BUS								
Workaround									
SW is required to disable clock gating to converge timing.									
12	<p>Ramdft Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS		
Default Value:	1b								
Access:	R/W								
_Custom_GTIRreset:	BUS								

INFCGCTL9560 - INF unit Level Clock Gating Control 9560

11	<p>MERTXFUNIT Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>MERTXFUNIT Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;">Workaround</td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS	Workaround	SW is required to disable clock gating to converge timing.
Default Value:	1b								
Access:	R/W								
_Custom_GTIRreset:	BUS								
Workaround									
SW is required to disable clock gating to converge timing.									
10	<p>MERTFUNIT Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>MERTFUNIT Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;">Workaround</td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS	Workaround	SW is required to disable clock gating to converge timing.
Default Value:	1b								
Access:	R/W								
_Custom_GTIRreset:	BUS								
Workaround									
SW is required to disable clock gating to converge timing.									
9	<p>Reserved</p>								
8	<p>SnoopFilter Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Snoop filter Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS		
Default Value:	1b								
Access:	R/W								
_Custom_GTIRreset:	BUS								
7	<p>CPMAunit Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>CPMAunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS		
Default Value:	1b								
Access:	R/W								
_Custom_GTIRreset:	BUS								

INFCGCTL9560 - INF unit Level Clock Gating Control 9560

6	<p>GTFSunit Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GTFSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
5	<p>RPMunit Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>RPMunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
4	<p>MBGFUCunit Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>MBGFUCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
3	<p>CGPSFunit Clock Gating Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>CGPSFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						

INFCGCTL9560 - INF unit Level Clock Gating Control 9560

2	MDRBunit Clock Gating Disable	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>MDRBunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b							
Access:	R/W							
_Custom_GTIRreset:	BUS							
1	MGSRunit Clock Gating Disable	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>MGSRunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <div style="background-color: #e6f2ff; padding: 5px; text-align: center;">Workaround</div> <p>SW is required to disable clock gating to converge timing.</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b							
Access:	R/W							
_Custom_GTIRreset:	BUS							
0	MRCunit Clock Gating Disable	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>MRCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <div style="background-color: #e6f2ff; padding: 5px; text-align: center;">Workaround</div> <p>SW is required to disable clock gating to converge timing.</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b							
Access:	R/W							
_Custom_GTIRreset:	BUS							

Instruction Parser Mode Register

INSTPM - Instruction Parser Mode Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	020C0h-020C3h
Name:	Instruction Parser Mode Register
ShortName:	INSTPM_RCSUNIT_CTX
Address:	220C0h-220C3h
Name:	Instruction Parser Mode Register
ShortName:	INSTPM_BCSUNIT_CTX
Address:	1C00C0h-1C00C3h
Name:	Instruction Parser Mode Register
ShortName:	INSTPM_VCSUNIT0_CTX
Address:	1C40C0h-1C40C3h
Name:	Instruction Parser Mode Register
ShortName:	INSTPM_VCSUNIT1_CTX
Address:	1C80C0h-1C80C3h
Name:	Instruction Parser Mode Register
ShortName:	INSTPM_VECSUNIT0_CTX
Address:	1D00C0h-1D00C3h
Name:	Instruction Parser Mode Register
ShortName:	INSTPM_VCSUNIT2_CTX
Address:	1D40C0h-1D40C3h
Name:	Instruction Parser Mode Register
ShortName:	INSTPM_VCSUNIT3_CTX
Address:	1D80C0h-1D80C3h
Name:	Instruction Parser Mode Register
ShortName:	INSTPM_VECSUNIT1_CTX
Address:	1E00C0h-1E00C3h
Name:	Instruction Parser Mode Register
ShortName:	INSTPM_VCSUNIT4_CTX
Address:	1E40C0h-1E40C3h
Name:	Instruction Parser Mode Register
ShortName:	INSTPM_VCSUNIT5_CTX



INSTPM - Instruction Parser Mode Register

Address: 1E80C0h-1E80C3h
Name: Instruction Parser Mode Register
ShortName: INSTPM_VECSUNIT2_CTX

Address: 1F00C0h-1F00C3h
Name: Instruction Parser Mode Register
ShortName: INSTPM_VCSUNIT6_CTX

Address: 1F40C0h-1F40C3h
Name: Instruction Parser Mode Register
ShortName: INSTPM_VCSUNIT7_CTX

Address: 1F80C0h-1F80C3h
Name: Instruction Parser Mode Register
ShortName: INSTPM_VECSUNIT3_CTX

Address: 1A0C0h-1A0C3h
Name: Instruction Parser Mode Register
ShortName: INSTPM_CCSUNIT0_CTX

Address: 1C0C0h-1C0C3h
Name: Instruction Parser Mode Register
ShortName: INSTPM_CCSUNIT1_CTX

Address: 1E0C0h-1E0C3h
Name: Instruction Parser Mode Register
ShortName: INSTPM_CCSUNIT2_CTX

Address: 260C0h-260C3h
Name: Instruction Parser Mode Register
ShortName: INSTPM_CCSUNIT3_CTX

The INSTPM register is used to control the operation of the Instruction Parser. Certain classes of instructions can be disabled (ignored) - often useful for detecting performance bottlenecks. Also, Synchronizing Flush operations can be initiated - useful for ensuring the completion (vs. only parsing) of rendering instructions.

Programming Notes

- If an instruction type is disabled, the parser will read those instructions but not process them.
- Error checking will be performed even if the instruction is ignored.
- All Reserved bits are implemented.
- This Register is saved and restored as part of Context.

DWord	Bit	Description							
0	31:16	Mask							
		Access: WO							
		Format: Mask							
		Masks: These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.							
15		Register Poll Mode Semaphore Wait Event IDLE message Disable							
		Access: R/W							
		This bit controls the DOP CG behavior of CS while waiting for pending semaphore wait for event to be satisfied in register poll mode of operation.							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>When Rest, CS trigger DOP CG on an unsuccessful semaphore wait in register poll mode of operation.</td> </tr> <tr> <td>1</td> <td></td> <td>When Set, CS doesn't trigger DOP CG on an unsuccessful semaphore wait in register poll mode of operation.</td> </tr> </tbody> </table>	Value	Name	Description	0	[Default]	When Rest, CS trigger DOP CG on an unsuccessful semaphore wait in register poll mode of operation.	1
Value	Name	Description							
0	[Default]	When Rest, CS trigger DOP CG on an unsuccessful semaphore wait in register poll mode of operation.							
1		When Set, CS doesn't trigger DOP CG on an unsuccessful semaphore wait in register poll mode of operation.							
14		Reserved							
		Access: R/W							
		Format: PBC							
13		Enable Semaphore Register Poll Mask							
		Access: R/W							
		This bit enables masking of the register data read prior to semaphore comparison on a register poll mode.							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>In register poll mode of operation Semaphore Address Upper Dword will be used as mask and applied to the data read from the register prior to comparison. Mask Bit Set to 0 indicate the corresponding bit read from the register is considered as it is unmodified for comparison. Mask Bit Set to 1 indicate the corresponding bit read from the register is forced to 0 for comparison.</td> </tr> <tr> <td>0</td> <td>[Default]</td> <td>Regular comparison with no mask applied.</td> </tr> </tbody> </table>	Value	Name	Description	1		In register poll mode of operation Semaphore Address Upper Dword will be used as mask and applied to the data read from the register prior to comparison. Mask Bit Set to 0 indicate the corresponding bit read from the register is considered as it is unmodified for comparison. Mask Bit Set to 1 indicate the corresponding bit read from the register is forced to 0 for comparison.	0
Value	Name	Description							
1		In register poll mode of operation Semaphore Address Upper Dword will be used as mask and applied to the data read from the register prior to comparison. Mask Bit Set to 0 indicate the corresponding bit read from the register is considered as it is unmodified for comparison. Mask Bit Set to 1 indicate the corresponding bit read from the register is forced to 0 for comparison.							
0	[Default]	Regular comparison with no mask applied.							
12		PreFetch Disable Status							
		Access: R/W							
		This bit gets programmed on executing MI_ARB_CHK command with mask bit set for Pre-Fetch Disable. This bit is used to context save/restore the Pre-Fetch Disable status on a context switch. This bit must not be directly written by software.							

DWord	Bit	Description
	11	CLFLUSH Toggle
		Source: RenderCS, PositionCS
		Access: RO
		Format: U1
This bit changes polarity each time the MI_CLFLUSH command completes. This bit is Read Only.		
	10	Reserved
		Access: R/W
	9:0	Reserved
		Access: R/W

Interrupt Line

INTRLINE_0_2_0_PCI - Interrupt Line								
Register Space:	PCI: 0/2/0							
Size (in bits):	8							
Address:	0003Ch							
<p>This register is used to communicate interrupt line routing information. The device itself does not use this value, rather it is used by device drivers and operating systems to determine priority and vector information.</p>								
DWord	Bit	Description						
0	7:0	<p>Interrupt Connection</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>00000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Used to communicate interrupt line routing information. POST software writes the routing information into this register as it initializes and configures the system. The value in this register indicates to which input of the system interrupt controller the device's interrupt pin is connected.</p>	Default Value:	00000000b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	00000000b							
Access:	R/W							
_Custom_GTIReset:	BUS							



Interrupt Mask and Enable Register

INT_MASK_ENABLE - Interrupt Mask and Enable Register	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	020A8h-020ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_RCSUNIT_CTX
Address:	220A8h-220ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_BCSUNIT_CTX
Address:	1C00A8h-1C00ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_VCSUNIT0_CTX
Address:	1C40A8h-1C40ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_VCSUNIT1_CTX
Address:	1C80A8h-1C80ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_VECSUNIT0_CTX
Address:	1D00A8h-1D00ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_VCSUNIT2_CTX
Address:	1D40A8h-1D40ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_VCSUNIT3_CTX
Address:	1D80A8h-1D80ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_VECSUNIT1_CTX
Address:	1E00A8h-1E00ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_VCSUNIT4_CTX

Address:	1E40A8h-1E40ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_VCSUNIT5_CTX
Address:	1E80A8h-1E80ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_VECSUNIT2_CTX
Address:	1F00A8h-1F00ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_VCSUNIT6_CTX
Address:	1F40A8h-1F40ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_VCSUNIT7_CTX
Address:	1F80A8h-1F80ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_VECSUNIT3_CTX
Address:	1A0A8h-1A0ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_CCSUNIT0_CTX
Address:	1C0A8h-1C0ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_CCSUNIT1_CTX
Address:	1E0A8h-1E0ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_CCSUNIT2_CTX
Address:	260A8h-260ABh
Name:	INT_MASK_ENABLE
ShortName:	INT_MASK_ENABLE_CCSUNIT3_CTX
<p>This register has the interrupt enables and interrupt masks for an engine to be used for memory based interrupt processing. This register gets loaded on context restore through MI_LOAD_REGISTER_MEM command in the context image and on a context save HW disables byte enables corresponding to the MI_LOAD_REGISTER_MEM command. This register is not context save/restored.</p>	

DWord	Bit	Description		
0	31:16	<p>Interrupt Mask</p> <table border="1" data-bbox="332 331 1469 378"> <tr> <td data-bbox="332 331 1010 378">Access:</td> <td data-bbox="1010 331 1469 378">R/W</td> </tr> </table> <p>This field controls the interrupt generation for memory based interrupt processing. Memory based interrupt processing is only supported for Virtual Functions. Memory based interrupt processing is not supported for Physical Function. An interrupt must be enabled in order for it to be considered for generating interrupt to the host based on its interrupt mask. Each bit in this field is an interrupt mask corresponding to the interrupt defined in the engines interrupt vector. Refer to the Interrupt Control Register section for bit definitions.</p> <ul data-bbox="370 604 1404 714" style="list-style-type: none"> • Set: An interrupt is masked and will not generate interrupt message to host. • Reset: An interrupt is unmasked. On occurrence of an interrupt and if the interrupt is enabled, will result in generating an interrupt message to the host. 	Access:	R/W
Access:	R/W			
	15:0	<p>Interrupt Enable</p> <table border="1" data-bbox="332 814 1469 861"> <tr> <td data-bbox="332 814 1010 861">Access:</td> <td data-bbox="1010 814 1469 861">R/W</td> </tr> </table> <p>This field controls the interrupt generation and reporting for memory based interrupt processing. Memory based interrupt processing is only supported for Virtual Functions. Memory based interrupt processing is not supported for Physical Function. Interrupt enable controls two aspects of an interrupt.</p> <ul data-bbox="370 1018 1263 1092" style="list-style-type: none"> • Interrupt status reporting to Interrupt Status Report page in memory. • Interrupt will be considered for generating an interrupt message to host. <p>Each bit in this field is an interrupt enable corresponding to the interrupt defined in the engines interrupt vector. Refer to the Interrupt Control Register section for bit definitions.</p> <ul data-bbox="370 1192 1469 1444" style="list-style-type: none"> • A value '1' programmed for an interrupt is considered as Enabled: Interrupt is enabled. On occurrence of an interrupt corresponding status of the interrupt is updated to the Interrupt Status page. Interrupt is considered for generating interrupt to host if it is unmasked through its corresponding Interrupt Mask value. • A value '0' programmed for an interrupt is considered as Disabled: Interrupt is disabled. Occurrence of an interrupt will not result in updating the interrupt status in memory nor it will be considered for generating interrupt message to the host. 	Access:	R/W
Access:	R/W			

Interrupt Pin

INTRPIN_0_2_0_PCI - Interrupt Pin										
Register Space:	PCI: 0/2/0									
Size (in bits):	8									
Address:	0003Dh									
This register tells which interrupt pin the device uses.										
DWord	Bit	Description								
0	7:0	Interrupt Pin Value <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> No INTA# interrupt pin support. Hardwired 0. <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00000000b</td> <td></td> </tr> </tbody> </table>	Access:	RO	_Custom_GTIReset:	BUS	Value	Name	00000000b	
Access:	RO									
_Custom_GTIReset:	BUS									
Value	Name									
00000000b										



Interrupt Pin Assignment 0

INTR_PIN_ASSIGN_0 - Interrupt Pin Assignment 0			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
<p>This register provides mapping of an interrupt generated by an interrupt group to one of the External Interrupt pins of the core. Refer Interrupt Overview in GUC Interrupts Register Overview section to get an overview of different Interrupt Groups and External Interrupt pins.</p> <p>Programming a pin value (0..27) against an interrupt maps the hardware generated interrupt to the corresponding External Interrupt pin of the core. Mapping of more than one interrupt to the same External Interrupt pin will result in logical OR of the corresponding interrupts connected to the External Interrupt pin. Interrupt pins [27:0] on the core interface map to the interrupt bits[31:4] of the INTERRUPT register inside the core.</p> <p>Default value is set to 5'h1F indicating no interrupt is connected to the interrupt pin of the core and is grounded. Valid value can range from 5'h0 to 5'h1Band 5'h1F.</p>			
Programming Notes			
This register is saved in the power context			
DWord	Bit	Description	
0	31:30	Reserved	
		Access:	RO
		Format:	MBZ
	29:25	Interrupt Group 5 Pin Assignment	
		Default Value:	1Fh
		Access:	R/W
	24:20	Interrupt Group 4 Pin Assignment	
		Default Value:	1Fh
		Access:	R/W
	19:15	Interrupt Group 3 Pin Assignment	
		Default Value:	1Fh
		Access:	R/W
	14:10	Interrupt Group 2 Pin Assignment	
		Default Value:	1Fh
Access:		R/W	
9:5	Interrupt Group 1 Pin Assignment		
	Default Value:	1Fh	
	Access:	R/W	

INTR_PIN_ASSIGN_0 - Interrupt Pin Assignment 0			
	4:0	Interrupt Group 0 Pin Assignment	
		Default Value:	1Fh
		Access:	R/W



Interrupt Pin Assignment 1

INTR_PIN_ASSIGN_1 - Interrupt Pin Assignment 1			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
<p>This register provides mapping of an interrupt generated by an interrupt group to one of the External Interrupt pins of the core. Refer Interrupt Overview in GUC Interrupts Register Overview section to get an overview of different Interrupt Groups and External Interrupt pins.</p> <p>Programming a pin value (0..27) against an interrupt maps the hardware generated interrupt to the corresponding External Interrupt pin of the core. Mapping of more than one interrupt to the same External Interrupt pin will result in logical OR of the corresponding interrupts connected to the External Interrupt pin. Interrupt pins [27:0] on the core interface map to the interrupt bits[31:4] of the INTERRUPT register inside the core.</p> <p>Default value is set to 5'h1F indicating no interrupt is connected to the interrupt pin of the core and is grounded. Valid value can range from 5'h0 to 5'h1Band 5'h1F.</p>			
Programming Notes			
This register is saved in the power context			
DWord	Bit	Description	
0	31:30	Reserved	
		Access:	RO
		Format:	MBZ
	29:25	Interrupt Group 11 Pin Assignment	
		Default Value:	1Fh
		Access:	R/W
	24:20	Interrupt Group 10 Pin Assignment	
		Default Value:	1Fh
		Access:	R/W
	19:15	Interrupt Group 9 Pin Assignment	
		Default Value:	1Fh
		Access:	R/W
	14:10	Interrupt Group 8 Pin Assignment	
		Default Value:	1Fh
Access:		R/W	
9:5	Interrupt Group 7 Pin Assignment		
	Default Value:	1Fh	
	Access:	R/W	

INTR_PIN_ASSIGN_1 - Interrupt Pin Assignment 1			
	4:0	Interrupt Group 6 Pin Assignment	
		Default Value:	1Fh
		Access:	R/W



Interrupt Pin Assignment 2

INTR_PIN_ASSIGN_2 - Interrupt Pin Assignment 2			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
<p>This register provides mapping of an interrupt generated by an interrupt group to one of the External Interrupt pins of the core. Refer Interrupt Overview in GUC Interrupts Register Overview section to get an overview of different Interrupt Groups and External Interrupt pins.</p> <p>Programming a pin value (0..27) against an interrupt maps the hardware generated interrupt to the corresponding External Interrupt pin of the core. Mapping of more than one interrupt to the same External Interrupt pin will result in logical OR of the corresponding interrupts connected to the External Interrupt pin. Interrupt pins [27:0] on the core interface map to the interrupt bits[31:4] of the INTERRUPT register inside the core.</p> <p>Default value is set to 5'h1F indicating no interrupt is connected to the interrupt pin of the core and is grounded. Valid value can range from 5'h0 to 5'h1Band 5'h1F.</p>			
Programming Notes			
This register is saved in the power context			
DWord	Bit	Description	
0	31:25	Reserved	
		Access:	RO
		Format:	MBZ
	24:20	Interrupt Group16 Pin Assignment	
		Default Value:	1Fh
		Access:	R/W
	19:15	Interrupt Group 15 Pin Assignment	
		Default Value:	1Fh
		Access:	R/W
	14:10	Interrupt Group14 Pin Assignment	
		Default Value:	1Fh
		Access:	R/W
	9:5	Interrupt Group 13 Pin Assignment	
		Default Value:	1Fh
		Access:	R/W
	4:0	Interrupt Group 12 Pin Assignment	
		Default Value:	1Fh
		Access:	R/W

Interrupt Pin Assignment 3

INTR_PIN_ASSIGN_3 - Interrupt Pin Assignment 3			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
<p>This register provides mapping of an interrupt generated by an interrupt group to one of the External Interrupt pins of the core. Refer Interrupt Overview in GUC Interrupts Register Overview section to get an overview of different Interrupt Groups and External Interrupt pins.</p> <p>Programming a pin value (0..27) against an interrupt maps the hardware generated interrupt to the corresponding External Interrupt pin of the core. Mapping of more than one interrupt to the same External Interrupt pin will result in logical OR of the corresponding interrupts connected to the External Interrupt pin. Interrupt pins [27:0] on the core interface map to the interrupt bits[31:4] of the INTERRUPT register inside the core.</p> <p>Default value is set to 5'h1F indicating no interrupt is connected to the interrupt pin of the core and is grounded. Valid value can range from 5'h0 to 5'h1Band 5'h1F.</p>			
Programming Notes			
This register is saved in the power context			
DWord	Bit	Description	
0	31:0	Reserved	
		Access:	RO
		Format:	MBZ



Interrupt Pin Assignment 4

INTR_PIN_ASSIGN_4 - Interrupt Pin Assignment 4						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
<p>This register provides mapping of an interrupt generated by an interrupt group to one of the External Interrupt pins of the core. Refer Interrupt Overview in GUC Interrupts Register Overview section to get an overview of different Interrupt Groups and External Interrupt pins.</p> <p>Programming a pin value (0..27) against an interrupt maps the hardware generated interrupt to the corresponding External Interrupt pin of the core. Mapping of more than one interrupt to the same External Interrupt pin will result in logical OR of the corresponding interrupts connected to the External Interrupt pin. Interrupt pins [27:0] on the core interface map to the interrupt bits[31:4] of the INTERRUPT register inside the core.</p> <p>Default value is set to 5'h1F indicating no interrupt is connected to the interrupt pin of the core and is grounded. Valid value can range from 5'h0to 5'h19and 5'h1F.</p>						
Programming Notes						
This register is saved in the power context						
DWord	Bit	Description				
0	31:0	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

Interrupt Source Report Pointer

INT_SRC_RPT_PTR - Interrupt Source Report Pointer	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	020A4h-020A7h
Name:	INT_SRC_RPT_PTR
ShortName:	INT_SRC_RPT_PTR_RCSUNIT_CTX
Address:	220A4h-220A7h
Name:	INT_SRC_RPT_PTR
ShortName:	INT_SRC_RPT_PTR_BCSUNIT_CTX
Address:	1C00A4h-1C00A7h
Name:	INT_SRC_RPT_PTR
ShortName:	INT_SRC_RPT_PTR_VCSUNIT0_CTX
Address:	1C40A4h-1C40A7h
Name:	INT_SRC_RPT_PTR
ShortName:	INT_SRC_RPT_PTR_VCSUNIT1_CTX
Address:	1C80A4h-1C80A7h
Name:	INT_SRC_RPT_PTR
ShortName:	INT_SRC_RPT_PTR_VECSUNIT0_CTX
Address:	1D00A4h-1D00A7h
Name:	INT_SRC_RPT_PTR
ShortName:	INT_SRC_RPT_PTR_VCSUNIT2_CTX
Address:	1D40A4h-1D40A7h
Name:	INT_SRC_RPT_PTR
ShortName:	INT_SRC_RPT_PTR_VCSUNIT3_CTX
Address:	1D80A4h-1D80A7h
Name:	INT_SRC_RPT_PTR
ShortName:	INT_SRC_RPT_PTR_VECSUNIT1_CTX
Address:	1E00A4h-1E00A7h
Name:	INT_SRC_RPT_PTR
ShortName:	INT_SRC_RPT_PTR_VCSUNIT4_CTX
Address:	1E40A4h-1E40A7h
Name:	INT_SRC_RPT_PTR
ShortName:	INT_SRC_RPT_PTR_VCSUNIT5_CTX



INT_SRC_RPT_PTR - Interrupt Source Report Pointer

Address: 1E80A4h-1E80A7h
Name: INT_SRC_RPT_PTR
ShortName: INT_SRC_RPT_PTR_VECSUNIT2_CTX

Address: 1F00A4h-1F00A7h
Name: INT_SRC_RPT_PTR
ShortName: INT_SRC_RPT_PTR_VCSUNIT6_CTX

Address: 1F40A4h-1F40A7h
Name: INT_SRC_RPT_PTR
ShortName: INT_SRC_RPT_PTR_VCSUNIT7_CTX

Address: 1F80A4h-1F80A7h
Name: INT_SRC_RPT_PTR
ShortName: INT_SRC_RPT_PTR_VECSUNIT3_CTX

Address: 1A0A4h-1A0A7h
Name: INT_SRC_RPT_PTR
ShortName: INT_SRC_RPT_PTR_CCSUNIT0_CTX

Address: 1C0A4h-1C0A7h
Name: INT_SRC_RPT_PTR
ShortName: INT_SRC_RPT_PTR_CCSUNIT1_CTX

Address: 1E0A4h-1E0A7h
Name: INT_SRC_RPT_PTR
ShortName: INT_SRC_RPT_PTR_CCSUNIT2_CTX

Address: 260A4h-260A7h
Name: INT_SRC_RPT_PTR
ShortName: INT_SRC_RPT_PTR_CCSUNIT3_CTX

This register points to a cacheline (Interrupt Source) in memory to which an engine must report as source of interrupt prior to generating an interrupt to the host. Each engine is assigned a fixed byte location in the cacheline to report as source of interrupt. The byte offset in to the cacheline is always fixed and implicit for an engine. An engine logs as source of interrupt by writing a value of FFh to it assigned byte offset in the cacheline prior to generating interrupt to the host. An interrupt is generated to host by an engine only on occurrence of an interrupt that is enabled and un-masked. Interrupt service routine will first look at the source of the interrupt to parse the interrupt status report page efficiently. Graphics memory address pointing to the interrupt source in memory is cacheline aligned and is in Guest GGTT address space. This register gets loaded on a context restore from ring context through MI_LOAD_REGISTER_IMM command and on a context save byte enables are disabled for the corresponding command to keep it read only from HW perspective.

DWord	Bit	Description	
0	31:6	Interrupt Source Report Address	
		Access:	R/W
	Format:	GraphicsAddress[31:6]	
	5:0	Reserved	
Access:		R/W	
Format:		PBC	



Interrupt Status Report Pointer

INT_STATUS_RPT_PTR - Interrupt Status Report Pointer	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	020ACh-020AFh
Name:	INT_STATUS_RPT_PTR
ShortName:	INT_STATUS_RPT_PTR_RCSUNIT_CTX
Address:	220ACh-220AFh
Name:	INT_STATUS_RPT_PTR
ShortName:	INT_STATUS_RPT_PTR_BCSUNIT_CTX
Address:	1C00ACh-1C00AFh
Name:	INT_STATUS_RPT_PTR
ShortName:	INT_STATUS_RPT_PTR_VCSUNIT0_CTX
Address:	1C40ACh-1C40AFh
Name:	INT_STATUS_RPT_PTR
ShortName:	INT_STATUS_RPT_PTR_VCSUNIT1_CTX
Address:	1C80ACh-1C80AFh
Name:	INT_STATUS_RPT_PTR
ShortName:	INT_STATUS_RPT_PTR_VECSUNIT0_CTX
Address:	1D00ACh-1D00AFh
Name:	INT_STATUS_RPT_PTR
ShortName:	INT_STATUS_RPT_PTR_VCSUNIT2_CTX
Address:	1D40ACh-1D40AFh
Name:	INT_STATUS_RPT_PTR
ShortName:	INT_STATUS_RPT_PTR_VCSUNIT3_CTX
Address:	1D80ACh-1D80AFh
Name:	INT_STATUS_RPT_PTR
ShortName:	INT_STATUS_RPT_PTR_VECSUNIT1_CTX
Address:	1E00ACh-1E00AFh
Name:	INT_STATUS_RPT_PTR
ShortName:	INT_STATUS_RPT_PTR_VCSUNIT4_CTX
Address:	1E40ACh-1E40AFh
Name:	INT_STATUS_RPT_PTR
ShortName:	INT_STATUS_RPT_PTR_VCSUNIT5_CTX

INT_STATUS_RPT_PTR - Interrupt Status Report Pointer

Address: 1E80ACh-1E80AFh
 Name: INT_STATUS_RPT_PTR
 ShortName: INT_STATUS_RPT_PTR_VECSUNIT2_CTX

Address: 1F00ACh-1F00AFh
 Name: INT_STATUS_RPT_PTR
 ShortName: INT_STATUS_RPT_PTR_VCSUNIT6_CTX

Address: 1F40ACh-1F40AFh
 Name: INT_STATUS_RPT_PTR
 ShortName: INT_STATUS_RPT_PTR_VCSUNIT7_CTX

Address: 1F80ACh-1F80AFh
 Name: INT_STATUS_RPT_PTR
 ShortName: INT_STATUS_RPT_PTR_VECSUNIT3_CTX

Address: 1A0ACh-1A0AFh
 Name: INT_STATUS_RPT_PTR
 ShortName: INT_STATUS_RPT_PTR_CCSUNIT0_CTX

Address: 1C0ACh-1C0AFh
 Name: INT_STATUS_RPT_PTR
 ShortName: INT_STATUS_RPT_PTR_CCSUNIT1_CTX

Address: 1E0ACh-1E0AFh
 Name: INT_STATUS_RPT_PTR
 ShortName: INT_STATUS_RPT_PTR_CCSUNIT2_CTX

Address: 260ACh-260AFh
 Name: INT_STATUS_RPT_PTR
 ShortName: INT_STATUS_RPT_PTR_CCSUNIT3_CTX

This register points to the firstcacheline of the Interrupt Status Report (ISR) page (4KB) in graphics memory to which all engines report their interrupt status. Each engine is assigned a fixed octword (16 Bytes) location in the ISR page to report its interrupts status. The octword offset in to the ISR page is always fixed and implicit for a given engine. Interrupt status of an engine is 16 bytes in size, with each byte corresponding to a given interrupt. On occurrence of an interrupt, its status is updated by writing a value of FFh to its corresponding byte offset in the engines interrupt status octword. Interrupt status is reported for an interrupt only when it is enabled. Graphics memory address pointing to the ISR page in memory is page aligned (4KB) and is in Guest GGTT address space. This register gets loaded on a context restore from ring context through MI_LOAD_REGISTER_IMM command and on a context save byte enables are disabled for the corresponding command to keep it read only from HW perspective. Because this ISR is memory based, SW KMD will need to write of zero to clear the bits opposed to hardware based ISR that requires a write of '1'to clear.



DWord	Bit	Description
0	31:12	Interrupt Status Report Address
		Access: R/W
	Format: GraphicsAddress[31:12]	
	11:0	Reserved
Access: R/W		
Format: PBC		

IO_REG_DIDT_GTFS2CPMA_FUSE0

IO_REG_DIDT_GTFS2CPMA_FUSE0 - IO_REG_DIDT_GTFS2CPMA_FUSE0						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00410h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE1

IO_REG_DIDT_GTFS2CPMA_FUSE1 - IO_REG_DIDT_GTFS2CPMA_FUSE1						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00414h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIRreset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE2

IO_REG_DIDT_GTFS2CPMA_FUSE2 - IO_REG_DIDT_GTFS2CPMA_FUSE2						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00418h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE3

IO_REG_DIDT_GTFS2CPMA_FUSE3 - IO_REG_DIDT_GTFS2CPMA_FUSE3						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	0041Ch					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIRreset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE4

IO_REG_DIDT_GTFS2CPMA_FUSE4 - IO_REG_DIDT_GTFS2CPMA_FUSE4						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00420h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE5

IO_REG_DIDT_GTFS2CPMA_FUSE5 - IO_REG_DIDT_GTFS2CPMA_FUSE5						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00424h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIRreset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE6

IO_REG_DIDT_GTFS2CPMA_FUSE6 - IO_REG_DIDT_GTFS2CPMA_FUSE6						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00428h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE7

IO_REG_DIDT_GTFS2CPMA_FUSE7 - IO_REG_DIDT_GTFS2CPMA_FUSE7						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	0042Ch					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIRreset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE8

IO_REG_DIDT_GTFS2CPMA_FUSE8 - IO_REG_DIDT_GTFS2CPMA_FUSE8						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00430h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE9

IO_REG_DIDT_GTFS2CPMA_FUSE9 - IO_REG_DIDT_GTFS2CPMA_FUSE9						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00434h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE10

IO_REG_DIDT_GTFS2CPMA_FUSE10 - IO_REG_DIDT_GTFS2CPMA_FUSE10						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00438h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE11

IO_REG_DIDT_GTFS2CPMA_FUSE11 - IO_REG_DIDT_GTFS2CPMA_FUSE11						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	0043Ch					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE12

IO_REG_DIDT_GTFS2CPMA_FUSE12 - IO_REG_DIDT_GTFS2CPMA_FUSE12						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00440h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE13

IO_REG_DIDT_GTFS2CPMA_FUSE13 - IO_REG_DIDT_GTFS2CPMA_FUSE13						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00444h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE14

IO_REG_DIDT_GTFS2CPMA_FUSE14 - IO_REG_DIDT_GTFS2CPMA_FUSE14						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00448h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE15

IO_REG_DIDT_GTFS2CPMA_FUSE15 - IO_REG_DIDT_GTFS2CPMA_FUSE15						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	0044Ch					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE16

IO_REG_DIDT_GTFS2CPMA_FUSE16 - IO_REG_DIDT_GTFS2CPMA_FUSE16						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00450h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE17

IO_REG_DIDT_GTFS2CPMA_FUSE17 - IO_REG_DIDT_GTFS2CPMA_FUSE17						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00454h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE18

IO_REG_DIDT_GTFS2CPMA_FUSE18 - IO_REG_DIDT_GTFS2CPMA_FUSE18						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00458h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE19

IO_REG_DIDT_GTFS2CPMA_FUSE19 - IO_REG_DIDT_GTFS2CPMA_FUSE19						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	0045Ch					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE20

IO_REG_DIDT_GTFS2CPMA_FUSE20 - IO_REG_DIDT_GTFS2CPMA_FUSE20						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00460h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE21

IO_REG_DIDT_GTFS2CPMA_FUSE21 - IO_REG_DIDT_GTFS2CPMA_FUSE21						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00464h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE22

IO_REG_DIDT_GTFS2CPMA_FUSE22 - IO_REG_DIDT_GTFS2CPMA_FUSE22						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00468h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE23

IO_REG_DIDT_GTFS2CPMA_FUSE23 - IO_REG_DIDT_GTFS2CPMA_FUSE23						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	0046Ch					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE24

IO_REG_DIDT_GTFS2CPMA_FUSE24 - IO_REG_DIDT_GTFS2CPMA_FUSE24						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00470h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE25

IO_REG_DIDT_GTFS2CPMA_FUSE25 - IO_REG_DIDT_GTFS2CPMA_FUSE25						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00474h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE26

IO_REG_DIDT_GTFS2CPMA_FUSE26 - IO_REG_DIDT_GTFS2CPMA_FUSE26						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00478h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE27

IO_REG_DIDT_GTFS2CPMA_FUSE27 - IO_REG_DIDT_GTFS2CPMA_FUSE27						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	0047Ch					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE28

IO_REG_DIDT_GTFS2CPMA_FUSE28 - IO_REG_DIDT_GTFS2CPMA_FUSE28						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00480h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE29

IO_REG_DIDT_GTFS2CPMA_FUSE29 - IO_REG_DIDT_GTFS2CPMA_FUSE29						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00484h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE30

IO_REG_DIDT_GTFS2CPMA_FUSE30 - IO_REG_DIDT_GTFS2CPMA_FUSE30						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00488h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE31

IO_REG_DIDT_GTFS2CPMA_FUSE31 - IO_REG_DIDT_GTFS2CPMA_FUSE31						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	0048Ch					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE32

IO_REG_DIDT_GTFS2CPMA_FUSE32 - IO_REG_DIDT_GTFS2CPMA_FUSE32						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00490h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE33

IO_REG_DIDT_GTFS2CPMA_FUSE33 - IO_REG_DIDT_GTFS2CPMA_FUSE33						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00494h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

IO_REG_DIDT_GTFS2CPMA_FUSE34

IO_REG_DIDT_GTFS2CPMA_FUSE34 - IO_REG_DIDT_GTFS2CPMA_FUSE34						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00498h					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



IO_REG_DIDT_GTFS2CPMA_FUSE35

IO_REG_DIDT_GTFS2CPMA_FUSE35 - IO_REG_DIDT_GTFS2CPMA_FUSE35						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	0049Ch					
gtfs2cpma_DDD_fuse FUSE data						
DWord	Bit	Description				
0	31:0	value <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> gtfs2cpma_DDD_fuse FUSE data	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_0

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_0 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_0		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	004A0h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIReset: BUS	
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_1

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_1 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_1		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	004A4h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
		_Custom_GTIReset: BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_2

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_2 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_2			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	004A8h		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_3

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_3 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_3			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	004ACh		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_4

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_4 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_4			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	004B0h		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_5

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_5 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_5			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	004B4h		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_6

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_6 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_6		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	004B8h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIReset: BUS	
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_7

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_7 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_7		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	004BCh	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
		_Custom_GTIReset: BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_8

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_8 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_8		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	004C0h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIReset: BUS	
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_9

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_9 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_9		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	004C4h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIReset: BUS	
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_10

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_10 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_10			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	004C8h		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_11

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_11 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_11		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	004CCh	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIReset: BUS	
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_12

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_12 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_12			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	004D0h		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_13

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_13 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_13		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	004D4h	
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.</p>		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
		_Custom_GTIReset: BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_14

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_14 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_14			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	004D8h		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_15

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_15 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_15		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	004DCh	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
		_Custom_GTIReset: BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_16

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_16 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_16			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	004E0h		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_17

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_17 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_17		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	004E4h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIReset: BUS	
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_18

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_18 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_18			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	004E8h		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_19

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_19 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_19		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	004ECh	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
		_Custom_GTIReset: BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_20

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_20 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_20			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	004F0h		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_21

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_21 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_21		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	004F4h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
		_Custom_GTIReset: BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
number of DIDT Performance Triggers.		

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_22

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_22 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_22			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	004F8h		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIRreset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIRreset:	BUS
		number of DIDT Performance Triggers.	



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_23

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_23 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_23					
Register Space:	Unit Private				
Source:	BSpec				
Size (in bits):	32				
Address:	004FCh				
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.</p>					
DWord	Bit	Description			
0	31:20	UNUSED			
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIReset:
	Access:	RO			
	_Custom_GTIReset:	BUS			
19:0	DIDT_PERFORMANCE_TRIPPED_COUNT				
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>number of DIDT Performance Triggers.</p>	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO				
_Custom_GTIReset:	BUS				

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_24

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_24 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_24			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	00500h		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_25

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_25 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_25		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	00504h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
		_Custom_GTIReset: BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_26

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_26 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_26			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	00508h		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_27

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_27 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_27		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	0050Ch	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
		_Custom_GTIReset: BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_28

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_28 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_28		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	00510h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIReset: BUS	
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
		Access: RO
		_Custom_GTIReset: BUS
number of DIDT Performance Triggers.		



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_29

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_29 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_29		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	00514h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
		_Custom_GTIReset: BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_30

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_30 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_30			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	00518h		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_31

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_31 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_31		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	0051Ch	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
		_Custom_GTIReset: BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_32

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_32 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_32			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	00520h		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_33

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_33 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_33		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	00524h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIReset: BUS	
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance Triggers.

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_34

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_34 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_34			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	00528h		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	



IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_35

IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_35 - IO_REG_DIDT_PERFORMANCE_TRIPPED_COUNTER_35			
Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	0052Ch		
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
		number of DIDT Performance Triggers.	

IO_REG_DIDT_PERFORMANCE_TRIPPED_MERGED_COUNTER

IO_REG_DIDT_PERFORMANCE_TRIPPED_MERGED_COUNTER - IO_REG_DIDT_PERFORMANCE_TRIPPED_MERGED_COUNTER

Register Space:	Unit Private		
Source:	BSpec		
Size (in bits):	32		
Address:	005C0h		
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every sbclk when its performance violation signal is asserted. When counter gets read by FW, its value is reset.</p>			
DWord	Bit	Description	
0	31:20	UNUSED	
		Access:	RO
		_Custom_GTIReset:	BUS
	19:0	DIDT_PERFORMANCE_TRIPPED_COUNT	
		Access:	RO
		_Custom_GTIReset:	BUS
<p>number of DIDT Performance Triggers.</p>			



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_0

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_0 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_0					
Register Space:	Unit Private				
Source:	BSpec				
Size (in bits):	32				
Address:	00530h				
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>					
DWord	Bit	Description			
0	31:20	UNUSED			
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:
	Access:	RO			
	_Custom_GTIRreset:	BUS			
19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>number of DIDT Performance violation.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_1

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_1 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_1		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	00534h	
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIReset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
		Access: RO
		_Custom_GTIReset: BUS
number of DIDT Performance violation.		



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_2

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_2 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_2						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00538h					
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>						
DWord	Bit	Description				
0	31:20	UNUSED				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
		Access:	RO			
_Custom_GTIRreset:	BUS					
number of DIDT Performance violation.						

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_3

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_3 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_3		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	0053Ch	
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIRreset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIRreset: BUS		
		number of DIDT Performance violation.



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_4

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_4 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_4						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00540h					
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>						
DWord	Bit	Description				
0	31:20	UNUSED				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
		Access:	RO			
_Custom_GTIRreset:	BUS					
number of DIDT Performance violation.						

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_5

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_5 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_5						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00544h					
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>						
DWord	Bit	Description				
0	31:20	UNUSED				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIReset:	BUS
		Access:	RO			
_Custom_GTIReset:	BUS					
number of DIDT Performance violation.						



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_6

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_6 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_6		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	00548h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIRreset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIRreset: BUS		
		number of DIDT Performance violation.

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_7

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_7 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_7		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	0054Ch	
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIReset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance violation.



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_8

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_8 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_8		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	00550h	
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIRreset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIRreset: BUS		
		number of DIDT Performance violation.

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_9

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_9 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_9						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00554h					
<p>"Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>						
DWord	Bit	Description				
0	31:20	UNUSED				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
		Access:	RO			
_Custom_GTIRreset:	BUS					
number of DIDT Performance violation.						



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_10

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_10 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_10						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00558h					
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.						
DWord	Bit	Description				
0	31:20	UNUSED				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
		Access:	RO			
_Custom_GTIRreset:	BUS					
number of DIDT Performance violation.						

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_11

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_11 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_11						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	0055Ch					
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>						
DWord	Bit	Description				
0	31:20	UNUSED				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIReset:	BUS
		Access:	RO			
_Custom_GTIReset:	BUS					
number of DIDT Performance violation.						



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_12

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_12 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_12		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	00560h	
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
		_Custom_GTIRreset: BUS
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIRreset: BUS		
		number of DIDT Performance violation.

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_13

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_13 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_13					
Register Space:	Unit Private				
Source:	BSpec				
Size (in bits):	32				
Address:	00564h				
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>					
DWord	Bit	Description			
0	31:20	UNUSED			
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:
	Access:	RO			
	_Custom_GTIRreset:	BUS			
19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>number of DIDT Performance violation.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_14

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_14 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_14		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	00568h	
<p>"Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIRreset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIRreset: BUS		
		number of DIDT Performance violation.

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_15

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_15 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_15						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	0056Ch					
<p>"Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>						
DWord	Bit	Description				
0	31:20	UNUSED				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIReset:	BUS
		Access:	RO			
_Custom_GTIReset:	BUS					
number of DIDT Performance violation.						



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_16

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_16 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_16						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00570h					
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.						
DWord	Bit	Description				
0	31:20	UNUSED				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
		Access:	RO			
_Custom_GTIRreset:	BUS					
number of DIDT Performance violation.						

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_17

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_17 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_17						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00574h					
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>						
DWord	Bit	Description				
0	31:20	UNUSED				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIReset:	BUS
		Access:	RO			
_Custom_GTIReset:	BUS					
number of DIDT Performance violation.						



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_18

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_18 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_18		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	00578h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIRreset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIRreset: BUS		
		number of DIDT Performance violation.

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_19

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_19 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_19		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	0057Ch	
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIReset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance violation.



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_20

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_20 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_20		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	00580h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIRreset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIRreset: BUS		
		number of DIDT Performance violation.

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_21

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_21 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_21						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	00584h					
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>						
DWord	Bit	Description				
0	31:20	UNUSED				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIReset:	BUS
		Access:	RO			
_Custom_GTIReset:	BUS					
number of DIDT Performance violation.						



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_22

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_22 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_22					
Register Space:	Unit Private				
Source:	BSpec				
Size (in bits):	32				
Address:	00588h				
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>					
DWord	Bit	Description			
0	31:20	UNUSED			
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:
	Access:	RO			
	_Custom_GTIRreset:	BUS			
19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>number of DIDT Performance violation.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_23

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_23 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_23		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	0058Ch	
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIRreset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIRreset: BUS		
		number of DIDT Performance violation.



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_24

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_24 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_24					
Register Space:	Unit Private				
Source:	BSpec				
Size (in bits):	32				
Address:	00590h				
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>					
DWord	Bit	Description			
0	31:20	UNUSED			
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:
	Access:	RO			
	_Custom_GTIRreset:	BUS			
19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>number of DIDT Performance violation.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_25

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_25 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_25		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	00594h	
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIRreset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIRreset: BUS		
		number of DIDT Performance violation.



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_26

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_26 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_26					
Register Space:	Unit Private				
Source:	BSpec				
Size (in bits):	32				
Address:	00598h				
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>					
DWord	Bit	Description			
0	31:20	UNUSED			
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:
	Access:	RO			
	_Custom_GTIRreset:	BUS			
19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>number of DIDT Performance violation.</p>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO				
_Custom_GTIRreset:	BUS				

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_27

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_27 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_27		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	0059Ch	
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
		_Custom_GTIReset: BUS
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance violation.



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_28

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_28 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_28		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	005A0h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIRreset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIRreset: BUS		
		number of DIDT Performance violation.

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_29

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_29 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_29		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	005A4h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIReset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance violation.



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_30

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_30 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_30		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	005A8h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIRreset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIRreset: BUS		
		number of DIDT Performance violation.

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_31

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_31 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_31						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	005ACh					
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.						
DWord	Bit	Description				
0	31:20	UNUSED				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
		Access:	RO			
_Custom_GTIRreset:	BUS					
number of DIDT Performance violation.						



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_32

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_32 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_32						
Register Space:	Unit Private					
Source:	BSpec					
Size (in bits):	32					
Address:	005B0h					
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.						
DWord	Bit	Description				
0	31:20	UNUSED				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIRreset:	BUS
		Access:	RO			
_Custom_GTIRreset:	BUS					
number of DIDT Performance violation.						

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_33

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_33 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_33		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	005B4h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIRreset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIRreset: BUS		
		number of DIDT Performance violation.



IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_34

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_34 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_34		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	005B8h	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
	_Custom_GTIRreset: BUS	
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIRreset: BUS		
		number of DIDT Performance violation.

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_35

IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_35 - IO_REG_DIDT_PERFORMANCE_VIOLATION_COUNTER_35		
Register Space:	Unit Private	
Source:	BSpec	
Size (in bits):	32	
Address:	005BCh	
Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.		
DWord	Bit	Description
0	31:20	UNUSED
		Access: RO
		_Custom_GTIReset: BUS
	19:0	DIDT_PERFORMANCE_VIOLATION_COUNT
Access: RO		
_Custom_GTIReset: BUS		
		number of DIDT Performance violation.



IO_REG_DIDT_PERFORMANCE_VIOLATION_MERGED_COUNTER

IO_REG_DIDT_PERFORMANCE_VIOLATION_MERGED_COUNTER - IO_REG_DIDT_PERFORMANCE_VIOLATION_MERGED_COUNTER				
Register Space:	Unit Private			
Source:	BSpec			
Size (in bits):	32			
Address:	005C4h			
<p>Used to understand DDD Performance behavior, and enables Acode to take actions to generate events to PUNIT based on this information. Counters can only be increased by HW every time signal toggles from low to high. When counter gets read by FW, its value is reset.</p>				
DWord	Bit	Description		
0	31:20	UNUSED		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	RO
Access:	RO			
_Custom_GTIReset:	BUS			
	19:0	DIDT_PERFORMANCE_VIOLATION_MERGED_COUNT		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>number of DIDT Performance violation.</p>	Access:	RO
Access:	RO			
_Custom_GTIReset:	BUS			

IOMMU_DEFEATURE_CAPECAPDIS

IOMMU_DEFEATURE_CAPECAPDIS - IOMMU_DEFEATURE_CAPECAPDIS			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	101048h		
Capability/Extended Capability Disable Register. Register providing control of various IOMMU functionality.			
DWord	Bit	Description	
0	31:29	Reserved	
		Access:	RO
		Format:	MBZ
		NDCAPDIS	
25	28:26	Default Value:	000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		Override the number of domains supported. Reduce number of bits in DID by defeature value times 2. 0=no change, 1=reduce 2 bits, 2=reduce 4 bits, 3=reduce 6 bits, etc. .	
24	25	FIVELVLCAPDIS	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
Disables 5-level walks/page tables. 0=5-level capability taken from CAP/ECAP; 1=force all walks to be 4-levels			
23	24	EAFCAPDIS	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
1: Hardware does not support the extended-accessed (EA) bit in first-level paging-structure entries. 0: Hardware supports the extended accessed (EA) bit in first-level paging-structure entries.			
23	23	NWFSCAPDIS	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
1: Hardware ignores the "No Write" (NW) flag in Device-TLB translation requests, and behaves as if NW is always 0. 0: Hardware supports the "No Write" (NW) flag in Device-TLB translation requests.			

IOMMU_DEFEATURE_CAPECAPDIS - IOMMU_DEFEATURE_CAPECAPDIS

22	<p>POT</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>1: Hardware does not support PASID-only Translation Type in extended-context-entries. 0: Hardware supports PASID-only Translation Type in extended-context-entries.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIReset:	BUS						
21	<p>SRS</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>1: H/W does not support requests-with-PASID seeking supervisor privilege. 0: H/W supports requests-with-PASID seeking supervisor privilege.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIReset:	BUS						
20	<p>ERS</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>1: H/W does not support requests seeking execute permission. 0: H/W supports requests seeking execute permission.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIReset:	BUS						
19	<p>PRSCAPDIS</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>1: Hardware does not support Page Requests. 0: Hardware supports Page Requests.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIReset:	BUS						
18	<p>PASIDCAPDIS</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>1: Hardware does not support process address space IDs. 0: Hardware supports Process Address Space IDs.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIReset:	BUS						

IOMMU_DEFEATURE_CAPECAPDIS - IOMMU_DEFEATURE_CAPECAPDIS

17	<p>DISCAPDIS</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>1: Hardware does not support deferred invalidations of IOTLB and Device-TLB. 0: Hardware supports deferred invalidations of IOTLB and Device-TLB.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIReset:	BUS						
16	<p>NESTCAPDIS</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>1: Hardware does not support nested translations. 0: Hardware supports nested translations.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIReset:	BUS						
15	<p>MTSCAPDIS</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>1: Hardware does not support Memory Type in first-level translation and Extended in second-level. 0: Hardware supports Memory Type in first-level translation and Extended mem type in second-level.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIReset:	BUS						
14	<p>ECSCAPDIS</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>1: Hardware does not support extended-root-entries and Extended Context-Entries 0: Hardware supports extended-root-entries and Extended Context-Entries</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIReset:	BUS						
13	<p>SCCAPDIS</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>1: Hardware does not support 1-setting of the SNP field in the page-table entries. 0: Hardware supports the 1-setting of the SNP field in the page-table entries.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIReset:	BUS						

IOMMU_DEFEATURE_CAPECAPDIS - IOMMU_DEFEATURE_CAPECAPDIS

12	<p>PTCAPDIS</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>1: Hardware does not support pass-through translation type in context entries. 0: Hardware supports pass-through translation type in context entries.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
11	<p>EIM</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>1: On Intelx64 platforms, hardware supports only 8-bit APIC-IDs (xAPIC mode). 0: On Intelx64 platforms, hardware supports 32-bit APIC-IDs (x2APIC mode).</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
10	<p>IRCAPDIS</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>1: Hardware does not support interrupt remapping. 0: Hardware supports interrupt remapping.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
9	<p>DTCAPDIS</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>1: Hardware does not support device-IOTLBs. 0: Hardware supports Device-IOTLBs.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
8	<p>QICAPDIS</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>1: Hardware does not support queued invalidations. 0: Hardware supports queued invalidations.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						

IOMMU_DEFEATURE_CAPECAPDIS - IOMMU_DEFEATURE_CAPECAPDIS

7	<p>C</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This field indicates if hardware access to the root, context, page-table and interrupt-remap structures are coherent (snooped) or not. 1: Indicates hardware accesses to remapping structures are non-coherent. 0: Indicates hardware accesses to remapping structures are coherent.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIReset:	BUS						
6	<p>FL1GPCAPDIS</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>A value of 1 in this field indicates 1-GByte page size is disabled for first-level translation.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIReset:	BUS						
5	<p>PSI</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Page Selective Invalidation. 1: Hardware supports only domain and global invalidates for IOTLB 0: Hardware supports page selective, domain and global invalidates for IOTLB</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIReset:	BUS						
4:1	<p>SLLPSCAPCTRL</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0h</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This field indicates the super page sizes supported by hardware. A value of 1 in any of these bits indicates the corresponding super-page size is supported. The super-page sizes corresponding to various bit positions within this field are: 0: 21-bit offset to page frame (2MB) 1: 30-bit offset to page frame (1GB) 2: 39-bit offset to page frame (512GB) 3: 48-bit offset to page frame (1TB) Hardware implementations supporting a specific super-page size must support all smaller super-page sizes, i.e. only valid values for this field are 0000b, 0001b, 0011b, 0111b, 1111b.SLLPSCAPCTRL</p>	Default Value:	0h	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0h						
Access:	R/W						
_Custom_GTIReset:	BUS						

IOMMU_DEFEATURE_CAPECAPDIS - IOMMU_DEFEATURE_CAPECAPDIS

0	ZLR <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td> <td style="text-align: right; padding: 2px;">0b</td> </tr> <tr> <td style="padding: 2px;">Access:</td> <td style="text-align: right; padding: 2px;">R/W</td> </tr> <tr> <td style="padding: 2px;">_Custom_GTIReset:</td> <td style="text-align: right; padding: 2px;">BUS</td> </tr> </table> <p style="margin-top: 5px;">1: Indicates the remapping hardware unit blocks (and treats as fault) zero length DMA read requests to write-only pages. 0: Indicates the remapping hardware unit supports zero length DMA read requests to write-only pages.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIReset:	BUS						

IOMMU_DEFEATURE_MISCDIS

IOMMU_DEFEATURE_MISCDIS - IOMMU_DEFEATURE_MISCDIS			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	101054h		
Miscellaneous Disable Register. Register to disable certain functionality of IOMMU.			
DWord	Bit	Description	
0	31	Reserved	
	30:23	Reserved	
	22	PWTFULLSTALLCB	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
			PWTRK Full Stalls CBs. Causes the IOMMU to stall the CBs when both the PWTRK and PQ are full. Default behavior stalls CBs when PWTRK only becomes full.
	21	PWTBANKDIS	
		Default Value:	0b
		Access:	R/W
	_Custom_GTIReset:	BUS	
		PWTRK Banking Disable. Disables the PWTRK banking feature such that only a single bank is used.	
20:18	COLORLIM		
		Default Value:	000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		Color Limit Configuration. Configures the range for the number of allowed misses per color. Valid values are integers 1...7. $Miss_range_low_lim = 3 * (2^{(N+4)})$, $Miss_range_high_lim = 4 * (2^{(N+4)}) - 1$. Example, if $N = 2$, the $Color_MSB = 6 -- 2^6 = 64$. The range is then $3 * 64 = 192$ through $(4 * 64) - 1 = 255$.	
17:16	PQPRIORARB		
		Default Value:	00b
		Access:	R/W
		_Custom_GTIReset:	BUS
		PQ Priority Arbitration Ratio (L/H) - 00:1/x, 01:1/1, 10:1/2, 11:1/4	

IOMMU_DEFEATURE_MISCDIS - IOMMU_DEFEATURE_MISCDIS

	15:13	PWTPRIOARB		
		Default Value:	000b	
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
	PWTRK Priority Arbitration Ratio. (L/H)- 000:1/8, 001:1/7, 010:1/6, ... 111:1/1.			
	12:10	SPARE2		
		Default Value:	000b	
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
	Spare			
	9	PRQCOHDIS		
		Default Value:	0b	
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
	PRQ Coherency Disability			
8	QICOHDIS			
	Default Value:	0b		
	Access:	R/W		
	_Custom_GTIRreset:	BUS		
QI Coherency Disability				
7	H2PDIS			
	Default Value:	0b		
	Access:	R/W		
	_Custom_GTIRreset:	BUS		
Hit2pend Disability				
6	DMA_RSRV_CTL			
	Default Value:	0b		
	Access:	R/W		
	_Custom_GTIRreset:	BUS		
Reserved bit check Disability				
5:4	SPARE1			
	Default Value:	00b		
	Access:	R/W		
	_Custom_GTIRreset:	BUS		
Spare				

IOMMU_DEFEATURE_MISCDIS - IOMMU_DEFEATURE_MISCDIS

	3	STALLFETCHFIFODIS	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
	Stall Fetch FIFO		
	2	STALLCBFIFODIS	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
	Stall CB FIFO		
	1	CTXPARTINVDIS	
		Default Value:	0b
Access:		R/W	
_Custom_GTIReset:		BUS	
Convert Context function/domain invalidations to global			
0	IOTLBPARTINVDIS		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
Convert IOTLB page/domain invalidations to global			



IOMMU_DEFEATURE_MISCDIS2

IOMMU_DEFEATURE_MISCDIS2 - IOMMU_DEFEATURE_MISCDIS2			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	10105Ch		
Miscellaneous Disable register. Register to disable certain functionality of IOMMU.			
DWord	Bit	Description	
0	31:30	MISC2SPARE	
		Default Value:	00b
		Access:	R/W
		_Custom_GTIReset:	BUS
Spare bits			
29:24		DTLB_TIMER_TRIGGER	
		Default Value:	000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
Sets Device-TLB timer expiration time. 0 : DevTLB invalidation timeout is between $2 \cdot 2^{(\text{Devtlb_timeout_parameter_value})} \cdot \text{clock_period}$ to $3 \cdot 2^{(\text{Devtlb_timeout_parameter_value})} \cdot \text{clock_period}$. n : DevTLB invalidation timeout is between $2 \cdot 2^{(n)} \cdot \text{clock_period}$ to $3 \cdot 2^{(n)} \cdot \text{clock_period}$			
23		IECDIS	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
Setting to 1'b1 completely disables interrupt caching			
22:21		GAW_CTL	
		Default Value:	00b
		Access:	R/W
		_Custom_GTIReset:	BUS
This field enables customer to change the MAX_GUEST_ADDRESS_WIDTH. 1. 0 = default value. 2. 1 = 39. 3. 2 = 48. 4. 3 = 57. It's illegal to increase GAW from its default value using this defeature			
20:18		HAW_CTL	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIReset:	BUS
This field enables customer to change the MAX_HOST_ADDRESS_WIDTH. 1. 0 = default value. 2. 1 = 39. 3. 2 = 42. 4. 3 = RSVD. 5. 4 = 46. 6. 5 = RSVD. 7. 6 = 52. 8. 7 = RSVD. It's illegal to increase HAW from it's default value using this defeature.";			

IOMMU_DEFEATURE_MISCDIS2 - IOMMU_DEFEATURE_MISCDIS2

17	EXT_QI_RSRV_CTL	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
	Reserved bit check Disability for extended pasidc_inv_desc, ext_iotlb_inv_desc, devtlb_inv_desc, ext_devtlb_inv_desc, pgr_desc, psr_desc.	
16	LEG_QI_RSRV_CTL	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
Reserved bit check Disability for cc_inv_desc, iotlb_inv_desc, iec_inv_desc, inv_wait_desc		
15	IR_RSRV_CTL	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
Reserved bit check Disability for IR and PI		
14	EXT_DMA_RSRV_CTL	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
Reserved bit check Disability for extended root, ctx, pasid and fl.		
13	LEG_DMA_RSRV_CTL	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
Reserved bit check Disability for legacy root, ctx and sl		
12	DISABLE_IOTLB_PARITYERROR	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
Disable Parity check for IOTLB Arrays (inc. TTC)		

IOMMU_DEFEATURE_MISCDIS2 - IOMMU_DEFEATURE_MISCDIS2

11	DISABLE_PWC_PARITYERROR	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
	Disable Parity check for PWC Arrays (RCC, PASIDC, FLPWC, SLPWC, IEC)	
10	DISABLE_PQ_PARITYERROR	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
Disable Parity check for PQ Req Array		
9	DISABLE_PWT_PARITYERROR	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
Disable Parity check for PWT Arrays (other than Req)		
8	DISABLE_PWT_REQ_PARITYERROR	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
Disable Parity check for PWT Req Arrays		
7	FORCE_UC_MEMTYPE	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
Force IOMMU Memtype to be UC for all requests		
6	FORCE_INVALIDATION	
	Default Value:	0b
	Access:	WO
	_Custom_GTIReset:	BUS
Setting this bit triggers the IOMMU's initialization engine...clearing all TLB/PWC entries. This is triggered only on the asserting edge		

IOMMU_DEFEATURE_MISCDIS2 - IOMMU_DEFEATURE_MISCDIS2

	5	ONE_SHOT_MODE		
		Default Value:	0b	
		Access:	R/W	
		_Custom_GTIReset:	BUS	
	Cause only one parity error per type to happen instead of continuously			
	4	H2PBDFDIS		
		Default Value:	0b	
		Access:	R/W	
		_Custom_GTIReset:	BUS	
	Disables Hit-to-Pend (H2P) on BDF.			
	3	H2P500GDIS		
		Default Value:	0b	
		Access:	R/W	
		_Custom_GTIReset:	BUS	
	Disables Hit-to-Pend (H2P) on the 500G range of address bits.			
	2	H2P1GDIS		
		Default Value:	0b	
		Access:	R/W	
		_Custom_GTIReset:	BUS	
	Disables Hit-to-Pend (H2P) on the 1G range of address bits.			
1	H2P2MDIS			
	Default Value:	0b		
	Access:	R/W		
	_Custom_GTIReset:	BUS		
Disables Hit-to-Pend (H2P) on the 2M range of address bits.				
0	H2P4KDIS			
	Default Value:	0b		
	Access:	R/W		
	_Custom_GTIReset:	BUS		
Disables Hit-to-Pend (H2P) on the 4K range of address bits.				



IOMMU_DEFEATURE_MISCDIS3

IOMMU_DEFEATURE_MISCDIS3 - IOMMU_DEFEATURE_MISCDIS3			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	101064h		
Register to disable certain functionality of IOMMU			
DWord	Bit	Description	
0	31:2	MISC2SPARE	
		Default Value:	0000000000000000000000000000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Spare bits
	1	MAJOR_VERSION	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Disables the IOMMU's major version indication
	0	MINOR_VERSION	
		Default Value:	0b
Access:		R/W	
_Custom_GTIReset:		BUS	
		Disables the IOMMU's minor version indication	

IOMMU_DEFEATURE_PWRDNOVRD

IOMMU_DEFEATURE_PWRDNOVRD - IOMMU_DEFEATURE_PWRDNOVRD			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	101058h		
Power Down Override Register. Power Down Override for individual IOMMU component.			
DWord	Bit	Description	
0	31:20	Reserved	
		Access: RO	
		Format: MBZ	
	19	PDO_Spare	
		Default Value: 0b	
		Access: R/W	
		_Custom_GTIRreset: BUS	
			Spare Powerdown override.
	18	PDO_FAULTCAP	
		Default Value: 0b	
Access: R/W			
_Custom_GTIRreset: BUS			
		Powerdown override for Fault Handling Module.	
17	PDO_QINV		
	Default Value: 0b		
	Access: R/W		
	_Custom_GTIRreset: BUS		
		Powerdown override for QI Module.	
16	PDO_MSG		
	Default Value: 0b		
	Access: R/W		
	_Custom_GTIRreset: BUS		
		Powerdown override for Message Interface.	
15	PDO_INV		
	Default Value: 0b		
	Access: R/W		
	_Custom_GTIRreset: BUS		
		Powerdown override for Invalidation Engine.	

IOMMU_DEFEATURE_PWRDNOVRD - IOMMU_DEFEATURE_PWRDNOVRD

	14	PDO_SEQ		
		Default Value:	0b	
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
	Powerdown override for Sequencer.			
	13	PDO_CREG		
		Default Value:	0b	
		Access:	R/W	
_Custom_GTIRreset:		BUS		
Powerdown override for CREG Module.				
12	PDO_FETCH_RET			
	Default Value:	0b		
	Access:	R/W		
	_Custom_GTIRreset:	BUS		
Powerdown override for fetch return.				
11	PDO_FETCH_FIFO			
	Default Value:	0b		
	Access:	R/W		
	_Custom_GTIRreset:	BUS		
Powerdown override for fetch fifo.				
10	PDO_L4_TLB			
	Default Value:	0b		
	Access:	R/W		
	_Custom_GTIRreset:	BUS		
Powerdown override for L4 TLB.				
9	PDO_RC_TLB			
	Default Value:	0b		
	Access:	R/W		
	_Custom_GTIRreset:	BUS		
Powerdown override for RC TLB.				
8	PDO_PQ_FSM			
	Default Value:	0b		
	Access:	R/W		
	_Custom_GTIRreset:	BUS		
Powerdown override for PQ FSM.				

IOMMU_DEFEATURE_PWRDNOVRD - IOMMU_DEFEATURE_PWRDNOVRD

	7	PDO_FILL_FSM	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIRreset:	BUS
	Powerdown override for Fill FSM.		
	6	PDO_L4_FSM	
		Default Value:	0b
Access:		R/W	
_Custom_GTIRreset:		BUS	
Powerdown override for L4 FSM.			
5	PDO_RC_FSM		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
Powerdown override for RC FSM.			
4	PDO_IR_FSM		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
Powerdown override for IR FSM.			
3	PDO_PWT_ARB		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
Powerdown override for PWT Arbiter.			
2	PDO_PWT_PQ_ALLOC		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
Powerdown override for Pending Queue Allocation.			
1	PDO_TLB		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
Powerdown override for TLB.			



IOMMU_DEFEATURE_PWRDNOVRD - IOMMU_DEFEATURE_PWRDNOVRD

	0	PDO_CB	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
		Powerdown override for Credit Buffer.	

IOMMU_DEFEATURE_PWSWTRDIS

IOMMU_DEFEATURE_PWSWTRDIS - IOMMU_DEFEATURE_PWSWTRDIS		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	101050h	
Page Walk Structure Disable Register. Disable Page Walk ways.		
DWord	Bit	Description
0	31:14	Reserved
		Access: RO
		Format: MBZ
	13:12	PQDIS
		Default Value: 0h
		Access: R/W
		_Custom_GTIRreset: BUS
		Disable # of PQ entries. 11 : All but one entry/priority, 10 : 1/2, 01 : 1/4, 00 : none
	11:10	PWTDIS
		Default Value: 0h
		Access: R/W
		_Custom_GTIRreset: BUS
		Disable # of PWT entries. 11 : All but one entry/priority, 10 : 1/2, 01 : 1/4, 00 : none
	9:8	RCCDIS
		Default Value: 0h
		Access: R/W
		_Custom_GTIRreset: BUS
		Per TLBID, disable RCC. 11 : full, 10 : 1/2, 01 : 1/4, 00 : none.
	7:6	SL5DIS
		Default Value: 0h
		Access: R/W
		_Custom_GTIRreset: BUS
		Per TLBID, disable TLB. 11 : full, 10 : 1/2, 01 : 1/4, 00 : none.
	5:4	SL4DIS
Default Value: 0h		
Access: R/W		
_Custom_GTIRreset: BUS		
Per TLBID, disable TLB. 11 : full, 10 : 1/2, 01 : 1/4, 00 : none.		



IOMMU_DEFEATURE_PWSWTRDIS - IOMMU_DEFEATURE_PWSWTRDIS

	3:2	SL3DIS	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Per TLBID, disable TLB. 11 : full, 10 : 1/2, 01 : 1/4, 00 : none.	
	1:0	SL2DIS	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Per TLBID, disable TLB 11 : full, 10 : 1/2, 01 : 1/4, 00 : none.	

IOMMU_DEFEATURE_TLBDIS

IOMMU_DEFEATURE_TLBDIS - IOMMU_DEFEATURE_TLBDIS			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	10104Ch		
IOTLB Disable Register. Per TLBID, disable TLB ways.			
DWord	Bit	Description	
0	31:0	IOTLBDIS	
		Default Value:	00000000h
		Access:	R/W
		_Custom_GTIReset:	BUS
Per TLBID, disable TLB 11:full, 10:1/2, 01: 1/4, 00:none.			



Jump Location

JMP_DEST - Jump Location						
Register Space:	MMIO: 0/2/0					
Access:	RO					
Size (in bits):	32					
<p>The Jump Location used by HW shall be in DW1 of the last Cacheline. The 32 bits are split up into two fields: one to specify the uOS load location, another to specify where in the uOS image to jump to. BootROMs shall use the 2 fields to compute uOS jump point.</p>						
Programming Notes						
This register is saved in the power context						
DWord	Bit	Description				
0	31:18	<p>uOS Intended Base</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0h</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> </table> <p>Indicate the location at which uOS shall be loaded. BootROM shall verify that the ukernel was loaded at this intended location (by inspecting DMA_OUS_BASE register) before transferring control to the uOS. These 14 bits represent a cacheline aligned address [19:6] for the uOS location, allowing a uOS to be loaded at an address of upto 1MB in the Minutela address space.</p>	Default Value:	0h	Access:	RO
	Default Value:	0h				
Access:	RO					
17:0	<p>uOS Offset</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">4000h</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> </table> <p>Indicate the byte Offset (from the start of the uOS image) of the first executable instruction within the uOS image. This field allows the BootROM to determine where in the uOS image to transfer control to.</p>	Default Value:	4000h	Access:	RO	
Default Value:	4000h					
Access:	RO					

KVMR_SPR_COLOR_CTL

KVMR_SPR_COLOR_CTL							
Register Space:	MMIO: 0/2/0						
Access:	R/W						
Size (in bits):	32						
Address:	45030h-45033h						
Name:	Kvmr Sprite Color Control						
ShortName:	KVMR_SPR_COLOR_CTL						
Reset:	soft						
DWord	Bit	Description					
0	31	Enable Color Processing					
		Access:	R/W				
		This field enables the sRGB de-gamma, color space conversion to BT2020 and tone mapping with the programmed tone mapping factor.					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>Enable</td> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> </tbody> </table>	Value	Name	1b	Enable	0b
	Value	Name					
	1b	Enable					
	0b	Disable					
	30:10	Reserved					
		Access:	RO				
		Format:	MBZ				
9:0	Tone Mapping Factor						
	Access:	R/W					
		This field specifies the tone mapping factor. Each color component gets corrected with this programmed 10 bit fractional value.					